('c7i-flex.large',
 207,
 0.0848,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.large',
 207,
 0.0893,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i-flex.large',
 207,
 0.0958,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.large',
 207,
 0.1008,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.large',
 207,
 0.1323,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i-flex.xlarge',
 207,
 0.1696,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.xlarge',
 207,
 0.1785,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7iz.large',
 207,
 0.186,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i-flex.xlarge',
 207,
 0.1915,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.xlarge',
 207,
 0.2016,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.xlarge',
 207,
 0.2646,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i-flex.2xlarge',
 207,
 0.3392,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.2xlarge',
 207,
 0.357,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7iz.xlarge',
 207,
 0.372,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i-flex.2xlarge',
 207,
 0.383,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.2xlarge',
 207,
 0.4032,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.2xlarge',
 207,
 0.5292,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i-flex.4xlarge',
 207,
 0.6783,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.4xlarge',
 207,
 0.714,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7iz.2xlarge',
 207,
 0.744,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i-flex.4xlarge',
 207,
 0.7661,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.4xlarge',
 207,
 0.8064,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.4xlarge',
 207,
 1.0584,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i-flex.8xlarge',
 207,
 1.3566,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.8xlarge',
 207,
 1.428,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7iz.4xlarge',
 207,
 1.488,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i-flex.8xlarge',
 207,
 1.5322,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.8xlarge',
 207,
 1.6128,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i-flex.12xlarge',
 207,
 2.0349,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.8xlarge',
 207,
 2.1168,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.12xlarge',
 207,
 2.142,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i-flex.12xlarge',
 207,
 2.2982,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.12xlarge',
 207,
 2.4192,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i-flex.16xlarge',
 207,
 2.7132,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.16xlarge',
 207,
 2.856,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7iz.8xlarge',
 207,
 2.976,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i-flex.16xlarge',
 207,
 3.0643,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.12xlarge',
 207,
 3.1752,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.16xlarge',
 207,
 3.2256,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.16xlarge',
 207,
 4.2336,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.metal-24xl',
 207,
 4.284,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.24xlarge',
 207,
 4.284,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7iz.12xlarge',
 207,
 4.464,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.metal-24xl',
 207,
 4.8384,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.24xlarge',
 207,
 4.8384,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7iz.metal-16xl',
 207,
 5.952,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7iz.16xlarge',
 207,
 5.952,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.metal-24xl',
 207,
 6.3504,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.24xlarge',
 207,
 6.3504,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.48xlarge',
 207,
 8.568,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c7i.metal-48xl',
 207,
 8.568,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.metal-48xl',
 207,
 9.6768,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m7i.48xlarge',
 207,
 9.6768,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7iz.metal-32xl',
 207,
 11.904,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7iz.32xlarge',
 207,
 11.904,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.48xlarge',
 207,
 12.7008,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r7i.metal-48xl',
 207,
 12.7008,
 {'tma_alu_op_utilization',
  'tma_amx_busy',
  'tma_assists',
  'tma_avx_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_amx',
  'tma_fp_arith',
  'tma_fp_assists',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_amx_f16',
  'tma_info_inst_mix_iparith_amx_int8',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_ipassist',
  'tma_info_pipeline_retire',
  'tma_info_pipeline_strings_cycles',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_tiops',
  'tma_info_system_turbo_utilization',
  'tma_info_system_upi_data_transmit_bw',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_int_amx',
  'tma_int_operations',
  'tma_int_vector_128b',
  'tma_int_vector_256b',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mba_stalls',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_fence',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_page_faults',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_shuffles',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6i.large',
 195,
 0.085,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6i.large',
 195,
 0.096,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6id.large',
 195,
 0.1008,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6in.large',
 195,
 0.1134,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6id.large',
 195,
 0.1187,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6i.large',
 195,
 0.126,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6in.large',
 195,
 0.1392,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6id.large',
 195,
 0.1512,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6idn.large',
 195,
 0.1591,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6i.xlarge',
 195,
 0.17,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('i4i.large',
 195,
 0.172,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6in.large',
 195,
 0.1743,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6i.xlarge',
 195,
 0.192,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6idn.large',
 195,
 0.1954,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6id.xlarge',
 195,
 0.2016,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6in.xlarge',
 195,
 0.2268,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6id.xlarge',
 195,
 0.2373,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6i.xlarge',
 195,
 0.252,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6in.xlarge',
 195,
 0.2785,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6id.xlarge',
 195,
 0.3024,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6idn.xlarge',
 195,
 0.3182,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6i.2xlarge',
 195,
 0.34,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('i4i.xlarge',
 195,
 0.343,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6in.xlarge',
 195,
 0.3487,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6i.2xlarge',
 195,
 0.384,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6idn.xlarge',
 195,
 0.3908,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6id.2xlarge',
 195,
 0.4032,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6in.2xlarge',
 195,
 0.4536,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6id.2xlarge',
 195,
 0.4746,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6i.2xlarge',
 195,
 0.504,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6in.2xlarge',
 195,
 0.5569,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6id.2xlarge',
 195,
 0.6048,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6idn.2xlarge',
 195,
 0.6365,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6i.4xlarge',
 195,
 0.68,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('i4i.2xlarge',
 195,
 0.686,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6in.2xlarge',
 195,
 0.6973,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6i.4xlarge',
 195,
 0.768,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6idn.2xlarge',
 195,
 0.7816,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6id.4xlarge',
 195,
 0.8064,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6in.4xlarge',
 195,
 0.9072,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6id.4xlarge',
 195,
 0.9492,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6i.4xlarge',
 195,
 1.008,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6in.4xlarge',
 195,
 1.1138,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6id.4xlarge',
 195,
 1.2096,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6idn.4xlarge',
 195,
 1.273,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6i.8xlarge',
 195,
 1.36,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('i4i.4xlarge',
 195,
 1.373,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6in.4xlarge',
 195,
 1.3946,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6i.8xlarge',
 195,
 1.536,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6idn.4xlarge',
 195,
 1.5631,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6id.8xlarge',
 195,
 1.6128,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6in.8xlarge',
 195,
 1.8144,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6id.8xlarge',
 195,
 1.8984,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6i.8xlarge',
 195,
 2.016,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6i.12xlarge',
 195,
 2.04,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6in.8xlarge',
 195,
 2.2277,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6i.12xlarge',
 195,
 2.304,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6id.12xlarge',
 195,
 2.4192,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6id.8xlarge',
 195,
 2.4192,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6idn.8xlarge',
 195,
 2.5459,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6i.16xlarge',
 195,
 2.72,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6in.12xlarge',
 195,
 2.7216,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('i4i.8xlarge',
 195,
 2.746,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6in.8xlarge',
 195,
 2.7893,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6id.12xlarge',
 195,
 2.8476,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6i.12xlarge',
 195,
 3.024,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6i.16xlarge',
 195,
 3.072,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6idn.8xlarge',
 195,
 3.1262,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6id.16xlarge',
 195,
 3.2256,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6in.12xlarge',
 195,
 3.3415,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6id.12xlarge',
 195,
 3.6288,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6in.16xlarge',
 195,
 3.6288,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6id.16xlarge',
 195,
 3.7968,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6idn.12xlarge',
 195,
 3.8189,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6i.16xlarge',
 195,
 4.032,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6i.24xlarge',
 195,
 4.08,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('i4i.12xlarge',
 195,
 4.118,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6in.12xlarge',
 195,
 4.1839,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6in.16xlarge',
 195,
 4.4554,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6i.24xlarge',
 195,
 4.608,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6idn.12xlarge',
 195,
 4.6894,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6id.16xlarge',
 195,
 4.8384,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6id.24xlarge',
 195,
 4.8384,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6idn.16xlarge',
 195,
 5.0918,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6i.metal',
 195,
 5.44,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6i.32xlarge',
 195,
 5.44,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6in.24xlarge',
 195,
 5.4432,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('i4i.16xlarge',
 195,
 5.491,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6in.16xlarge',
 195,
 5.5786,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6id.24xlarge',
 195,
 5.6952,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6i.24xlarge',
 195,
 6.048,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6i.metal',
 195,
 6.144,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6i.32xlarge',
 195,
 6.144,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6idn.16xlarge',
 195,
 6.2525,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6id.32xlarge',
 195,
 6.4512,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6id.metal',
 195,
 6.4512,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6in.24xlarge',
 195,
 6.683,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6in.metal',
 195,
 7.2576,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6id.24xlarge',
 195,
 7.2576,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('c6in.32xlarge',
 195,
 7.2576,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6id.metal',
 195,
 7.5936,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6id.32xlarge',
 195,
 7.5936,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6idn.24xlarge',
 195,
 7.6378,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6i.32xlarge',
 195,
 8.064,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6i.metal',
 195,
 8.064,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('i4i.24xlarge',
 195,
 8.2368,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6in.24xlarge',
 195,
 8.3678,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6in.32xlarge',
 195,
 8.9107,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6idn.24xlarge',
 195,
 9.3787,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6id.32xlarge',
 195,
 9.6768,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6id.metal',
 195,
 9.6768,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6idn.32xlarge',
 195,
 10.1837,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('m6idn.metal',
 195,
 10.1837,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('i4i.metal',
 195,
 10.982,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('i4i.32xlarge',
 195,
 10.9824,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6in.32xlarge',
 195,
 11.1571,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6in.metal',
 195,
 11.1571,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6idn.32xlarge',
 195,
 12.505,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('r6idn.metal',
 195,
 12.505,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_instructions',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_cond_ntaken',
  'tma_info_bad_spec_ipmisp_cond_taken',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmisp_ret',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_branches_other_branches',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_oro_load_l3_miss_latency',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_slots_utilization',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mite_4wide',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_5',
  'tma_port_6',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_streaming_stores',
  'tma_unknown_branches',
  'tma_x87_use'})
('t3.nano',
 193,
 0.0052,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('t3.micro',
 193,
 0.0104,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('t3.small',
 193,
 0.0208,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('t3.medium',
 193,
 0.0416,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('t3.large',
 193,
 0.0832,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5.large',
 193,
 0.085,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5.large',
 193,
 0.096,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5n.large',
 193,
 0.119,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5dn.large',
 193,
 0.136,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5d.large',
 193,
 0.144,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5n.large',
 193,
 0.149,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5b.large',
 193,
 0.149,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5zn.large',
 193,
 0.1652,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('t3.xlarge',
 193,
 0.1664,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5dn.large',
 193,
 0.167,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5.xlarge',
 193,
 0.17,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5.xlarge',
 193,
 0.192,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3en.large',
 193,
 0.226,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5n.xlarge',
 193,
 0.238,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5dn.xlarge',
 193,
 0.272,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5d.xlarge',
 193,
 0.288,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5n.xlarge',
 193,
 0.298,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5b.xlarge',
 193,
 0.298,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5zn.xlarge',
 193,
 0.3303,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('t3.2xlarge',
 193,
 0.3328,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5dn.xlarge',
 193,
 0.334,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5.2xlarge',
 193,
 0.34,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5d.2xlarge',
 193,
 0.384,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5.2xlarge',
 193,
 0.384,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3en.xlarge',
 193,
 0.452,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5n.2xlarge',
 193,
 0.476,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('d3.xlarge',
 193,
 0.499,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5.2xlarge',
 193,
 0.504,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('d3en.xlarge',
 193,
 0.526,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('g4dn.xlarge',
 193,
 0.526,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5dn.2xlarge',
 193,
 0.544,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5d.2xlarge',
 193,
 0.576,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5b.2xlarge',
 193,
 0.596,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5n.2xlarge',
 193,
 0.596,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5zn.2xlarge',
 193,
 0.6607,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5dn.2xlarge',
 193,
 0.668,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5.4xlarge',
 193,
 0.68,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('g4dn.2xlarge',
 193,
 0.752,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5d.4xlarge',
 193,
 0.768,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3en.2xlarge',
 193,
 0.904,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5n.4xlarge',
 193,
 0.952,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5zn.3xlarge',
 193,
 0.991,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('d3.2xlarge',
 193,
 0.999,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5.4xlarge',
 193,
 1.008,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('d3en.2xlarge',
 193,
 1.051,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5dn.4xlarge',
 193,
 1.088,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5d.4xlarge',
 193,
 1.152,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5b.4xlarge',
 193,
 1.192,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5n.4xlarge',
 193,
 1.192,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('g4dn.4xlarge',
 193,
 1.204,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5dn.4xlarge',
 193,
 1.336,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3en.3xlarge',
 193,
 1.356,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5.8xlarge',
 193,
 1.536,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5d.9xlarge',
 193,
 1.728,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5n.8xlarge',
 193,
 1.904,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5zn.6xlarge',
 193,
 1.982,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('d3.4xlarge',
 193,
 1.998,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5.8xlarge',
 193,
 2.016,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5.12xlarge',
 193,
 2.04,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('d3en.4xlarge',
 193,
 2.103,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('g4dn.8xlarge',
 193,
 2.176,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5dn.8xlarge',
 193,
 2.176,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5d.8xlarge',
 193,
 2.304,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5d.12xlarge',
 193,
 2.304,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5.12xlarge',
 193,
 2.304,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5n.8xlarge',
 193,
 2.384,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5b.8xlarge',
 193,
 2.384,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5dn.8xlarge',
 193,
 2.672,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3en.6xlarge',
 193,
 2.712,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5n.12xlarge',
 193,
 2.856,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5.12xlarge',
 193,
 3.024,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5.16xlarge',
 193,
 3.072,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('d3en.6xlarge',
 193,
 3.154,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5dn.12xlarge',
 193,
 3.264,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5d.12xlarge',
 193,
 3.456,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5b.12xlarge',
 193,
 3.576,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5n.12xlarge',
 193,
 3.576,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5d.16xlarge',
 193,
 3.616,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5n.16xlarge',
 193,
 3.808,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('g4dn.12xlarge',
 193,
 3.912,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5zn.metal',
 193,
 3.9641,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5zn.12xlarge',
 193,
 3.9641,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('d3.8xlarge',
 193,
 3.9955,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5dn.12xlarge',
 193,
 4.008,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5.16xlarge',
 193,
 4.032,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5.metal',
 193,
 4.08,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5.24xlarge',
 193,
 4.08,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('d3en.8xlarge',
 193,
 4.2058,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5dn.16xlarge',
 193,
 4.352,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5.metal',
 193,
 4.608,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5d.metal',
 193,
 4.608,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5d.24xlarge',
 193,
 4.608,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5.24xlarge',
 193,
 4.608,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5d.16xlarge',
 193,
 4.608,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5b.16xlarge',
 193,
 4.768,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5n.16xlarge',
 193,
 4.768,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5dn.16xlarge',
 193,
 5.344,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5d.metal',
 193,
 5.424,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5d.24xlarge',
 193,
 5.424,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3en.12xlarge',
 193,
 5.424,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5n.metal',
 193,
 5.712,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5n.24xlarge',
 193,
 5.712,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5.24xlarge',
 193,
 6.048,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5.metal',
 193,
 6.048,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('d3en.12xlarge',
 193,
 6.3086,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5dn.metal',
 193,
 6.528,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5d.24xlarge',
 193,
 6.912,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5d.metal',
 193,
 6.912,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5b.24xlarge',
 193,
 7.152,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5n.metal',
 193,
 7.152,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5n.24xlarge',
 193,
 7.152,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5b.metal',
 193,
 7.152,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5dn.metal',
 193,
 8.016,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5dn.24xlarge',
 193,
 8.016,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3en.24xlarge',
 193,
 10.848,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('dl1.24xlarge',
 193,
 13.109,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_pmm_read_latency',
  'tma_info_system_mem_read_latency',
  'tma_info_system_pmm_read_bw',
  'tma_info_system_pmm_write_bw',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_pmm_bound',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_slow_pause',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5d.large',
 188,
 0.096,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5n.large',
 188,
 0.108,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5d.large',
 188,
 0.113,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5.large',
 188,
 0.126,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('z1d.large',
 188,
 0.186,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5d.xlarge',
 188,
 0.192,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5n.xlarge',
 188,
 0.216,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5d.xlarge',
 188,
 0.226,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('r5.xlarge',
 188,
 0.252,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('z1d.xlarge',
 188,
 0.372,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5n.2xlarge',
 188,
 0.432,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5d.2xlarge',
 188,
 0.452,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('z1d.2xlarge',
 188,
 0.744,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5.4xlarge',
 188,
 0.768,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5n.4xlarge',
 188,
 0.864,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5d.4xlarge',
 188,
 0.904,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('z1d.3xlarge',
 188,
 1.116,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5.9xlarge',
 188,
 1.53,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5d.8xlarge',
 188,
 1.808,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5n.9xlarge',
 188,
 1.944,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('z1d.6xlarge',
 188,
 2.232,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('m5d.12xlarge',
 188,
 2.712,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5.18xlarge',
 188,
 3.06,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5d.18xlarge',
 188,
 3.456,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5n.18xlarge',
 188,
 3.888,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('c5n.metal',
 188,
 3.888,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('z1d.12xlarge',
 188,
 4.464,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('z1d.metal',
 188,
 4.464,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3en.metal',
 188,
 10.848,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_decoder0_alone',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_few_uops_instructions',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_fp_vector_512b',
  'tma_frontend_bound',
  'tma_fused_instructions',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_botlnk_l0_core_bound_likely',
  'tma_info_botlnk_l2_dsb_misses',
  'tma_info_botlnk_l2_ic_misses',
  'tma_info_bottleneck_big_code',
  'tma_info_bottleneck_branching_overhead',
  'tma_info_bottleneck_instruction_fetch_bw',
  'tma_info_bottleneck_memory_bandwidth',
  'tma_info_bottleneck_memory_data_tlbs',
  'tma_info_bottleneck_memory_latency',
  'tma_info_bottleneck_mispredictions',
  'tma_info_branches_callret',
  'tma_info_branches_cond_nt',
  'tma_info_branches_cond_tk',
  'tma_info_branches_jump',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_core_ipmispredict',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_dsb_switch_cost',
  'tma_info_frontend_fetch_upc',
  'tma_info_frontend_icache_miss_latency',
  'tma_info_frontend_ipdsb_miss_ret',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_frontend_l2mpki_code',
  'tma_info_frontend_l2mpki_code_all',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_avx512',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_ipswpf',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l2_evictions_nonsilent_pki',
  'tma_info_memory_core_l2_evictions_silent_pki',
  'tma_info_memory_core_l3_cache_access_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_fb_hpki',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l1mpki_load',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_code_stlb_mpki',
  'tma_info_memory_tlb_load_stlb_mpki',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_memory_tlb_store_stlb_mpki',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_io_read_bw',
  'tma_info_system_io_write_bw',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_dram_read_latency',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_power_license0_utilization',
  'tma_info_system_power_license1_utilization',
  'tma_info_system_power_license2_utilization',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_load_stlb_hit',
  'tma_load_stlb_miss',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_memory_operations',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_mixing_vectors',
  'tma_ms_switches',
  'tma_non_fused_branches',
  'tma_nop_instructions',
  'tma_other_light_ops',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_serializing_operation',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_store_stlb_hit',
  'tma_store_stlb_miss',
  'tma_unknown_branches',
  'tma_x87_use'})
('t2.large',
 137,
 0.0928,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('m4.large',
 137,
 0.1,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('r4.large',
 137,
 0.133,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3.large',
 137,
 0.156,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('t2.xlarge',
 137,
 0.1856,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('m4.xlarge',
 137,
 0.2,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('r4.xlarge',
 137,
 0.266,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3.xlarge',
 137,
 0.312,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('t2.2xlarge',
 137,
 0.3712,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('m4.2xlarge',
 137,
 0.4,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('h1.2xlarge',
 137,
 0.468,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('r4.2xlarge',
 137,
 0.532,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3.2xlarge',
 137,
 0.624,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('m4.4xlarge',
 137,
 0.8,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('h1.4xlarge',
 137,
 0.936,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('r4.4xlarge',
 137,
 1.064,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3.4xlarge',
 137,
 1.248,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('h1.8xlarge',
 137,
 1.872,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('r4.8xlarge',
 137,
 2.128,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3.8xlarge',
 137,
 2.496,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('m4.16xlarge',
 137,
 3.2,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('h1.16xlarge',
 137,
 3.744,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('r4.16xlarge',
 137,
 4.256,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('i3.16xlarge',
 137,
 4.992,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_clears_resteers',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_fp_vector_128b',
  'tma_fp_vector_256b',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_branch_misprediction_cost',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_fp_arith_utilization',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_iparith_avx128',
  'tma_info_inst_mix_iparith_avx256',
  'tma_info_inst_mix_iparith_scalar_dp',
  'tma_info_inst_mix_iparith_scalar_sp',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipflop',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2hpki_all',
  'tma_info_memory_l2hpki_load',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l2mpki_all',
  'tma_info_memory_l2mpki_load',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mispredicts_resteers',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_unknown_branches',
  'tma_x87_use'})
('m3.medium',
 119,
 0.067,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('m3.large',
 119,
 0.133,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('r3.large',
 119,
 0.166,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('m1.large',
 119,
 0.175,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('c3.xlarge',
 119,
 0.21,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('m3.xlarge',
 119,
 0.266,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('r3.xlarge',
 119,
 0.333,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('m1.xlarge',
 119,
 0.35,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('c3.2xlarge',
 119,
 0.42,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('c1.xlarge',
 119,
 0.52,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('m3.2xlarge',
 119,
 0.532,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('r3.2xlarge',
 119,
 0.665,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('c3.4xlarge',
 119,
 0.84,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('i2.xlarge',
 119,
 0.853,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('r3.4xlarge',
 119,
 1.33,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('c3.8xlarge',
 119,
 1.68,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('i2.2xlarge',
 119,
 1.705,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('r3.8xlarge',
 119,
 2.66,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('i2.4xlarge',
 119,
 3.41,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('i2.8xlarge',
 119,
 6.82,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_iparith',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_execute',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('c4.large',
 113,
 0.1,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('c4.xlarge',
 113,
 0.199,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('c4.2xlarge',
 113,
 0.398,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('d2.xlarge',
 113,
 0.69,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('c4.4xlarge',
 113,
 0.796,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('d2.2xlarge',
 113,
 1.38,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('c4.8xlarge',
 113,
 1.591,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('m4.10xlarge',
 113,
 2.0,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('d2.4xlarge',
 113,
 2.76,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('d2.8xlarge',
 113,
 5.52,
 {'tma_4k_aliasing',
  'tma_alu_op_utilization',
  'tma_assists',
  'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_cisc',
  'tma_contested_accesses',
  'tma_core_bound',
  'tma_data_sharing',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_dtlb_store',
  'tma_false_sharing',
  'tma_fb_full',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_icache_misses',
  'tma_info_bad_spec_ipmisp_indirect',
  'tma_info_bad_spec_ipmispredict',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_frontend_ipunknown_branch',
  'tma_info_inst_mix_bptkbranch',
  'tma_info_inst_mix_instructions',
  'tma_info_inst_mix_ipbranch',
  'tma_info_inst_mix_ipcall',
  'tma_info_inst_mix_ipload',
  'tma_info_inst_mix_ipstore',
  'tma_info_inst_mix_iptb',
  'tma_info_memory_core_l1d_cache_fill_bw',
  'tma_info_memory_core_l2_cache_fill_bw',
  'tma_info_memory_core_l3_cache_fill_bw',
  'tma_info_memory_l1mpki',
  'tma_info_memory_l2mpki',
  'tma_info_memory_l3mpki',
  'tma_info_memory_load_miss_real_latency',
  'tma_info_memory_mlp',
  'tma_info_memory_oro_data_l2_mlp',
  'tma_info_memory_oro_load_l2_miss_latency',
  'tma_info_memory_oro_load_l2_mlp',
  'tma_info_memory_thread_l1d_cache_fill_bw_1t',
  'tma_info_memory_thread_l2_cache_fill_bw_1t',
  'tma_info_memory_thread_l3_cache_access_bw_1t',
  'tma_info_memory_thread_l3_cache_fill_bw_1t',
  'tma_info_memory_tlb_page_walks_utilization',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_info_thread_uptb',
  'tma_itlb_misses',
  'tma_l1_bound',
  'tma_l2_bound',
  'tma_l3_bound',
  'tma_l3_hit_latency',
  'tma_lcp',
  'tma_light_operations',
  'tma_load_op_utilization',
  'tma_local_dram',
  'tma_lock_latency',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_mite',
  'tma_ms_switches',
  'tma_port_0',
  'tma_port_1',
  'tma_port_2',
  'tma_port_3',
  'tma_port_4',
  'tma_port_5',
  'tma_port_6',
  'tma_port_7',
  'tma_ports_utilization',
  'tma_ports_utilized_0',
  'tma_ports_utilized_1',
  'tma_ports_utilized_2',
  'tma_ports_utilized_3m',
  'tma_remote_cache',
  'tma_remote_dram',
  'tma_retiring',
  'tma_split_loads',
  'tma_split_stores',
  'tma_sq_full',
  'tma_store_bound',
  'tma_store_fwd_blk',
  'tma_store_latency',
  'tma_store_op_utilization',
  'tma_x87_use'})
('m2.xlarge',
 55,
 0.245,
 {'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_core_bound',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_inst_mix_instructions',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_itlb_misses',
  'tma_l3_bound',
  'tma_lcp',
  'tma_light_operations',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_ms_switches',
  'tma_ports_utilization',
  'tma_retiring',
  'tma_store_bound',
  'tma_x87_use'})
('m2.2xlarge',
 55,
 0.49,
 {'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_core_bound',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_inst_mix_instructions',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_itlb_misses',
  'tma_l3_bound',
  'tma_lcp',
  'tma_light_operations',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_ms_switches',
  'tma_ports_utilization',
  'tma_retiring',
  'tma_store_bound',
  'tma_x87_use'})
('m2.4xlarge',
 55,
 0.98,
 {'tma_backend_bound',
  'tma_bad_speculation',
  'tma_branch_mispredicts',
  'tma_branch_resteers',
  'tma_core_bound',
  'tma_divider',
  'tma_dram_bound',
  'tma_dsb_switches',
  'tma_dtlb_load',
  'tma_fetch_bandwidth',
  'tma_fetch_latency',
  'tma_fp_arith',
  'tma_fp_scalar',
  'tma_fp_vector',
  'tma_frontend_bound',
  'tma_heavy_operations',
  'tma_info_core_core_clks',
  'tma_info_core_coreipc',
  'tma_info_core_flopc',
  'tma_info_core_ilp',
  'tma_info_frontend_dsb_coverage',
  'tma_info_inst_mix_instructions',
  'tma_info_pipeline_retire',
  'tma_info_system_average_frequency',
  'tma_info_system_cpu_utilization',
  'tma_info_system_dram_bw_use',
  'tma_info_system_gflops',
  'tma_info_system_ipfarbranch',
  'tma_info_system_kernel_cpi',
  'tma_info_system_kernel_utilization',
  'tma_info_system_mem_parallel_reads',
  'tma_info_system_mem_read_latency',
  'tma_info_system_smt_2t_utilization',
  'tma_info_system_socket_clks',
  'tma_info_system_turbo_utilization',
  'tma_info_thread_clks',
  'tma_info_thread_cpi',
  'tma_info_thread_execute_per_issue',
  'tma_info_thread_ipc',
  'tma_info_thread_slots',
  'tma_info_thread_uoppi',
  'tma_itlb_misses',
  'tma_l3_bound',
  'tma_lcp',
  'tma_light_operations',
  'tma_machine_clears',
  'tma_mem_bandwidth',
  'tma_mem_latency',
  'tma_memory_bound',
  'tma_microcode_sequencer',
  'tma_ms_switches',
  'tma_ports_utilization',
  'tma_retiring',
  'tma_store_bound',
  'tma_x87_use'})
