{"Josep Torrellas": [0, ["Extreme scale computing: Challenges and opportunities", ["Josep Torrellas", "Bill Gropp", "Vivek Sarkar", "Jaime H. Moreno", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2010.5416647", 0, "hpca", 2010]], "Ioannis Doudalis": [0, ["HARE: Hardware assisted reverse execution", ["Ioannis Doudalis", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2010.5416651", 12, "hpca", 2010]], "Mingsong Bi": [0, ["IADVS: On-demand performance for interactive applications", ["Mingsong Bi", "Igor Crk", "Chris Gniady"], "https://doi.org/10.1109/HPCA.2010.5416649", 10, "hpca", 2010], ["Delay-Hiding energy management mechanisms for DRAM", ["Mingsong Bi", "Ran Duan", "Chris Gniady"], "https://doi.org/10.1109/HPCA.2010.5416646", 10, "hpca", 2010]], "Jason E. Miller": [0, ["Graphite: A distributed parallel simulator for multicores", ["Jason E. Miller", "Harshad Kasture", "George Kurian", "Charles Gruenwald III", "Nathan Beckmann", "Christopher Celio", "Jonathan Eastep", "Anant Agarwal"], "https://doi.org/10.1109/HPCA.2010.5416635", 12, "hpca", 2010]], "Jaume Abella": [0, ["High-Performance low-vcc in-order core", ["Jaume Abella", "Pedro Chaparro", "Xavier Vera", "Javier Carretero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2010.5416630", 11, "hpca", 2010]], "Guangyu Sun": [0.00010970079893013462, ["A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement", ["Guangyu Sun", "Yongsoo Joo", "Yibo Chen", "Dimin Niu", "Yuan Xie", "Yiran Chen", "Hai Li"], "https://doi.org/10.1109/HPCA.2010.5416650", 12, "hpca", 2010]], "Brian Greskamp": [0, ["LeadOut: Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores", ["Brian Greskamp", "Ulya R. Karpuzcu", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2010.5416656", 12, "hpca", 2010]], "Andrew B. Kahng": [8.938485951404118e-09, ["Designing a processor from the ground up to allow voltage/reliability tradeoffs", ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/HPCA.2010.5416652", 11, "hpca", 2010]], "Aniruddha N. Udipi": [0, ["Towards scalable, energy-efficient, bus-based on-chip networks", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2010.5416639", 12, "hpca", 2010]], "Bogdan F. Romanescu": [0, ["UNified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all", ["Bogdan F. Romanescu", "Alvin R. Lebeck", "Daniel J. Sorin", "Anne Bracy"], "https://doi.org/10.1109/HPCA.2010.5416643", 12, "hpca", 2010]], "Hyunjin Lee": [0.980937585234642, ["StimulusCache: Boosting performance of chip multiprocessors with excess cache", ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2010.5416644", 12, "hpca", 2010]], "Malcolm S. Ware": [0, ["Architecting for power management: The IBM POWER7TM approach", ["Malcolm S. Ware", "Karthick Rajamani", "Michael S. Floyd", "Bishop Brock", "Juan C. Rubio", "Freeman L. Rawson III", "John B. Carter"], "https://doi.org/10.1109/HPCA.2010.5416627", 11, "hpca", 2010]], "Muhammad Umar Farooq": [0, ["Value Based BTB Indexing for indirect jump prediction", ["Muhammad Umar Farooq", "Lei Chen", "Lizy Kurian John"], "https://doi.org/10.1109/HPCA.2010.5416659", 11, "hpca", 2010]], "Javier Merino": [0, ["ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architecture", ["Javier Merino", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1109/HPCA.2010.5416641", 10, "hpca", 2010]], "Yoongu Kim": [0.9984750747680664, ["ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers", ["Yoongu Kim", "Dongsu Han", "Onur Mutlu", "Mor Harchol-Balter"], "https://doi.org/10.1109/HPCA.2010.5416658", 12, "hpca", 2010]], "Xiaowei Jiang": [0, ["CHOP: Adaptive filter-based DRAM caching for CMP server platforms", ["Xiaowei Jiang", "Niti Madan", "Li Zhao", "Mike Upton", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell", "Yan Solihin", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2010.5416642", 12, "hpca", 2010]], "Yan Pan": [0, ["FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar", ["Yan Pan", "John Kim", "Gokhan Memik"], "https://doi.org/10.1109/HPCA.2010.5416626", 12, "hpca", 2010]], "Dimitris Kaseridis": [0, ["A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large CMP systems", ["Dimitris Kaseridis", "Jeffrey Stuecheli", "Jian Chen", "Lizy Kurian John"], "https://doi.org/10.1109/HPCA.2010.5416654", 11, "hpca", 2010]], "Jaejin Lee": [1, ["COMIC++: A software SVM system for heterogeneous multicore accelerator clusters", ["Jaejin Lee", "Jun Lee", "Sangmin Seo", "Jungwon Kim", "Seungkyun Kim", "Zehra Sura"], "https://doi.org/10.1109/HPCA.2010.5416633", 12, "hpca", 2010]], "Tong Li": [0, ["Operating system support for overlapping-ISA heterogeneous multi-core architectures", ["Tong Li", "Paul Brett", "Rob C. Knauerhase", "David A. Koufaty", "Dheeraj Reddy", "Scott Hahn"], "https://doi.org/10.1109/HPCA.2010.5416660", 12, "hpca", 2010]], "Fang Liu": [0, ["Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance", ["Fang Liu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2010.5416655", 12, "hpca", 2010]], "Moinuddin K. Qureshi": [0, ["Improving read performance of Phase Change Memories via Write Cancellation and Write Pausing", ["Moinuddin K. Qureshi", "Michele Franceschini", "Luis Alfonso Lastras-Montano"], "https://doi.org/10.1109/HPCA.2010.5416645", 11, "hpca", 2010]], "Sajib Kundu": [0, ["Application performance modeling in a virtualized environment", ["Sajib Kundu", "Raju Rangaswami", "Kaushik Dutta", "Ming Zhao"], "https://doi.org/10.1109/HPCA.2010.5463058", 10, "hpca", 2010]], "Dong Hyuk Woo": [0.9880758374929428, ["An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth", ["Dong Hyuk Woo", "Nak Hee Seong", "Dean L. Lewis", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/HPCA.2010.5416628", 12, "hpca", 2010]], "Nikola Vujic": [0, ["DMA++: on the fly data realignment for on-chip memories", ["Nikola Vujic", "Marc Gonzalez", "Felipe Cabarcas", "Alex Ramirez", "Xavier Martorell", "Eduard Ayguade"], "https://doi.org/10.1109/HPCA.2010.5463057", 12, "hpca", 2010]], "Yi Xu": [0, ["Simple virtual channel allocation for high throughput and high frequency on-chip routers", ["Yi Xu", "Bo Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2010.5416640", 11, "hpca", 2010]], "Andrew D. Hilton": [0, ["BOLT: Energy-efficient Out-of-Order Latency-Tolerant execution", ["Andrew D. Hilton", "Amir Roth"], "https://doi.org/10.1109/HPCA.2010.5416634", 12, "hpca", 2010]], "Polychronis Xekalakis": [0, ["Handling branches in TLS systems with Multi-Path Execution", ["Polychronis Xekalakis", "Marcelo Cintra"], "https://doi.org/10.1109/HPCA.2010.5416632", 12, "hpca", 2010]], "Syed Ali Raza Jafri": [0, ["LiteTM: Reducing transactional state overhead", ["Syed Ali Raza Jafri", "Mithuna Thottethodi", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2010.5416653", 12, "hpca", 2010]], "Arunchandar Vasan": [0, ["Worth their watts? - an empirical study of datacenter servers", ["Arunchandar Vasan", "Anand Sivasubramaniam", "Vikrant Shimpi", "T. Sivabalan", "Rajesh Subbiah"], "https://doi.org/10.1109/HPCA.2010.5463056", 10, "hpca", 2010]], "Yaozu Dong": [3.64546963282919e-07, ["High performance network virtualization with SR-IOV", ["Yaozu Dong", "Xiaowei Yang", "Xiaoyong Li", "Jianhui Li", "Kun Tian", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2010.5416637", 10, "hpca", 2010]], "Arvind": [0, ["Is hardware innovation over?", ["Arvind"], "https://doi.org/10.1109/HPCA.2010.5416648", 0, "hpca", 2010]], "Davy Genbrugge": [0, ["Interval simulation: Raising the level of abstraction in architectural simulation", ["Davy Genbrugge", "Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2010.5416636", 12, "hpca", 2010]], "Libo Huang": [0, ["SIF: Overcoming the limitations of SIMD devices via implicit permutation", ["Libo Huang", "Li Shen", "Zhiying Wang", "Wei Shi", "Nong Xiao", "Sheng Ma"], "https://doi.org/10.1109/HPCA.2010.5416631", 12, "hpca", 2010]], "Dan Tang": [0, ["DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance", ["Dan Tang", "Yungang Bao", "Weiwu Hu", "Mingyu Chen"], "https://doi.org/10.1109/HPCA.2010.5416638", 12, "hpca", 2010]], "Tilak Agerwala": [0, ["Exascale computing: The challenges and opportunities in the next decade", ["Tilak Agerwala"], "https://doi.org/10.1109/HPCA.2010.5416662", 0, "hpca", 2010]], "Arijit Biswas": [0, ["Explaining cache SER anomaly using DUE AVF measurement", ["Arijit Biswas", "Charles Recchia", "Shubhendu S. Mukherjee", "Vinod Ambrose", "Leo Chan", "Aamer Jaleel", "Athanasios E. Papathanasiou", "Mike Plaster", "Norbert Seifert"], "https://doi.org/10.1109/HPCA.2010.5416629", 12, "hpca", 2010]], "David Champagne": [0, ["Scalable architectural support for trusted software", ["David Champagne", "Ruby B. Lee"], "https://doi.org/10.1109/HPCA.2010.5416657", 12, "hpca", 2010]]}