<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Documents\GitHub\Tang-Nano_MIDI_Sounder\impl\synthesize\rev_1\Tang-Nano_MIDI_Sounder.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Documents\GitHub\Tang-Nano_MIDI_Sounder\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Documents\GitHub\Tang-Nano_MIDI_Sounder\fpga_project.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan 26 20:32:11 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>535</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>552</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>mco</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.834</td>
<td></td>
<td></td>
<td>mco </td>
</tr>
<tr>
<td>w_Clk72m</td>
<td>Generated</td>
<td>13.889</td>
<td>71.999
<td>0.000</td>
<td>6.944</td>
<td>mco </td>
<td>mco</td>
<td>w_Clk72m </td>
</tr>
<tr>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>111.112</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td></td>
<td>mco</td>
<td></td>
</tr>
<tr>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>13.889</td>
<td>71.999
<td>0.000</td>
<td>6.944</td>
<td></td>
<td>mco</td>
<td></td>
</tr>
<tr>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td>mco</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>w_Clk72m</td>
<td>108.524(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk</td>
<td>81.730(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of mco!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_isnt/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_isnt/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>mco</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mco</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>w_Clk72m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>w_Clk72m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.674</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI18</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.971</td>
</tr>
<tr>
<td>2</td>
<td>4.724</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI19</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.922</td>
</tr>
<tr>
<td>3</td>
<td>5.505</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI14</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.141</td>
</tr>
<tr>
<td>4</td>
<td>5.519</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI17</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.127</td>
</tr>
<tr>
<td>5</td>
<td>5.684</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI23</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.962</td>
</tr>
<tr>
<td>6</td>
<td>5.935</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI24</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.711</td>
</tr>
<tr>
<td>7</td>
<td>5.940</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI10</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.706</td>
</tr>
<tr>
<td>8</td>
<td>5.953</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI25</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.693</td>
</tr>
<tr>
<td>9</td>
<td>5.961</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI20</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.685</td>
</tr>
<tr>
<td>10</td>
<td>6.014</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI21</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.631</td>
</tr>
<tr>
<td>11</td>
<td>6.136</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI13</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.510</td>
</tr>
<tr>
<td>12</td>
<td>6.214</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI22</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.432</td>
</tr>
<tr>
<td>13</td>
<td>6.378</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI9</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.267</td>
</tr>
<tr>
<td>14</td>
<td>6.389</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI6</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.257</td>
</tr>
<tr>
<td>15</td>
<td>6.549</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI15</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.097</td>
</tr>
<tr>
<td>16</td>
<td>6.550</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI2</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.096</td>
</tr>
<tr>
<td>17</td>
<td>6.556</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI16</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.090</td>
</tr>
<tr>
<td>18</td>
<td>6.791</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI11</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>6.855</td>
</tr>
<tr>
<td>19</td>
<td>6.816</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI8</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>20</td>
<td>6.824</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI3</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>6.822</td>
</tr>
<tr>
<td>21</td>
<td>6.852</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI5</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>6.794</td>
</tr>
<tr>
<td>22</td>
<td>6.909</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI4</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>6.737</td>
</tr>
<tr>
<td>23</td>
<td>6.964</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI7</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>6.682</td>
</tr>
<tr>
<td>24</td>
<td>7.030</td>
<td>DDS_inst/dram2/dp_inst_0/DOB0</td>
<td>DDS_inst/spram1/sp_inst_0/DI1</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>6.615</td>
</tr>
<tr>
<td>25</td>
<td>7.170</td>
<td>DDS_inst/dram2/dp_inst_0/DOB1</td>
<td>DDS_inst/spram1/sp_inst_0/DI12</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>6.476</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.568</td>
<td>UART_Rx_inst/rxBuf_Z[6]/Q</td>
<td>UART_Rx_inst/o_rxData[6]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.571</td>
<td>UART_Rx_inst/rxBuf_Z[3]/Q</td>
<td>UART_Rx_inst/rxBuf_Z[2]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>3</td>
<td>0.571</td>
<td>UART_Rx_inst/rxBuf_Z[4]/Q</td>
<td>UART_Rx_inst/rxBuf_Z[3]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.571</td>
<td>UART_Rx_inst/rxBuf_Z[6]/Q</td>
<td>UART_Rx_inst/rxBuf_Z[5]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>5</td>
<td>0.572</td>
<td>MIDI_Decoder_inst/r_state_Z[0]/Q</td>
<td>MIDI_Decoder_inst/r_state_Z[1]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>6</td>
<td>0.679</td>
<td>DDS_inst/r_dds_ram_addr_Z[4]/Q</td>
<td>DDS_inst/dram2/dpx9_inst_1/ADB7</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.839</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>DDS_inst/o_sound[0]/Q</td>
<td>DDS_inst/o_sound[0]/D</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>DDS_inst/o_sound[4]/Q</td>
<td>DDS_inst/o_sound[4]/D</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>DDS_inst/o_sound[5]/Q</td>
<td>DDS_inst/o_sound[5]/D</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>UART_Rx_inst/bitCounter_reg_Z[7]/Q</td>
<td>UART_Rx_inst/bitCounter_reg_Z[7]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>UART_Rx_inst/bitCounter_reg_fast_Z[1]/Q</td>
<td>UART_Rx_inst/bitCounter_reg_fast_Z[1]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>MIDI_Decoder_inst/r_midi_ch_Z[1]/Q</td>
<td>MIDI_Decoder_inst/r_midi_ch_Z[1]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>LCD_Controller_inst/r_hPeriodCnt[0]/Q</td>
<td>LCD_Controller_inst/r_hPeriodCnt[0]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>MIDI_Decoder_inst/r_state_Z[0]/Q</td>
<td>MIDI_Decoder_inst/r_state_Z[0]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>MIDI_Decoder_inst/r_tien/Q</td>
<td>MIDI_Decoder_inst/r_tien/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>UART_Rx_inst/bitCounter_reg_Z[5]/Q</td>
<td>UART_Rx_inst/bitCounter_reg_Z[5]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.711</td>
<td>UART_Rx_inst/bitCounter_reg_Z[0]/Q</td>
<td>UART_Rx_inst/bitCounter_reg_Z[0]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.711</td>
<td>UART_Rx_inst/bitCounter_reg_Z[6]/Q</td>
<td>UART_Rx_inst/bitCounter_reg_Z[6]/D</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>0.712</td>
<td>DDS_inst/r_dpram_tien_Z/Q</td>
<td>DDS_inst/r_dpram_tien_Z/D</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>20</td>
<td>0.715</td>
<td>DDS_inst/r_dds_ram_addr_Z[3]/Q</td>
<td>DDS_inst/spram1/sp_inst_0/AD8</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.869</td>
</tr>
<tr>
<td>21</td>
<td>0.719</td>
<td>DDS_inst/r_dds_ram_addr_Z[2]/Q</td>
<td>DDS_inst/spram1/sp_inst_0/AD7</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.873</td>
</tr>
<tr>
<td>22</td>
<td>0.747</td>
<td>DDS_inst/r_dds_ram_addr_Z[3]/Q</td>
<td>DDS_inst/dram2/dpx9_inst_1/ADB6</td>
<td>w_Clk72m:[R]</td>
<td>w_Clk72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.907</td>
</tr>
<tr>
<td>23</td>
<td>0.749</td>
<td>MIDI_Decoder_inst/r_midi_note_Z[5]/Q</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0/DIA13</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>24</td>
<td>0.749</td>
<td>MIDI_Decoder_inst/r_midi_note_Z[4]/Q</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0/DIA12</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>25</td>
<td>0.749</td>
<td>MIDI_Decoder_inst/r_midi_note_Z[0]/Q</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0/DIA8</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.172</td>
<td>6.422</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>w_Clk72m</td>
<td>DDS_inst/r_dds_ram_addr_Z[5]</td>
</tr>
<tr>
<td>2</td>
<td>5.172</td>
<td>6.422</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>w_Clk72m</td>
<td>DDS_inst/r_dds_ram_addr_Z[3]</td>
</tr>
<tr>
<td>3</td>
<td>5.172</td>
<td>6.422</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>w_Clk72m</td>
<td>DDS_inst/r_acc_sum_Z[5]</td>
</tr>
<tr>
<td>4</td>
<td>5.172</td>
<td>6.422</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>w_Clk72m</td>
<td>DDS_inst/o_sound[4]</td>
</tr>
<tr>
<td>5</td>
<td>5.172</td>
<td>6.422</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>w_Clk72m</td>
<td>DDS_inst/o_sound[5]</td>
</tr>
<tr>
<td>6</td>
<td>5.172</td>
<td>6.422</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>w_Clk72m</td>
<td>DeltaSigma_DAC_inst/sigma_Z[1]</td>
</tr>
<tr>
<td>7</td>
<td>5.172</td>
<td>6.422</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>w_Clk72m</td>
<td>DeltaSigma_DAC_inst/sigma_Z[2]</td>
</tr>
<tr>
<td>8</td>
<td>5.172</td>
<td>6.422</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>w_Clk72m</td>
<td>DDS_inst/r_dds_ram_addr_Z[0]</td>
</tr>
<tr>
<td>9</td>
<td>5.172</td>
<td>6.422</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>w_Clk72m</td>
<td>DDS_inst/r_dpram_tien_Z</td>
</tr>
<tr>
<td>10</td>
<td>5.172</td>
<td>6.422</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>w_Clk72m</td>
<td>DeltaSigma_DAC_inst/sigma_Z[3]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.518</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/COUT</td>
</tr>
<tr>
<td>6.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_16_0/CIN</td>
</tr>
<tr>
<td>6.575</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_16_0/COUT</td>
</tr>
<tr>
<td>6.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_17_0/CIN</td>
</tr>
<tr>
<td>6.632</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_17_0/COUT</td>
</tr>
<tr>
<td>6.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_18_0/CIN</td>
</tr>
<tr>
<td>7.195</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_18_0/SUM</td>
</tr>
<tr>
<td>8.478</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[3][B]</td>
<td>DDS_inst/w_acc_ans_cZ[18]/I0</td>
</tr>
<tr>
<td>9.577</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[3][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[18]/F</td>
</tr>
<tr>
<td>10.882</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI18</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.619, 40.340%; route: 4.525, 50.442%; tC2Q: 0.827, 9.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.518</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/COUT</td>
</tr>
<tr>
<td>6.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_16_0/CIN</td>
</tr>
<tr>
<td>6.575</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_16_0/COUT</td>
</tr>
<tr>
<td>6.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_17_0/CIN</td>
</tr>
<tr>
<td>6.632</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_17_0/COUT</td>
</tr>
<tr>
<td>6.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_18_0/CIN</td>
</tr>
<tr>
<td>6.689</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_18_0/COUT</td>
</tr>
<tr>
<td>6.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_19_0/CIN</td>
</tr>
<tr>
<td>7.252</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_19_0/SUM</td>
</tr>
<tr>
<td>8.722</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[3][B]</td>
<td>DDS_inst/w_acc_ans_cZ[19]/I0</td>
</tr>
<tr>
<td>9.544</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[3][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[19]/F</td>
</tr>
<tr>
<td>10.832</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI19</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.399, 38.099%; route: 4.696, 52.631%; tC2Q: 0.827, 9.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.967</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/SUM</td>
</tr>
<tr>
<td>7.941</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>DDS_inst/w_acc_ans_cZ[14]/I0</td>
</tr>
<tr>
<td>8.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[14]/F</td>
</tr>
<tr>
<td>10.052</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI14</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.114, 38.250%; route: 4.200, 51.592%; tC2Q: 0.827, 10.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.518</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/COUT</td>
</tr>
<tr>
<td>6.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_16_0/CIN</td>
</tr>
<tr>
<td>6.575</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_16_0/COUT</td>
</tr>
<tr>
<td>6.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_17_0/CIN</td>
</tr>
<tr>
<td>7.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_17_0/SUM</td>
</tr>
<tr>
<td>8.277</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[3][A]</td>
<td>DDS_inst/w_acc_ans_cZ[17]/I0</td>
</tr>
<tr>
<td>8.903</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[3][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[17]/F</td>
</tr>
<tr>
<td>10.038</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI17</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.089, 38.009%; route: 4.211, 51.815%; tC2Q: 0.827, 10.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.518</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/COUT</td>
</tr>
<tr>
<td>6.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_16_0/CIN</td>
</tr>
<tr>
<td>6.575</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_16_0/COUT</td>
</tr>
<tr>
<td>6.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_17_0/CIN</td>
</tr>
<tr>
<td>6.632</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_17_0/COUT</td>
</tr>
<tr>
<td>6.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_18_0/CIN</td>
</tr>
<tr>
<td>6.689</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_18_0/COUT</td>
</tr>
<tr>
<td>6.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_19_0/CIN</td>
</tr>
<tr>
<td>6.746</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_19_0/COUT</td>
</tr>
<tr>
<td>6.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_20_0/CIN</td>
</tr>
<tr>
<td>6.803</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_20_0/COUT</td>
</tr>
<tr>
<td>6.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_21_0/CIN</td>
</tr>
<tr>
<td>6.860</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_21_0/COUT</td>
</tr>
<tr>
<td>6.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_22_0/CIN</td>
</tr>
<tr>
<td>6.917</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_22_0/COUT</td>
</tr>
<tr>
<td>6.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_23_0/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_23_0/SUM</td>
</tr>
<tr>
<td>7.485</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>DDS_inst/w_acc_ans_cZ[23]/I0</td>
</tr>
<tr>
<td>8.584</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[23]/F</td>
</tr>
<tr>
<td>9.873</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI23</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.904, 49.033%; route: 3.231, 40.580%; tC2Q: 0.827, 10.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.518</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/COUT</td>
</tr>
<tr>
<td>6.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_16_0/CIN</td>
</tr>
<tr>
<td>6.575</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_16_0/COUT</td>
</tr>
<tr>
<td>6.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_17_0/CIN</td>
</tr>
<tr>
<td>6.632</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_17_0/COUT</td>
</tr>
<tr>
<td>6.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_18_0/CIN</td>
</tr>
<tr>
<td>6.689</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_18_0/COUT</td>
</tr>
<tr>
<td>6.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_19_0/CIN</td>
</tr>
<tr>
<td>6.746</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_19_0/COUT</td>
</tr>
<tr>
<td>6.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_20_0/CIN</td>
</tr>
<tr>
<td>6.803</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_20_0/COUT</td>
</tr>
<tr>
<td>6.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_21_0/CIN</td>
</tr>
<tr>
<td>6.860</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_21_0/COUT</td>
</tr>
<tr>
<td>6.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_22_0/CIN</td>
</tr>
<tr>
<td>6.917</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_22_0/COUT</td>
</tr>
<tr>
<td>6.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_23_0/CIN</td>
</tr>
<tr>
<td>6.974</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_23_0/COUT</td>
</tr>
<tr>
<td>6.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_24_0/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_24_0/SUM</td>
</tr>
<tr>
<td>7.542</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][A]</td>
<td>DDS_inst/w_acc_ans_cZ[24]/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[24]/F</td>
</tr>
<tr>
<td>9.622</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI24</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.488, 45.237%; route: 3.396, 44.038%; tC2Q: 0.827, 10.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.739</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/SUM</td>
</tr>
<tr>
<td>7.713</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>DDS_inst/w_acc_ans_cZ[10]/I0</td>
</tr>
<tr>
<td>8.812</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[10]/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI10</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.163, 41.048%; route: 3.716, 48.219%; tC2Q: 0.827, 10.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.518</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/COUT</td>
</tr>
<tr>
<td>6.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_16_0/CIN</td>
</tr>
<tr>
<td>6.575</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_16_0/COUT</td>
</tr>
<tr>
<td>6.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_17_0/CIN</td>
</tr>
<tr>
<td>6.632</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_17_0/COUT</td>
</tr>
<tr>
<td>6.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_18_0/CIN</td>
</tr>
<tr>
<td>6.689</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_18_0/COUT</td>
</tr>
<tr>
<td>6.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_19_0/CIN</td>
</tr>
<tr>
<td>6.746</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_19_0/COUT</td>
</tr>
<tr>
<td>6.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_20_0/CIN</td>
</tr>
<tr>
<td>6.803</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_20_0/COUT</td>
</tr>
<tr>
<td>6.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_21_0/CIN</td>
</tr>
<tr>
<td>6.860</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_21_0/COUT</td>
</tr>
<tr>
<td>6.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_22_0/CIN</td>
</tr>
<tr>
<td>6.917</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_22_0/COUT</td>
</tr>
<tr>
<td>6.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_23_0/CIN</td>
</tr>
<tr>
<td>6.974</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_23_0/COUT</td>
</tr>
<tr>
<td>6.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_24_0/CIN</td>
</tr>
<tr>
<td>7.031</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_24_0/COUT</td>
</tr>
<tr>
<td>7.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_s_25_0/CIN</td>
</tr>
<tr>
<td>7.559</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_s_25_0/SUM</td>
</tr>
<tr>
<td>7.977</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>DDS_inst/w_acc_ans_cZ[25]/I0</td>
</tr>
<tr>
<td>8.799</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[25]/F</td>
</tr>
<tr>
<td>9.604</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI25</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 48.174%; route: 3.160, 41.075%; tC2Q: 0.827, 10.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.518</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/COUT</td>
</tr>
<tr>
<td>6.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_16_0/CIN</td>
</tr>
<tr>
<td>6.575</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_16_0/COUT</td>
</tr>
<tr>
<td>6.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_17_0/CIN</td>
</tr>
<tr>
<td>6.632</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_17_0/COUT</td>
</tr>
<tr>
<td>6.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_18_0/CIN</td>
</tr>
<tr>
<td>6.689</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_18_0/COUT</td>
</tr>
<tr>
<td>6.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_19_0/CIN</td>
</tr>
<tr>
<td>6.746</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_19_0/COUT</td>
</tr>
<tr>
<td>6.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_20_0/CIN</td>
</tr>
<tr>
<td>7.274</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_20_0/SUM</td>
</tr>
<tr>
<td>7.692</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>DDS_inst/w_acc_ans_cZ[20]/I0</td>
</tr>
<tr>
<td>8.791</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[20]/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI20</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.698, 48.120%; route: 3.160, 41.118%; tC2Q: 0.827, 10.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.518</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/COUT</td>
</tr>
<tr>
<td>6.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_16_0/CIN</td>
</tr>
<tr>
<td>6.575</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_16_0/COUT</td>
</tr>
<tr>
<td>6.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_17_0/CIN</td>
</tr>
<tr>
<td>6.632</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_17_0/COUT</td>
</tr>
<tr>
<td>6.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_18_0/CIN</td>
</tr>
<tr>
<td>6.689</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_18_0/COUT</td>
</tr>
<tr>
<td>6.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_19_0/CIN</td>
</tr>
<tr>
<td>6.746</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_19_0/COUT</td>
</tr>
<tr>
<td>6.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_20_0/CIN</td>
</tr>
<tr>
<td>6.803</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_20_0/COUT</td>
</tr>
<tr>
<td>6.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_21_0/CIN</td>
</tr>
<tr>
<td>7.366</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_21_0/SUM</td>
</tr>
<tr>
<td>7.371</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td>DDS_inst/w_acc_ans_cZ[21]/I0</td>
</tr>
<tr>
<td>8.403</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[21]/F</td>
</tr>
<tr>
<td>9.542</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI21</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.723, 48.786%; route: 3.081, 40.377%; tC2Q: 0.827, 10.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.875</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/SUM</td>
</tr>
<tr>
<td>7.293</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>DDS_inst/w_acc_ans_cZ[13]/I0</td>
</tr>
<tr>
<td>8.115</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[13]/F</td>
</tr>
<tr>
<td>9.421</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI13</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.022, 40.240%; route: 3.661, 48.748%; tC2Q: 0.827, 11.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.518</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/COUT</td>
</tr>
<tr>
<td>6.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_16_0/CIN</td>
</tr>
<tr>
<td>6.575</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_16_0/COUT</td>
</tr>
<tr>
<td>6.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_17_0/CIN</td>
</tr>
<tr>
<td>6.632</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_17_0/COUT</td>
</tr>
<tr>
<td>6.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_18_0/CIN</td>
</tr>
<tr>
<td>6.689</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_18_0/COUT</td>
</tr>
<tr>
<td>6.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_19_0/CIN</td>
</tr>
<tr>
<td>6.746</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_19_0/COUT</td>
</tr>
<tr>
<td>6.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_20_0/CIN</td>
</tr>
<tr>
<td>6.803</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_20_0/COUT</td>
</tr>
<tr>
<td>6.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_21_0/CIN</td>
</tr>
<tr>
<td>6.860</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_21_0/COUT</td>
</tr>
<tr>
<td>6.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_22_0/CIN</td>
</tr>
<tr>
<td>7.423</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_22_0/SUM</td>
</tr>
<tr>
<td>7.913</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>DDS_inst/w_acc_ans_cZ[22]/I0</td>
</tr>
<tr>
<td>8.539</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[22]/F</td>
</tr>
<tr>
<td>9.343</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI22</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.374, 45.398%; route: 3.231, 43.474%; tC2Q: 0.827, 11.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.682</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/SUM</td>
</tr>
<tr>
<td>7.172</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>DDS_inst/w_acc_ans_cZ[9]/I0</td>
</tr>
<tr>
<td>8.204</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[9]/F</td>
</tr>
<tr>
<td>9.178</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.039, 41.818%; route: 3.401, 46.803%; tC2Q: 0.827, 11.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/SUM</td>
</tr>
<tr>
<td>7.331</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>DDS_inst/w_acc_ans_cZ[6]/I0</td>
</tr>
<tr>
<td>8.363</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[6]/F</td>
</tr>
<tr>
<td>9.168</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.868, 39.521%; route: 3.562, 49.082%; tC2Q: 0.827, 11.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.989</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/SUM</td>
</tr>
<tr>
<td>7.407</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>DDS_inst/w_acc_ans_cZ[15]/I0</td>
</tr>
<tr>
<td>8.033</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[15]/F</td>
</tr>
<tr>
<td>9.008</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI15</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.940, 41.425%; route: 3.330, 46.922%; tC2Q: 0.827, 11.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>6.283</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/SUM</td>
</tr>
<tr>
<td>7.103</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>DDS_inst/w_acc_ans_cZ[2]/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[2]/F</td>
</tr>
<tr>
<td>9.007</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.707, 38.149%; route: 3.562, 50.196%; tC2Q: 0.827, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_14_0/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_14_0/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_15_0/CIN</td>
</tr>
<tr>
<td>6.518</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_15_0/COUT</td>
</tr>
<tr>
<td>6.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_16_0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_16_0/SUM</td>
</tr>
<tr>
<td>7.571</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>DDS_inst/w_acc_ans_cZ[16]/I0</td>
</tr>
<tr>
<td>8.197</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[16]/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI16</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.032, 42.764%; route: 3.231, 45.571%; tC2Q: 0.827, 11.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.796</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/SUM</td>
</tr>
<tr>
<td>7.286</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>DDS_inst/w_acc_ans_cZ[11]/I0</td>
</tr>
<tr>
<td>8.347</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[11]/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI11</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.182, 46.422%; route: 2.846, 41.513%; tC2Q: 0.827, 12.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.625</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/SUM</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>DDS_inst/w_acc_ans_cZ[8]/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[8]/F</td>
</tr>
<tr>
<td>8.741</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.772, 40.586%; route: 3.231, 47.306%; tC2Q: 0.827, 12.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>6.340</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/SUM</td>
</tr>
<tr>
<td>6.830</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>DDS_inst/w_acc_ans_cZ[3]/I0</td>
</tr>
<tr>
<td>7.929</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[3]/F</td>
</tr>
<tr>
<td>8.733</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.764, 40.516%; route: 3.231, 47.362%; tC2Q: 0.827, 12.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/SUM</td>
</tr>
<tr>
<td>7.258</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>DDS_inst/w_acc_ans_cZ[5]/I0</td>
</tr>
<tr>
<td>7.884</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[5]/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.405, 35.400%; route: 3.562, 52.427%; tC2Q: 0.827, 12.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>6.397</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/SUM</td>
</tr>
<tr>
<td>7.201</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>DDS_inst/w_acc_ans_cZ[4]/I0</td>
</tr>
<tr>
<td>7.827</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[4]/F</td>
</tr>
<tr>
<td>8.648</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.348, 34.853%; route: 3.562, 52.871%; tC2Q: 0.827, 12.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.568</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/SUM</td>
</tr>
<tr>
<td>7.372</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>DDS_inst/w_acc_ans_cZ[7]/I0</td>
</tr>
<tr>
<td>8.174</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[7]/F</td>
</tr>
<tr>
<td>8.593</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.695, 40.333%; route: 3.160, 47.290%; tC2Q: 0.827, 12.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB0</td>
</tr>
<tr>
<td>4.525</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_0_0/I0</td>
</tr>
<tr>
<td>5.570</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_0_0/COUT</td>
</tr>
<tr>
<td>5.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/CIN</td>
</tr>
<tr>
<td>6.133</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/SUM</td>
</tr>
<tr>
<td>6.623</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>DDS_inst/w_acc_ans_cZ[1]/I0</td>
</tr>
<tr>
<td>7.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[1]/F</td>
</tr>
<tr>
<td>8.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.707, 40.920%; route: 3.081, 46.578%; tC2Q: 0.827, 12.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/dram2/dp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[2]</td>
<td>DDS_inst/dram2/dp_inst_0/CLKB</td>
</tr>
<tr>
<td>2.738</td>
<td>0.827</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dp_inst_0/DOB1</td>
</tr>
<tr>
<td>4.675</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_1_0/I0</td>
</tr>
<tr>
<td>5.720</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>DDS_inst/un1_w_acc_ram_rddata_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.853</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/un1_w_acc_ram_rddata_cry_12_0/SUM</td>
</tr>
<tr>
<td>7.343</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][B]</td>
<td>DDS_inst/w_acc_ans_cZ[12]/I0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C3[3][B]</td>
<td style=" background: #97FFFF;">DDS_inst/w_acc_ans_cZ[12]/F</td>
</tr>
<tr>
<td>8.387</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/DI12</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.800</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>15.600</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>15.557</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.803, 43.286%; route: 2.846, 43.943%; tC2Q: 0.827, 12.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_Rx_inst/rxBuf_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART_Rx_inst/o_rxData[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>UART_Rx_inst/rxBuf_Z[6]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td style=" font-weight:bold;">UART_Rx_inst/rxBuf_Z[6]/Q</td>
</tr>
<tr>
<td>2.003</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/o_rxData[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>UART_Rx_inst/o_rxData[6]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART_Rx_inst/o_rxData[6]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>UART_Rx_inst/o_rxData[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_Rx_inst/rxBuf_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART_Rx_inst/rxBuf_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>UART_Rx_inst/rxBuf_Z[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/rxBuf_Z[3]/Q</td>
</tr>
<tr>
<td>2.006</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">UART_Rx_inst/rxBuf_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>UART_Rx_inst/rxBuf_Z[2]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART_Rx_inst/rxBuf_Z[2]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>UART_Rx_inst/rxBuf_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_Rx_inst/rxBuf_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART_Rx_inst/rxBuf_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>UART_Rx_inst/rxBuf_Z[4]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" font-weight:bold;">UART_Rx_inst/rxBuf_Z[4]/Q</td>
</tr>
<tr>
<td>2.006</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/rxBuf_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>UART_Rx_inst/rxBuf_Z[3]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART_Rx_inst/rxBuf_Z[3]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>UART_Rx_inst/rxBuf_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_Rx_inst/rxBuf_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART_Rx_inst/rxBuf_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>UART_Rx_inst/rxBuf_Z[6]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td style=" font-weight:bold;">UART_Rx_inst/rxBuf_Z[6]/Q</td>
</tr>
<tr>
<td>2.006</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/rxBuf_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>UART_Rx_inst/rxBuf_Z[5]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART_Rx_inst/rxBuf_Z[5]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>UART_Rx_inst/rxBuf_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIDI_Decoder_inst/r_state_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIDI_Decoder_inst/r_state_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>MIDI_Decoder_inst/r_state_Z[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_state_Z[0]/Q</td>
</tr>
<tr>
<td>2.008</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_state_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>MIDI_Decoder_inst/r_state_Z[1]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIDI_Decoder_inst/r_state_Z[1]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>MIDI_Decoder_inst/r_state_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/r_dds_ram_addr_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/dram2/dpx9_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>DDS_inst/r_dds_ram_addr_Z[4]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">DDS_inst/r_dds_ram_addr_Z[4]/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dpx9_inst_1/ADB7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>DDS_inst/dram2/dpx9_inst_1/CLKB</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/dram2/dpx9_inst_1</td>
</tr>
<tr>
<td>1.596</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>DDS_inst/dram2/dpx9_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.288%; tC2Q: 0.333, 39.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/o_sound[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/o_sound[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>DDS_inst/o_sound[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">DDS_inst/o_sound[0]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>DDS_inst/o_sound_ldmx_cZ[0]/I3</td>
</tr>
<tr>
<td>2.143</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">DDS_inst/o_sound_ldmx_cZ[0]/F</td>
</tr>
<tr>
<td>2.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">DDS_inst/o_sound[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>DDS_inst/o_sound[0]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/o_sound[0]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>DDS_inst/o_sound[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/o_sound[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/o_sound[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>DDS_inst/o_sound[4]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">DDS_inst/o_sound[4]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>DDS_inst/o_sound_ldmx_cZ[4]/I3</td>
</tr>
<tr>
<td>2.143</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/o_sound_ldmx_cZ[4]/F</td>
</tr>
<tr>
<td>2.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">DDS_inst/o_sound[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>DDS_inst/o_sound[4]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/o_sound[4]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>DDS_inst/o_sound[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/o_sound[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/o_sound[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>DDS_inst/o_sound[5]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">DDS_inst/o_sound[5]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>DDS_inst/o_sound_ldmx_cZ[5]/I3</td>
</tr>
<tr>
<td>2.143</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/o_sound_ldmx_cZ[5]/F</td>
</tr>
<tr>
<td>2.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">DDS_inst/o_sound[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>DDS_inst/o_sound[5]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/o_sound[5]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>DDS_inst/o_sound[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_Rx_inst/bitCounter_reg_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART_Rx_inst/bitCounter_reg_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[7]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/bitCounter_reg_Z[7]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>r_m1_cZ/I0</td>
</tr>
<tr>
<td>2.143</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">r_m1_cZ/F</td>
</tr>
<tr>
<td>2.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/bitCounter_reg_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[7]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART_Rx_inst/bitCounter_reg_Z[7]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_Rx_inst/bitCounter_reg_fast_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART_Rx_inst/bitCounter_reg_fast_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>UART_Rx_inst/bitCounter_reg_fast_Z[1]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/bitCounter_reg_fast_Z[1]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>UART_Rx_inst/un1_bitCounter_reg_12_axbxc1_fast/I1</td>
</tr>
<tr>
<td>2.143</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">UART_Rx_inst/un1_bitCounter_reg_12_axbxc1_fast/F</td>
</tr>
<tr>
<td>2.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/bitCounter_reg_fast_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>UART_Rx_inst/bitCounter_reg_fast_Z[1]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART_Rx_inst/bitCounter_reg_fast_Z[1]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>UART_Rx_inst/bitCounter_reg_fast_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIDI_Decoder_inst/r_midi_ch_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIDI_Decoder_inst/r_midi_ch_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>MIDI_Decoder_inst/r_midi_ch_Z[1]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_midi_ch_Z[1]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>MIDI_Decoder_inst/r_midi_che[1]/I0</td>
</tr>
<tr>
<td>2.143</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">MIDI_Decoder_inst/r_midi_che[1]/F</td>
</tr>
<tr>
<td>2.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_midi_ch_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>MIDI_Decoder_inst/r_midi_ch_Z[1]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIDI_Decoder_inst/r_midi_ch_Z[1]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>MIDI_Decoder_inst/r_midi_ch_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_Controller_inst/r_hPeriodCnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_Controller_inst/r_hPeriodCnt[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>LCD_Controller_inst/r_hPeriodCnt[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">LCD_Controller_inst/r_hPeriodCnt[0]/Q</td>
</tr>
<tr>
<td>1.772</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>LCD_Controller_inst/r_hPeriodCnt_3_cZ[0]/I1</td>
</tr>
<tr>
<td>2.144</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">LCD_Controller_inst/r_hPeriodCnt_3_cZ[0]/F</td>
</tr>
<tr>
<td>2.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">LCD_Controller_inst/r_hPeriodCnt[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>LCD_Controller_inst/r_hPeriodCnt[0]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>LCD_Controller_inst/r_hPeriodCnt[0]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>LCD_Controller_inst/r_hPeriodCnt[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIDI_Decoder_inst/r_state_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIDI_Decoder_inst/r_state_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>MIDI_Decoder_inst/r_state_Z[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_state_Z[0]/Q</td>
</tr>
<tr>
<td>1.772</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>MIDI_Decoder_inst/m13_e/I1</td>
</tr>
<tr>
<td>2.144</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">MIDI_Decoder_inst/m13_e/F</td>
</tr>
<tr>
<td>2.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_state_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>MIDI_Decoder_inst/r_state_Z[0]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIDI_Decoder_inst/r_state_Z[0]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>MIDI_Decoder_inst/r_state_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIDI_Decoder_inst/r_tien</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIDI_Decoder_inst/r_tien</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>MIDI_Decoder_inst/r_tien/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_tien/Q</td>
</tr>
<tr>
<td>1.772</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>MIDI_Decoder_inst/m20/I2</td>
</tr>
<tr>
<td>2.144</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">MIDI_Decoder_inst/m20/F</td>
</tr>
<tr>
<td>2.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_tien/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>MIDI_Decoder_inst/r_tien/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIDI_Decoder_inst/r_tien</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>MIDI_Decoder_inst/r_tien</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_Rx_inst/bitCounter_reg_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART_Rx_inst/bitCounter_reg_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[5]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/bitCounter_reg_Z[5]/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>UART_Rx_inst/un1_bitCounter_reg_12_axbxc5_cZ/I1</td>
</tr>
<tr>
<td>2.146</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">UART_Rx_inst/un1_bitCounter_reg_12_axbxc5_cZ/F</td>
</tr>
<tr>
<td>2.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/bitCounter_reg_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[5]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART_Rx_inst/bitCounter_reg_Z[5]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_Rx_inst/bitCounter_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART_Rx_inst/bitCounter_reg_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/bitCounter_reg_Z[0]/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>MIDI_Decoder_inst/i16_mux_i/I2</td>
</tr>
<tr>
<td>2.147</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">MIDI_Decoder_inst/i16_mux_i/F</td>
</tr>
<tr>
<td>2.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/bitCounter_reg_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART_Rx_inst/bitCounter_reg_Z[0]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_Rx_inst/bitCounter_reg_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART_Rx_inst/bitCounter_reg_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[6]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/bitCounter_reg_Z[6]/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>UART_Rx_inst/bitCounter_reg_8_cZ[6]/I1</td>
</tr>
<tr>
<td>2.147</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">UART_Rx_inst/bitCounter_reg_8_cZ[6]/F</td>
</tr>
<tr>
<td>2.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">UART_Rx_inst/bitCounter_reg_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[6]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART_Rx_inst/bitCounter_reg_Z[6]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>UART_Rx_inst/bitCounter_reg_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/r_dpram_tien_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/r_dpram_tien_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>DDS_inst/r_dpram_tien_Z/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">DDS_inst/r_dpram_tien_Z/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>DDS_inst/r_dpram_tien_i_cZ/I0</td>
</tr>
<tr>
<td>2.148</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">DDS_inst/r_dpram_tien_i_cZ/F</td>
</tr>
<tr>
<td>2.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">DDS_inst/r_dpram_tien_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>DDS_inst/r_dpram_tien_Z/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/r_dpram_tien_Z</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>DDS_inst/r_dpram_tien_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/r_dds_ram_addr_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>DDS_inst/r_dds_ram_addr_Z[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">DDS_inst/r_dds_ram_addr_Z[3]/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/AD8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 61.655%; tC2Q: 0.333, 38.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/r_dds_ram_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>DDS_inst/r_dds_ram_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C4[2][A]</td>
<td style=" font-weight:bold;">DDS_inst/r_dds_ram_addr_Z[2]/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">DDS_inst/spram1/sp_inst_0/AD7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>DDS_inst/spram1/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 61.820%; tC2Q: 0.333, 38.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDS_inst/r_dds_ram_addr_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDS_inst/dram2/dpx9_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>w_Clk72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>DDS_inst/r_dds_ram_addr_Z[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">DDS_inst/r_dds_ram_addr_Z[3]/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">DDS_inst/dram2/dpx9_inst_1/ADB6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>DDS_inst/dram2/dpx9_inst_1/CLKB</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDS_inst/dram2/dpx9_inst_1</td>
</tr>
<tr>
<td>1.596</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>DDS_inst/dram2/dpx9_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.259%; tC2Q: 0.333, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIDI_Decoder_inst/r_midi_note_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>MIDI_Decoder_inst/r_midi_note_Z[5]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_midi_note_Z[5]/Q</td>
</tr>
<tr>
<td>2.270</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/midi_note_ram/dp_inst_0/DIA13</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0</td>
</tr>
<tr>
<td>1.522</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIDI_Decoder_inst/r_midi_note_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>MIDI_Decoder_inst/r_midi_note_Z[4]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_midi_note_Z[4]/Q</td>
</tr>
<tr>
<td>2.270</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/midi_note_ram/dp_inst_0/DIA12</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0</td>
</tr>
<tr>
<td>1.522</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>MIDI_Decoder_inst/r_midi_note_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>MIDI_Decoder_inst/r_midi_note_Z[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/r_midi_note_Z[0]/Q</td>
</tr>
<tr>
<td>2.270</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">MIDI_Decoder_inst/midi_note_ram/dp_inst_0/DIA8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0</td>
</tr>
<tr>
<td>1.522</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>MIDI_Decoder_inst/midi_note_ram/dp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>w_Clk72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDS_inst/r_dds_ram_addr_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>DDS_inst/r_dds_ram_addr_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.325</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>DDS_inst/r_dds_ram_addr_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>w_Clk72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDS_inst/r_dds_ram_addr_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>DDS_inst/r_dds_ram_addr_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.325</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>DDS_inst/r_dds_ram_addr_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>w_Clk72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDS_inst/r_acc_sum_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>DDS_inst/r_acc_sum_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.325</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>DDS_inst/r_acc_sum_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>w_Clk72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDS_inst/o_sound[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>DDS_inst/o_sound[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.325</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>DDS_inst/o_sound[4]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>w_Clk72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDS_inst/o_sound[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>DDS_inst/o_sound[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.325</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>DDS_inst/o_sound[5]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>w_Clk72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DeltaSigma_DAC_inst/sigma_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>DeltaSigma_DAC_inst/sigma_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.325</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>DeltaSigma_DAC_inst/sigma_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>w_Clk72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DeltaSigma_DAC_inst/sigma_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>DeltaSigma_DAC_inst/sigma_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.325</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>DeltaSigma_DAC_inst/sigma_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>w_Clk72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDS_inst/r_dds_ram_addr_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>DDS_inst/r_dds_ram_addr_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.325</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>DDS_inst/r_dds_ram_addr_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>w_Clk72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDS_inst/r_dpram_tien_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>DDS_inst/r_dpram_tien_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.325</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>DDS_inst/r_dpram_tien_Z/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>w_Clk72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DeltaSigma_DAC_inst/sigma_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>DeltaSigma_DAC_inst/sigma_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>w_Clk72m(shadow)</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_isnt/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.325</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>DeltaSigma_DAC_inst/sigma_Z[3]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>102</td>
<td>lcd_clk_c</td>
<td>98.877</td>
<td>1.968</td>
</tr>
<tr>
<td>77</td>
<td>w_NoteData[14]</td>
<td>99.822</td>
<td>4.653</td>
</tr>
<tr>
<td>76</td>
<td>w_NoteData[8]</td>
<td>99.329</td>
<td>4.815</td>
</tr>
<tr>
<td>76</td>
<td>w_NoteData[13]</td>
<td>99.583</td>
<td>4.308</td>
</tr>
<tr>
<td>74</td>
<td>w_NoteData[9]</td>
<td>98.877</td>
<td>4.954</td>
</tr>
<tr>
<td>65</td>
<td>w_NoteData[12]</td>
<td>101.732</td>
<td>4.083</td>
</tr>
<tr>
<td>44</td>
<td>w_NoteData[10]</td>
<td>103.718</td>
<td>3.261</td>
</tr>
<tr>
<td>30</td>
<td>UART_Rx_inst.serial_clk_NE</td>
<td>102.826</td>
<td>1.374</td>
</tr>
<tr>
<td>29</td>
<td>w_Clk72m</td>
<td>4.674</td>
<td>1.958</td>
</tr>
<tr>
<td>26</td>
<td>w_dram2_rddata[24]</td>
<td>9.296</td>
<td>1.317</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R6C2</td>
<td>0.514</td>
</tr>
<tr>
<td>R6C3</td>
<td>0.514</td>
</tr>
<tr>
<td>R7C10</td>
<td>0.431</td>
</tr>
<tr>
<td>R8C10</td>
<td>0.417</td>
</tr>
<tr>
<td>R8C15</td>
<td>0.417</td>
</tr>
<tr>
<td>R7C3</td>
<td>0.403</td>
</tr>
<tr>
<td>R8C8</td>
<td>0.389</td>
</tr>
<tr>
<td>R8C4</td>
<td>0.361</td>
</tr>
<tr>
<td>R8C9</td>
<td>0.347</td>
</tr>
<tr>
<td>R6C4</td>
<td>0.347</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mco -period 41.667 -waveform {0.000 20.834} [get_ports {mco}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Invalid</td>
<td>create_generated_clock -name w_Clk9m -source [get_ports {mco}] -master_clock mco -divide_by 8 -multiply_by 3 [get_nets {w_Clk9m}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name w_Clk72m -source [get_ports {mco}] -master_clock mco -divide_by 2 -multiply_by 6 [get_nets {w_Clk72m}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Invalid</td>
<td>set_output_delay -add_delay -max -clock [get_clocks {w_Clk9m}]  3.000 [get_ports {lcd_clk}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Invalid</td>
<td>set_output_delay -add_delay -min -clock [get_clocks {w_Clk9m}]  0.000 [get_ports {lcd_clk}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Invalid</td>
<td>set_output_delay -add_delay -max -clock [get_clocks {w_Clk9m}]  3.000 [get_ports {lcd_hsync}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Invalid</td>
<td>set_output_delay -add_delay -min -clock [get_clocks {w_Clk9m}]  0.000 [get_ports {lcd_hsync}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Invalid</td>
<td>set_output_delay -add_delay -max -clock [get_clocks {w_Clk9m}]  3.000 [get_ports {lcd_vsync}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Invalid</td>
<td>set_output_delay -add_delay -min -clock [get_clocks {w_Clk9m}]  0.000 [get_ports {lcd_vsync}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Invalid</td>
<td>set_output_delay -add_delay -max -clock [get_clocks {w_Clk9m}]  3.000 [get_ports {lcd_de}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Invalid</td>
<td>set_output_delay -add_delay -min -clock [get_clocks {w_Clk9m}]  0.000 [get_ports {lcd_de}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Invalid</td>
<td>set_output_delay -add_delay -max -clock [get_clocks {w_Clk9m}]  3.000 [get_ports {lcd_data[*]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Invalid</td>
<td>set_output_delay -add_delay -min -clock [get_clocks {w_Clk9m}]  0.000 [get_ports {lcd_data[*]}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_ports {res_n}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_ports {btn_b}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Invalid</td>
<td>set_clock_groups -asynchronous -group {w_Clk9m}</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group {w_Clk72m}</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
