
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017766                       # Number of seconds simulated
sim_ticks                                 17765657000                       # Number of ticks simulated
final_tick                                17765657000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169662                       # Simulator instruction rate (inst/s)
host_op_rate                                   174454                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34595528                       # Simulator tick rate (ticks/s)
host_mem_usage                                 701180                       # Number of bytes of host memory used
host_seconds                                   513.52                       # Real time elapsed on the host
sim_insts                                    87125660                       # Number of instructions simulated
sim_ops                                      89586666                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22400                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             4672                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           162752                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             3008                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           255104                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             7296                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           329472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             4416                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           246912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1053888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22400                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         4672                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         3008                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         4416                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           41792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        19520                       # Number of bytes written to this memory
system.physmem.bytes_written::total             19520                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               350                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               279                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                73                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              2543                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                47                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              3986                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst               114                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              5148                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                69                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              3858                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16467                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             305                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  305                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1260860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1005085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              262979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             9161046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              169315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            14359390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              410680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            18545444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst              248569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            13898276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                59321645                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1260860                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         262979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         169315                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         410680                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst         248569                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2352404                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1098749                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1098749                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1098749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1260860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1005085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             262979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            9161046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             169315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           14359390                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             410680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           18545444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst             248569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           13898276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60420394                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                8871686                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          8870782                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              582                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             8870031                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8869641                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.995603                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    286                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               26313                       # Number of system calls
system.cpu0.numCycles                        17765658                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8301                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      44359386                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    8871686                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           8869927                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     17748390                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1289                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          148                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1996                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  250                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          17757483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.498313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.504320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12629      0.07%      0.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     658      0.00%      0.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8869489     49.95%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8874707     49.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            17757483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499373                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.496918                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7770                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5394                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 17743218                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  652                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   449                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 373                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  202                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              44361213                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  480                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   449                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8349                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    598                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2067                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 17743179                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2841                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              44360510                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    17                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2671                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           44362012                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            204062945                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        44365755                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             44356103                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5909                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            51                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1231                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            17739524                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8872351                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8868473                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8868444                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  44359148                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 44357514                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              169                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        10215                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     17757483                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.497962                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.710229                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              12999      0.07%      0.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2220017     12.50%     12.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4435904     24.98%     37.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           11088563     62.44%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       17757483                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17746132     40.01%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            17739219     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8872154     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              44357514                       # Type of FU issued
system.cpu0.iq.rate                          2.496812                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         106472648                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         44363375                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     44356786                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              44357498                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         8868533                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1074                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          391                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   449                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    460                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  137                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           44359241                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              248                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             17739524                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8872351                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                48                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    12                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            46                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           114                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          301                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 415                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             44357099                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             17739102                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              415                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                    26611182                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 8870479                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             855                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches        8869309                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          314                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          541                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches      8869069                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          240                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                   8872080                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.496789                       # Inst execution rate
system.cpu0.iew.wb_sent                      44356882                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     44356802                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 26611775                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 26621720                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.496772                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999626                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4141                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              387                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     17756720                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.497933                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.582011                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        13868      0.08%      0.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8870966     49.96%     50.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1166      0.01%     50.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2218952     12.50%     62.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4434336     24.97%     87.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2217214     12.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           74      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           65      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           79      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     17756720                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            44351712                       # Number of instructions committed
system.cpu0.commit.committedOps              44355099                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      26610410                       # Number of memory references committed
system.cpu0.commit.loads                     17738450                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                   8870157                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 35485336                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 156                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17744680     40.01%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       17738450     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8871960     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         44355099                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   79                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    62115672                       # The number of ROB reads
system.cpu0.rob.rob_writes                   88719247                       # The number of ROB writes
system.cpu0.timesIdled                            248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   44351712                       # Number of Instructions Simulated
system.cpu0.committedOps                     44355099                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400563                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400563                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.496486                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.496486                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                44359700                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17745078                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      656                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                186287691                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                26612789                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               27111023                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               35                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          147.411754                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17739571                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              201                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         88256.572139                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   147.411754                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.287914                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.287914                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          166                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.324219                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         35485017                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        35485017                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8870191                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8870191                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8869500                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8869500                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     17739691                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17739691                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     17739691                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17739691                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          218                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          218                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2388                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2388                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2606                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2606                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2606                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2606                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9873990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9873990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    119908000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    119908000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    129781990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    129781990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    129781990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    129781990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      8870409                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8870409                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8871888                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8871888                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     17742297                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17742297                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     17742297                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17742297                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000025                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000269                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000269                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000147                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000147                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 45293.532110                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45293.532110                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50212.730318                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50212.730318                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49801.224098                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49801.224098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49801.224098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49801.224098                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.dcache.writebacks::total               15                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           79                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2200                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2200                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2279                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2279                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2279                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2279                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          188                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          327                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          327                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6134506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6134506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10249500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10249500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16384006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16384006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16384006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16384006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000018                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000018                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 44133.136691                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44133.136691                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54518.617021                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54518.617021                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 50103.993884                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50103.993884                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 50103.993884                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50103.993884                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               64                       # number of replacements
system.cpu0.icache.tags.tagsinuse          290.817438                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              386                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.012953                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   290.817438                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.568003                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.568003                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          322                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4378                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4378                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1549                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1549                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1549                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1549                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1549                       # number of overall hits
system.cpu0.icache.overall_hits::total           1549                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          447                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          447                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           447                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          447                       # number of overall misses
system.cpu0.icache.overall_misses::total          447                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23163498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23163498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23163498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23163498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23163498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23163498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1996                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1996                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1996                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1996                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.223948                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.223948                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.223948                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.223948                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.223948                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.223948                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51819.906040                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51819.906040                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51819.906040                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51819.906040                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51819.906040                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51819.906040                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           61                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           61                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          386                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          386                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          386                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          386                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19946502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19946502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19946502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19946502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19946502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19946502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.193387                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.193387                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.193387                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.193387                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.193387                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.193387                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51674.875648                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51674.875648                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51674.875648                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51674.875648                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51674.875648                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51674.875648                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3341273                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2954679                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            99890                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2817463                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2755628                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.805295                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 156712                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             40902                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        17740124                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           5455273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      16169874                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3341273                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2912340                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     12175657                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 207881                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2189                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          858                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  5382193                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                24907                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          17737918                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.945566                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.254243                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                10769051     60.71%     60.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  857325      4.83%     65.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 2419571     13.64%     79.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3691971     20.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            17737918                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.188346                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.911486                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 4795428                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              6899958                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  5379792                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               557151                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                103400                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              124712                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  564                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              15299627                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  993                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                103400                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 5007493                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 147626                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       6423602                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5726531                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               327077                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              15023043                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   20                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  5835                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   214                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           16622598                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             71385128                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        17386654                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             15161285                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 1461313                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            340824                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        341957                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   779126                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4789552                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2542296                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1966347                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           24687                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  14319822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             376848                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 14306644                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            18003                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         873059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      2197365                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         19379                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     17737918                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.806557                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.924823                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            9062185     51.09%     51.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            3615750     20.38%     71.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4489055     25.31%     96.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             570928      3.22%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       17737918                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              7044872     49.24%     49.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4709      0.03%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     49.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4747139     33.18%     82.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2509924     17.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              14306644                       # Type of FU issued
system.cpu1.iq.rate                          0.806457                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          46369209                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         15569978                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     14155677                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              14306644                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1921843                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       178796                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        53623                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        14253                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                103400                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 111844                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               129617                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           14696698                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            56701                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4789552                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2542296                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            339579                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  4126                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           249                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         75447                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        30063                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              105510                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             14231900                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4724461                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            74744                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           28                       # number of nop insts executed
system.cpu1.iew.exec_refs                     7223815                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2859746                       # Number of branches executed
system.cpu1.iew.exec_forward_branches          292681                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        2416828                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       138163                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches       154518                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      2311161                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       105667                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   2499354                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.802244                       # Inst execution rate
system.cpu1.iew.wb_sent                      14181429                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     14155677                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  7902007                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  9076499                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.797947                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.870601                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         873086                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         357469                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            99350                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     17571497                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.786707                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.125085                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      9148645     52.07%     52.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5898990     33.57%     85.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       257867      1.47%     87.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2039984     11.61%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        67469      0.38%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        38801      0.22%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        53628      0.31%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        25618      0.15%     99.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        40495      0.23%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     17571497                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            13479988                       # Number of instructions committed
system.cpu1.commit.committedOps              13823611                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       7099429                       # Number of memory references committed
system.cpu1.commit.loads                      4610756                       # Number of loads committed
system.cpu1.commit.membars                      32617                       # Number of memory barriers committed
system.cpu1.commit.branches                   2801204                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 11186661                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               70261                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         6719477     48.61%     48.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           4705      0.03%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4610756     33.35%     82.00% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2488673     18.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         13823611                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                40495                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    32177389                       # The number of ROB reads
system.cpu1.rob.rob_writes                   29558129                       # The number of ROB writes
system.cpu1.timesIdled                            156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   13479988                       # Number of Instructions Simulated
system.cpu1.committedOps                     13823611                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.316034                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.316034                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.759859                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.759859                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                16353320                       # number of integer regfile reads
system.cpu1.int_regfile_writes                6318680                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 57649252                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 9175412                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                7905540                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                715084                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             5946                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          401.479322                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4576371                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6355                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           720.121322                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   401.479322                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.784139                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.784139                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          298                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         10005808                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        10005808                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2385166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2385166                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2131643                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2131643                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       302022                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       302022                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         8668                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8668                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4516809                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4516809                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4516809                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4516809                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        54137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        54137                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        35548                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        35548                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        31330                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        31330                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        20938                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        20938                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        89685                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         89685                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        89685                       # number of overall misses
system.cpu1.dcache.overall_misses::total        89685                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1395843376                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1395843376                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1196611127                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1196611127                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    733937982                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    733937982                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    346678440                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    346678440                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     50808015                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     50808015                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2592454503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2592454503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2592454503                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2592454503                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2439303                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2439303                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2167191                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2167191                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       333352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       333352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        29606                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        29606                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4606494                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4606494                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4606494                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4606494                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022194                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022194                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.016403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.016403                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.093985                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.093985                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.707222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.707222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.019469                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019469                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.019469                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019469                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 25783.537618                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25783.537618                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33661.841088                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33661.841088                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 23426.044749                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23426.044749                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16557.380839                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16557.380839                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 28906.221810                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28906.221810                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 28906.221810                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28906.221810                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          203                       # number of writebacks
system.cpu1.dcache.writebacks::total              203                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        18960                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18960                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        15496                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        15496                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         4409                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         4409                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        34456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        34456                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34456                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        35177                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35177                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        20052                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        20052                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        26921                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        26921                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        20938                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        20938                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        55229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        55229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        55229                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        55229                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    587744092                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    587744092                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    646678311                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    646678311                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    460248770                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    460248770                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    299708560                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    299708560                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     37135485                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     37135485                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1234422403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1234422403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1234422403                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1234422403                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.014421                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014421                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.009253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.080758                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.080758                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.707222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.707222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011989                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011989                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011989                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011989                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 16708.192626                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16708.192626                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32250.065380                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32250.065380                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 17096.273170                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17096.273170                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 14314.096857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14314.096857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22350.982328                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22350.982328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22350.982328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22350.982328                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              486                       # number of replacements
system.cpu1.icache.tags.tagsinuse          356.879854                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5381270                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              847                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6353.329398                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   356.879854                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.697031                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.697031                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10765233                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10765233                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      5381270                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5381270                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      5381270                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5381270                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      5381270                       # number of overall hits
system.cpu1.icache.overall_hits::total        5381270                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          923                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          923                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          923                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           923                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          923                       # number of overall misses
system.cpu1.icache.overall_misses::total          923                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     18722434                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     18722434                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     18722434                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     18722434                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     18722434                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     18722434                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      5382193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5382193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      5382193                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5382193                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      5382193                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5382193                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000171                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000171                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000171                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000171                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 20284.327194                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20284.327194                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 20284.327194                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20284.327194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 20284.327194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20284.327194                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           76                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           76                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           76                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          847                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          847                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          847                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     15030058                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     15030058                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     15030058                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     15030058                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     15030058                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     15030058                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000157                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000157                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000157                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000157                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000157                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000157                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 17745.050767                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17745.050767                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 17745.050767                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17745.050767                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 17745.050767                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17745.050767                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                3114912                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2421654                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           181873                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2177510                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                2058436                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.531644                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 279828                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             74302                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        17739940                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           3950848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      14855072                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    3114912                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2338264                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     13595220                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 378369                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2172                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          833                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  3823937                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                42869                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          17738258                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.900053                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.256999                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                11103330     62.60%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1189849      6.71%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1559720      8.79%     78.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3885359     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            17738258                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.175588                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.837380                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 3014374                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              9536384                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  4294151                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               702731                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                188446                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              223545                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  765                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              13258230                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1305                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                188446                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 3340212                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 275820                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       8846089                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  4672497                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               413022                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              12747521                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                 16615                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   214                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           15304364                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             59587206                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        14165733                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             12550433                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 2753931                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            430297                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        432393                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  1053901                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3004178                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1645384                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           802980                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           53247                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  11652428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             496067                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 11366880                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            28207                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        1630221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      4398701                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         36467                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     17738258                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.640812                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.939158                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           11062047     62.36%     62.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            3076169     17.34%     79.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2509415     14.15%     93.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1090627      6.15%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       17738258                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              6851440     60.28%     60.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                8615      0.08%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2919100     25.68%     86.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1587725     13.97%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              11366880                       # Type of FU issued
system.cpu2.iq.rate                          0.640751                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          40500225                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         13778954                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     11095746                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              11366880                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          725486                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       327550                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        93244                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        25986                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                188446                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 211808                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               171843                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           12148521                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           102333                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3004178                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1645384                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            428075                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  7671                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           238                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        139246                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        52728                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              191974                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             11233428                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2873897                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           133452                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           26                       # number of nop insts executed
system.cpu2.iew.exec_refs                     4445147                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2240661                       # Number of branches executed
system.cpu2.iew.exec_forward_branches          528121                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        1442751                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches       234513                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches       293608                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1253528                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       189223                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   1571250                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.633228                       # Inst execution rate
system.cpu2.iew.wb_sent                      11144276                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     11095746                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  5879330                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  8290649                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.625467                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.709152                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        1630360                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         459600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           181135                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     17430966                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.603425                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.159720                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     11309216     64.88%     64.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      4277910     24.54%     89.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       477324      2.74%     92.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       934080      5.36%     97.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       134147      0.77%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        56878      0.33%     98.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       105053      0.60%     99.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        58684      0.34%     99.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        77674      0.45%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     17430966                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9883627                       # Number of instructions committed
system.cpu2.commit.committedOps              10518274                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       4228768                       # Number of memory references committed
system.cpu2.commit.loads                      2676628                       # Number of loads committed
system.cpu2.commit.membars                      59221                       # Number of memory barriers committed
system.cpu2.commit.branches                   2139466                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  8672490                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              125481                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         6280896     59.71%     59.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           8610      0.08%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2676628     25.45%     85.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1552140     14.76%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         10518274                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                77674                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    29409028                       # The number of ROB reads
system.cpu2.rob.rob_writes                   24603051                       # The number of ROB writes
system.cpu2.timesIdled                            142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25717                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    9883627                       # Number of Instructions Simulated
system.cpu2.committedOps                     10518274                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.794882                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.794882                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.557140                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.557140                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                12162039                       # number of integer regfile reads
system.cpu2.int_regfile_writes                5669723                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 43170125                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 7460190                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                5281831                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                887998                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            11507                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          423.427326                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2609892                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            11936                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           218.657172                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   423.427326                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.827006                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.827006                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6709168                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6709168                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1581138                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1581138                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1090614                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1090614                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       373855                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       373855                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        14252                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14252                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2671752                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2671752                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2671752                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2671752                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        95984                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95984                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        67797                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        67797                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        42653                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        42653                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        35490                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        35490                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       163781                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        163781                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       163781                       # number of overall misses
system.cpu2.dcache.overall_misses::total       163781                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   2342435593                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2342435593                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   2301833322                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2301833322                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1139173571                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1139173571                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    664581415                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    664581415                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     57202546                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     57202546                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   4644268915                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4644268915                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   4644268915                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4644268915                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1677122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1677122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1158411                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1158411                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       416508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       416508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        49742                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        49742                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2835533                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2835533                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2835533                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2835533                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.057231                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057231                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.058526                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.058526                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.102406                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.102406                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.713482                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.713482                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.057760                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.057760                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.057760                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.057760                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 24404.438167                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24404.438167                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 33951.846276                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33951.846276                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 26707.935456                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26707.935456                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 18725.878135                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 18725.878135                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 28356.579304                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28356.579304                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 28356.579304                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28356.579304                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          550                       # number of writebacks
system.cpu2.dcache.writebacks::total              550                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        30408                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        30408                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        29604                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        29604                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         7652                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         7652                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        60012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        60012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        60012                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        60012                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        65576                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65576                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        38193                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        38193                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        35001                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        35001                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        35490                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        35490                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       103769                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       103769                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       103769                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       103769                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1037633756                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1037633756                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   1242276065                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1242276065                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    691669629                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    691669629                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    576089585                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    576089585                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     43449454                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     43449454                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   2279909821                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2279909821                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   2279909821                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2279909821                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.039100                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039100                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.032970                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.032970                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.084034                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.084034                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.713482                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.713482                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.036596                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.036596                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.036596                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.036596                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 15823.376784                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15823.376784                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 32526.276150                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 32526.276150                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 19761.424788                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19761.424788                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 16232.448154                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 16232.448154                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 21971.010812                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21971.010812                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 21971.010812                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21971.010812                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              461                       # number of replacements
system.cpu2.icache.tags.tagsinuse          358.694845                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3823027                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              824                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4639.595874                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   358.694845                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.700576                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.700576                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7648698                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7648698                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      3823027                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3823027                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      3823027                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3823027                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      3823027                       # number of overall hits
system.cpu2.icache.overall_hits::total        3823027                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          910                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          910                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          910                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           910                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          910                       # number of overall misses
system.cpu2.icache.overall_misses::total          910                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     17839393                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     17839393                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     17839393                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     17839393                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     17839393                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     17839393                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      3823937                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3823937                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      3823937                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3823937                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      3823937                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3823937                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000238                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000238                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 19603.728571                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19603.728571                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 19603.728571                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19603.728571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 19603.728571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19603.728571                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           86                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          824                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          824                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          824                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          824                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          824                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     14276088                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14276088                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     14276088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14276088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     14276088                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14276088                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 17325.349515                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17325.349515                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 17325.349515                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17325.349515                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 17325.349515                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17325.349515                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                3414255                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2559160                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           214280                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             2206256                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                2046094                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.740552                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 349258                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             97052                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        17739752                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           3751368                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      16429427                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    3414255                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           2395352                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     13761206                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 441879                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2191                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          436                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  3609160                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                50016                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          17736141                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.007099                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.305022                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                10483922     59.11%     59.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1199005      6.76%     65.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 1496590      8.44%     74.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4556624     25.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            17736141                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.192464                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.926136                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 2768671                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              9280999                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  4755564                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               708775                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                219941                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              272636                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1017                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              14704013                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1694                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                219941                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 3134800                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 387818                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       8478015                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  5094181                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               419195                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              14088791                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                 30817                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                   202                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           17357933                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             65286773                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        15465267                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             13731388                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 3626545                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            414777                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        416837                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  1080367                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             2905529                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1521251                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           580822                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           54058                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  12853723                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             495804                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 12167610                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            35083                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        2134873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      6513209                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         33251                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     17736141                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.686035                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.997179                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           10922915     61.59%     61.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            3012459     16.98%     78.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2247150     12.67%     91.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1553617      8.76%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       17736141                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              7922023     65.11%     65.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               11917      0.10%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2774140     22.80%     88.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1459530     12.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              12167610                       # Type of FU issued
system.cpu3.iq.rate                          0.685895                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          42106444                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         15484595                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     11849230                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              12167610                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          468584                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       411027                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        93071                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        31696                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                219941                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 301899                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               180078                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           13349551                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           106886                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              2905529                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1521251                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            408920                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 10697                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           195                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        174751                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        48523                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              223274                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             12017036                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2716505                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           150574                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           24                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4161428                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2351074                       # Number of branches executed
system.cpu3.iew.exec_forward_branches          704556                       # Number of forward branches executed
system.cpu3.iew.exec_backward_branches        1293194                       # Number of backward branches executed
system.cpu3.iew.exec_taken_forward_branches       292503                       # Number of forward branches executed that is taken
system.cpu3.iew.exec_nottaken_forward_branches       412053                       # Number of forward branches executed that is not taken
system.cpu3.iew.exec_taken_backward_branches      1042231                       # Number of backward branches executed that is taken
system.cpu3.iew.exec_nottaken_backward_branches       250963                       # Number of backward branches executed that is not taken
system.cpu3.iew.exec_stores                   1444923                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.677407                       # Inst execution rate
system.cpu3.iew.wb_sent                      11918033                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     11849230                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  6376936                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  9950128                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.667948                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.640890                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        2134956                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         462553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           213282                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     17350575                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.646356                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.270817                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     11233050     64.74%     64.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4094587     23.60%     88.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       645710      3.72%     92.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       765193      4.41%     96.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       185311      1.07%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        78637      0.45%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       143822      0.83%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        98413      0.57%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       105852      0.61%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     17350575                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            10342391                       # Number of instructions committed
system.cpu3.commit.committedOps              11214654                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3922682                       # Number of memory references committed
system.cpu3.commit.loads                      2494502                       # Number of loads committed
system.cpu3.commit.membars                      78920                       # Number of memory barriers committed
system.cpu3.commit.branches                   2247569                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  9359448                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              168141                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         7280064     64.92%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          11908      0.11%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.02% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2494502     22.24%     87.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1428180     12.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         11214654                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               105852                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    30509755                       # The number of ROB reads
system.cpu3.rob.rob_writes                   27083119                       # The number of ROB writes
system.cpu3.timesIdled                            204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       25905                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   10342391                       # Number of Instructions Simulated
system.cpu3.committedOps                     11214654                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.715247                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.715247                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.583007                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.583007                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                12690350                       # number of integer regfile reads
system.cpu3.int_regfile_writes                6432455                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 44909005                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 7905275                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                5183312                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                846872                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            13171                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          456.877530                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2836352                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13632                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           208.065728                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   456.877530                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.892339                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.892339                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          6662522                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         6662522                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1676977                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1676977                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       985958                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        985958                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       359479                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       359479                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        32848                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        32848                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2662935                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2662935                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2662935                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2662935                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        89534                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        89534                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        64603                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        64603                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        38706                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        38706                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        33363                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        33363                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       154137                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        154137                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       154137                       # number of overall misses
system.cpu3.dcache.overall_misses::total       154137                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   2248803158                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2248803158                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   2211264300                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2211264300                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   1035844709                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1035844709                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data    642018916                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    642018916                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data     51202046                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     51202046                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   4460067458                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4460067458                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   4460067458                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4460067458                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1766511                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1766511                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1050561                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1050561                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       398185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       398185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        66211                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        66211                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2817072                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2817072                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2817072                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2817072                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.050684                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.050684                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.061494                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061494                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.097206                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.097206                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.503889                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.503889                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.054715                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.054715                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.054715                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.054715                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 25116.750709                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25116.750709                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 34228.507964                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34228.507964                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 26761.864026                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26761.864026                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 19243.440818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 19243.440818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 28935.735469                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28935.735469                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 28935.735469                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28935.735469                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          807                       # number of writebacks
system.cpu3.dcache.writebacks::total              807                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        26333                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        26333                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        28238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        28238                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data         6937                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         6937                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        54571                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        54571                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        54571                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        54571                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        63201                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        63201                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        36365                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        36365                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        31769                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        31769                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        33363                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        33363                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        99566                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        99566                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        99566                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        99566                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   1036336142                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1036336142                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1195179587                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1195179587                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    627995557                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    627995557                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    558297584                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    558297584                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data     38963954                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     38963954                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   2231515729                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2231515729                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   2231515729                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2231515729                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.035777                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035777                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.034615                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034615                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.079785                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.079785                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.503889                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.503889                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.035344                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035344                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.035344                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035344                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 16397.464312                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16397.464312                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 32866.206160                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 32866.206160                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 19767.558217                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19767.558217                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 16734.034230                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 16734.034230                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 22412.427224                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22412.427224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 22412.427224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22412.427224                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              479                       # number of replacements
system.cpu3.icache.tags.tagsinuse          349.949027                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3608243                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              832                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4336.830529                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   349.949027                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.683494                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.683494                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7219152                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7219152                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      3608243                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3608243                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      3608243                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3608243                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      3608243                       # number of overall hits
system.cpu3.icache.overall_hits::total        3608243                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst          917                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          917                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst          917                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           917                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst          917                       # number of overall misses
system.cpu3.icache.overall_misses::total          917                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     21862383                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21862383                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     21862383                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21862383                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     21862383                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21862383                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      3609160                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3609160                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      3609160                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3609160                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      3609160                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3609160                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000254                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000254                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000254                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000254                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000254                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000254                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 23841.202835                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23841.202835                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 23841.202835                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23841.202835                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 23841.202835                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23841.202835                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           85                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           85                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           85                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          832                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          832                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          832                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          832                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          832                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          832                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     17769098                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17769098                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     17769098                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17769098                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     17769098                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17769098                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 21357.088942                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21357.088942                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 21357.088942                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21357.088942                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 21357.088942                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21357.088942                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                3001691                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          2292117                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           180192                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             2070005                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                1967788                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            95.061993                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 281985                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             72252                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        17739578                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           3689416                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      14275634                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    3001691                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           2249773                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     13856085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 378221                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles         2210                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles          616                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  3569162                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                52230                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          17737438                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             0.870034                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.244837                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                11286406     63.63%     63.63% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 1229051      6.93%     70.56% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 1462820      8.25%     78.81% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 3759161     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            17737438                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.169209                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.804734                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 2693014                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             10119534                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                  3959745                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               774570                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                188365                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              230585                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                  764                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              12641703                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 1301                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                188365                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 3032723                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 289988                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       9377092                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                  4392408                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               454652                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              12111187                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                 15933                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                   246                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           14778493                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             56619354                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        13422462                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             11779676                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                 2998817                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            474827                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        477897                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  1154424                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             2703545                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            1522645                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           637999                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          401306                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  11013292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             536520                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 10474746                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            90407                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        1874784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined      5512052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved         40243                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     17737438                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.590544                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.821583                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           10563785     59.56%     59.56% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            4413367     24.88%     84.44% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            2219479     12.51%     96.95% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             540807      3.05%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       17737438                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                 557423     30.07%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     1      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     30.07% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               1025595     55.32%     85.39% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite               270909     14.61%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              6461579     61.69%     61.69% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                7845      0.07%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.76% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             2566410     24.50%     86.26% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            1438912     13.74%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              10474746                       # Type of FU issued
system.cpu4.iq.rate                          0.590473                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                    1853928                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.176990                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          40631265                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         13424746                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     10249634                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              12328674                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          564734                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       353372                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          150                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       116682                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        13207                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                188365                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 229218                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               182825                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           11549834                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts            80721                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              2703545                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             1522645                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            470044                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  6303                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           150                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        135837                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect        52494                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              188331                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             10362637                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              2528651                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           112109                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           22                       # number of nop insts executed
system.cpu4.iew.exec_refs                     3960154                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 2078255                       # Number of branches executed
system.cpu4.iew.exec_forward_branches          514075                       # Number of forward branches executed
system.cpu4.iew.exec_backward_branches        1306653                       # Number of backward branches executed
system.cpu4.iew.exec_taken_forward_branches       235733                       # Number of forward branches executed that is taken
system.cpu4.iew.exec_nottaken_forward_branches       278342                       # Number of forward branches executed that is not taken
system.cpu4.iew.exec_taken_backward_branches      1134700                       # Number of backward branches executed that is taken
system.cpu4.iew.exec_nottaken_backward_branches       171953                       # Number of backward branches executed that is not taken
system.cpu4.iew.exec_stores                   1431503                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.584154                       # Inst execution rate
system.cpu4.iew.wb_sent                      10288723                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     10249634                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  5393733                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  7835294                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.577783                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.688389                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        1874805                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         496277                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           179447                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     17406126                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.555840                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.041029                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     11263843     64.71%     64.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      4454242     25.59%     90.30% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       863963      4.96%     95.27% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       275895      1.59%     96.85% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       328395      1.89%     98.74% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        85433      0.49%     99.23% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6        57830      0.33%     99.56% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        34750      0.20%     99.76% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        41775      0.24%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     17406126                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             9067942                       # Number of instructions committed
system.cpu4.commit.committedOps               9675028                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       3756136                       # Number of memory references committed
system.cpu4.commit.loads                      2350173                       # Number of loads committed
system.cpu4.commit.membars                      56591                       # Number of memory barriers committed
system.cpu4.commit.branches                   1973438                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  7977365                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              117041                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         5911052     61.10%     61.10% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           7840      0.08%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        2350173     24.29%     85.47% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       1405963     14.53%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          9675028                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                41775                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    28800174                       # The number of ROB reads
system.cpu4.rob.rob_writes                   23429092                       # The number of ROB writes
system.cpu4.timesIdled                            155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           2140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       26079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    9067942                       # Number of Instructions Simulated
system.cpu4.committedOps                      9675028                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              1.956296                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        1.956296                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.511170                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.511170                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                11151350                       # number of integer regfile reads
system.cpu4.int_regfile_writes                5257847                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 39667463                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 7082202                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                4803642                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                969824                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements             9648                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          437.370776                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            2480904                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            10095                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           245.755721                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   437.370776                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.854240                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.854240                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          6000065                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         6000065                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      1381123                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1381123                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       920365                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        920365                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       405091                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       405091                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        15234                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15234                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      2301488                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2301488                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      2301488                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2301488                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        89430                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        89430                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        54064                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        54064                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data        48382                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        48382                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        31759                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        31759                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       143494                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        143494                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       143494                       # number of overall misses
system.cpu4.dcache.overall_misses::total       143494                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   2245333986                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2245333986                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   1672124457                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1672124457                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   1265722708                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   1265722708                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data    474134432                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    474134432                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data     63149068                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     63149068                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   3917458443                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   3917458443                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   3917458443                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   3917458443                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1470553                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1470553                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       974429                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       974429                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       453473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       453473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        46993                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        46993                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      2444982                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2444982                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      2444982                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2444982                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.060814                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.060814                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.055483                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.055483                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.106692                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.106692                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.675824                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.675824                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.058689                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.058689                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.058689                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.058689                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 25107.167461                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 25107.167461                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 30928.611590                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 30928.611590                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 26161.024927                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 26161.024927                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 14929.136056                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 14929.136056                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27300.503457                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27300.503457                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27300.503457                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27300.503457                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    10.500000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          442                       # number of writebacks
system.cpu4.dcache.writebacks::total              442                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data        26319                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        26319                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        23164                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        23164                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data         8104                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         8104                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data        49483                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        49483                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data        49483                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        49483                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        63111                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        63111                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        30900                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        30900                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data        40278                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        40278                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        31759                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        31759                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        94011                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        94011                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        94011                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        94011                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   1101221442                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1101221442                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data    950137039                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    950137039                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data    773773723                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    773773723                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data    397840068                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    397840068                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data     46874932                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     46874932                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   2051358481                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2051358481                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   2051358481                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2051358481                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.042917                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.042917                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.031711                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.031711                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.088821                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.088821                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.675824                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.675824                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.038451                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.038451                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.038451                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.038451                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 17448.962019                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 17448.962019                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 30748.771489                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 30748.771489                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 19210.827822                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19210.827822                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 12526.844926                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 12526.844926                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 21820.409112                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 21820.409112                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 21820.409112                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 21820.409112                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              394                       # number of replacements
system.cpu4.icache.tags.tagsinuse          355.813392                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            3568313                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              754                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          4732.510610                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   355.813392                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.694948                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.694948                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          7139078                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         7139078                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      3568313                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        3568313                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      3568313                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         3568313                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      3568313                       # number of overall hits
system.cpu4.icache.overall_hits::total        3568313                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst          849                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          849                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst          849                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           849                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst          849                       # number of overall misses
system.cpu4.icache.overall_misses::total          849                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     18379363                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     18379363                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     18379363                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     18379363                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     18379363                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     18379363                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      3569162                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      3569162                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      3569162                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      3569162                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      3569162                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      3569162                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000238                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000238                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 21648.248528                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 21648.248528                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 21648.248528                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 21648.248528                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 21648.248528                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 21648.248528                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           95                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           95                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           95                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst          754                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst          754                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst          754                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     14465612                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     14465612                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     14465612                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     14465612                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     14465612                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     14465612                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 19185.161804                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 19185.161804                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 19185.161804                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 19185.161804                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 19185.161804                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 19185.161804                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     14861                       # number of replacements
system.l2.tags.tagsinuse                  1229.965698                       # Cycle average of tags in use
system.l2.tags.total_refs                       21949                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16154                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.358735                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      233.288927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       320.782508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        78.996282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        72.807701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        56.774894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        46.424603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        70.162093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       112.883091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        86.561759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        68.359309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        82.924533                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.001265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.018768                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1099                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.019730                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    149648                       # Number of tag accesses
system.l2.tags.data_accesses                   149648                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 737                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                2794                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 725                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                5207                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                 655                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                5483                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                 625                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                4335                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20626                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2017                       # number of Writeback hits
system.l2.Writeback_hits::total                  2017                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu3.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  737                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 2794                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  725                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 5207                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                  655                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 5484                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                  625                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 4335                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20627                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  34                       # number of overall hits
system.l2.overall_hits::cpu0.data                  31                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 737                       # number of overall hits
system.l2.overall_hits::cpu1.data                2794                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 725                       # number of overall hits
system.l2.overall_hits::cpu2.data                5207                       # number of overall hits
system.l2.overall_hits::cpu3.inst                 655                       # number of overall hits
system.l2.overall_hits::cpu3.data                5484                       # number of overall hits
system.l2.overall_hits::cpu4.inst                 625                       # number of overall hits
system.l2.overall_hits::cpu4.data                4335                       # number of overall hits
system.l2.overall_hits::total                   20627                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               352                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               110                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              2412                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                99                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              3793                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               177                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              4873                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               129                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data              3660                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15706                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          10639                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          20502                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          19646                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          15250                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              66038                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         4471                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         8649                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         8441                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         5527                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            27088                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1001                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                285                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               2550                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               3991                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                177                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               5153                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                129                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               3861                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16707                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               352                       # number of overall misses
system.l2.overall_misses::cpu0.data               285                       # number of overall misses
system.l2.overall_misses::cpu1.inst               110                       # number of overall misses
system.l2.overall_misses::cpu1.data              2550                       # number of overall misses
system.l2.overall_misses::cpu2.inst                99                       # number of overall misses
system.l2.overall_misses::cpu2.data              3991                       # number of overall misses
system.l2.overall_misses::cpu3.inst               177                       # number of overall misses
system.l2.overall_misses::cpu3.data              5153                       # number of overall misses
system.l2.overall_misses::cpu4.inst               129                       # number of overall misses
system.l2.overall_misses::cpu4.data              3861                       # number of overall misses
system.l2.overall_misses::total                 16707                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18810500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5459500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      5566000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data    127796000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      4974500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data    201041000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      9193000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data    258230500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      6361000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data    194007500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       831439500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        53000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9801500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      7356000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     10557000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     14906000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     10725000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      53345500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18810500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15261000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      5566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    135152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      4974500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    211598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      9193000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    273136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      6361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data    204732500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        884785000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18810500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15261000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      5566000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    135152000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      4974500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    211598000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      9193000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    273136500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      6361000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data    204732500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       884785000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data            5206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst             824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data            9000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst             832                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           10356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst             754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data            7995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               36332                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2017                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2017                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        10640                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        20502                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        19648                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        15250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            66042                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         4472                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         8650                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         8442                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         5527                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          27091                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1002                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              386                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              316                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              847                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             5344                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst              824                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             9198                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst              832                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            10637                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst              754                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             8196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37334                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             386                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             316                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             847                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            5344                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst             824                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            9198                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst             832                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           10637                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst             754                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            8196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37334                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.911917                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.765152                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.129870                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.463312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.120146                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.421444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.212740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.470548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.171088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.457786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.432291                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999906                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999939                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999776                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999884                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.999882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999889                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.996441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999002                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.911917                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.901899                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.129870                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.477171                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.120146                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.433899                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.212740                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.484441                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.171088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.471083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.447501                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.911917                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.901899                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.129870                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.477171                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.120146                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.433899                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.212740                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.484441                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.171088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.471083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.447501                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53438.920455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54054.455446                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst        50600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52983.416252                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 50247.474747                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53003.163723                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 51937.853107                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52992.099323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 49310.077519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 53007.513661                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52937.698969                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data     2.697750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     0.802568                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53269.021739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53304.347826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53318.181818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53235.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53358.208955                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53292.207792                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53438.920455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53547.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        50600                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53000.784314                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 50247.474747                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53018.792283                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 51937.853107                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53005.336697                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 49310.077519                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53025.770526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52958.939367                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53438.920455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53547.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        50600                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53000.784314                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 50247.474747                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53018.792283                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 51937.853107                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53005.336697                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 49310.077519                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53025.770526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52958.939367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  305                       # number of writebacks
system.l2.writebacks::total                       305                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             52                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             63                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                238                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 238                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                238                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          350                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           73                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data         2406                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data         3789                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data         4868                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           69                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data         3657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15468                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        10639                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        20502                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        19646                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        15250                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         66038                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data         4471                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data         8649                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data         8441                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data         5527                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        27088                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1001                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          2544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          3987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          5148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          3858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16469                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         2544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         3987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         5148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         3858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16469                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14362500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      4011500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      2982000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data     97526500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      1911500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data    153562000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      4657500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data    197245000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      2816000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data    148189500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    627264000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data    431278271                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data    831005666                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data    796385124                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data    618308698                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2677021759                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    181126416                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    350364340                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data    341932356                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    223903890                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1097327002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7509500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      5641000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      8093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     11414000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data      8228500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     40886000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14362500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      2982000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    103167500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      1911500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    161655000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      4657500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    208659000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      2816000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data    156418000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    668150000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14362500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      2982000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    103167500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      1911500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    161655000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      4657500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    208659000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      2816000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data    156418000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    668150000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.906736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.719697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.086187                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.462159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.057039                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.421000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.137019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.470066                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.091512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.457411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.425740                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999906                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999939                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999776                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999884                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.999882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.996441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999002                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.906736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.882911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.086187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.476048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.057039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.433464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.137019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.483971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.091512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.470717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.441126                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.906736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.882911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.086187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.476048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.057039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.433464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.137019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.483971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.091512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.470717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.441126                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41035.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42226.315789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40849.315068                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40534.704904                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40670.212766                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40528.371602                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40855.263158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40518.693509                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40811.594203                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40522.149303                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40552.366175                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        44000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40537.482000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40532.907326                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40536.756795                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40544.832656                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40537.595914                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40511.388056                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40509.231125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40508.512735                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40510.926361                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40509.709170                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40876.811594                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40873.737374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40764.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40937.810945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40845.154845                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41035.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41293.906810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40849.315068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40553.262579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40670.212766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40545.522950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40855.263158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40532.051282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40811.594203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40543.805080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40570.162123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41035.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41293.906810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40849.315068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40553.262579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40670.212766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40545.522950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40855.263158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40532.051282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40811.594203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40543.805080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40570.162123                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15468                       # Transaction distribution
system.membus.trans_dist::ReadResp              15468                       # Transaction distribution
system.membus.trans_dist::Writeback               305                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           126727                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         102873                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           93128                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1008                       # Transaction distribution
system.membus.trans_dist::ReadExResp              999                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       355976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 355976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      1073408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1073408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           136481                       # Total snoops (count)
system.membus.snoop_fanout::samples            246682                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  246682    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              246682                       # Request fanout histogram
system.membus.reqLayer0.occupancy           164961423                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          228567618                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             364814                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            364784                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           30                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             2017                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          126729                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        102876                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         229605                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        18675                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        18675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1738                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       124140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       213944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       204995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         1508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       196290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                747316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        21184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        54208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       355008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        52736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       623872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        53248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       732416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        48256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       552832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2518464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          484365                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           616849                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   9                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 616849    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             616849                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          312659547                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            579998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            489994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1289442                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         120842282                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1261912                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         196045511                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1279402                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        184942676                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1161388                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        195437796                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
