--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml CK.twx CK.ncd -o CK.twr CK.pcf -ucf CK.ucf

Design file:              CK.ncd
Physical constraint file: CK.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Ram1Data<0> |    1.469(R)|    0.373(R)|clk_BUFGP         |   0.000|
Ram1Data<1> |    1.463(R)|    0.279(R)|clk_BUFGP         |   0.000|
Ram1Data<2> |    2.129(R)|   -0.143(R)|clk_BUFGP         |   0.000|
Ram1Data<3> |    3.018(R)|   -0.176(R)|clk_BUFGP         |   0.000|
Ram1Data<4> |    1.735(R)|    0.089(R)|clk_BUFGP         |   0.000|
Ram1Data<5> |    2.870(R)|    0.077(R)|clk_BUFGP         |   0.000|
Ram1Data<6> |    1.800(R)|   -0.192(R)|clk_BUFGP         |   0.000|
Ram1Data<7> |    1.649(R)|    0.460(R)|clk_BUFGP         |   0.000|
data_ready  |    3.848(R)|   -0.702(R)|clk_BUFGP         |   0.000|
rst         |    5.809(R)|   -2.738(R)|clk_BUFGP         |   0.000|
tbre        |    3.184(R)|   -1.299(R)|clk_BUFGP         |   0.000|
tsre        |    2.710(R)|   -0.824(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OutputL<0>  |    9.531(R)|clk_BUFGP         |   0.000|
OutputL<1>  |   10.290(R)|clk_BUFGP         |   0.000|
OutputL<2>  |   10.162(R)|clk_BUFGP         |   0.000|
OutputL<3>  |   11.512(R)|clk_BUFGP         |   0.000|
OutputL<4>  |    9.492(R)|clk_BUFGP         |   0.000|
OutputL<5>  |    9.830(R)|clk_BUFGP         |   0.000|
OutputL<6>  |    8.934(R)|clk_BUFGP         |   0.000|
OutputL<7>  |    9.629(R)|clk_BUFGP         |   0.000|
Ram1Data<0> |    8.172(R)|clk_BUFGP         |   0.000|
Ram1Data<1> |    8.135(R)|clk_BUFGP         |   0.000|
Ram1Data<2> |    8.401(R)|clk_BUFGP         |   0.000|
Ram1Data<3> |    8.392(R)|clk_BUFGP         |   0.000|
Ram1Data<4> |    8.653(R)|clk_BUFGP         |   0.000|
Ram1Data<5> |    8.648(R)|clk_BUFGP         |   0.000|
Ram1Data<6> |    9.169(R)|clk_BUFGP         |   0.000|
Ram1Data<7> |    9.169(R)|clk_BUFGP         |   0.000|
rdn         |   10.058(R)|clk_BUFGP         |   0.000|
wrn         |   11.444(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.817|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 04 17:36:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



