// Seed: 2863319976
`timescale 1ps / 1 ps
module module_0;
  logic id_0;
  always @(posedge 1 or posedge id_0 & id_0 & id_0) id_0 = id_0;
  type_5 id_2 (
      .id_0(id_1),
      .id_1(!id_1),
      .id_2(id_0 & 1 - id_1),
      .id_3(),
      .id_4(1'd0)
  );
  type_6 id_3 (
      .id_0(),
      .id_1(id_2),
      .id_2(1),
      .id_3(1)
  );
endmodule
