409 C5.2.1   MRS <Xt>, CurrentEL Current Exception Level
417 C5.2.4   MRS <Xt>, ELR_EL1 Exception Link Register (EL1)
417 C5.2.4   MSR ELR_EL1, <Xt> Exception Link Register (EL1)
417 C5.2.4   MRS <Xt>, ELR_EL12 Exception Link Register (EL1)
417 C5.2.4   MSR ELR_EL12, <Xt> Exception Link Register (EL1)
421 C5.2.5   MRS <Xt>, ELR_EL2 Exception Link Register (EL2)
421 C5.2.5   MSR ELR_EL2, <Xt> Exception Link Register (EL2)
442 C5.2.10   MRS <Xt>, PAN Privileged Access Never
442 C5.2.10   MSR PAN, <Xt> Privileged Access Never
444 C5.2.11   MRS <Xt>, SP_EL0 Stack Pointer (EL0)
444 C5.2.11   MSR SP_EL0, <Xt> Stack Pointer (EL0)
446 C5.2.12   MRS <Xt>, SP_EL1 Stack Pointer (EL1)
446 C5.2.12   MSR SP_EL1, <Xt> Stack Pointer (EL1)
451 C5.2.15   MRS <Xt>, SPSel Stack Pointer Select
451 C5.2.15   MSR SPSel, <Xt> Stack Pointer Select
453 C5.2.16   MRS <Xt>, SPSR_abt Saved Program Status Register (Abort mode)
453 C5.2.16   MSR SPSR_abt, <Xt> Saved Program Status Register (Abort mode)
458 C5.2.17   MRS <Xt>, SPSR_EL1 Saved Program Status Register (EL1)
458 C5.2.17   MSR SPSR_EL1, <Xt> Saved Program Status Register (EL1)
458 C5.2.17   MRS <Xt>, SPSR_EL12 Saved Program Status Register (EL1)
458 C5.2.17   MSR SPSR_EL12, <Xt> Saved Program Status Register (EL1)
468 C5.2.18   MRS <Xt>, SPSR_EL2 Saved Program Status Register (EL2)
468 C5.2.18   MSR SPSR_EL2, <Xt> Saved Program Status Register (EL2)
485 C5.2.20   MRS <Xt>, SPSR_fiq Saved Program Status Register (FIQ mode)
485 C5.2.20   MSR SPSR_fiq, <Xt> Saved Program Status Register (FIQ mode)
490 C5.2.21   MRS <Xt>, SPSR_irq Saved Program Status Register (IRQ mode)
490 C5.2.21   MSR SPSR_irq, <Xt> Saved Program Status Register (IRQ mode)
495 C5.2.22   MRS <Xt>, SPSR_und Saved Program Status Register (Undefined mode)
495 C5.2.22   MSR SPSR_und, <Xt> Saved Program Status Register (Undefined mode)
504 C5.2.25   MRS <Xt>, UAO User Access Override
504 C5.2.25   MSR UAO, <Xt> User Access Override
507 C5.3.1   DC CGDSW Clean of Data and Allocation Tags by Set/Way
515 C5.3.5   DC CGSW Clean of Allocation Tags by Set/Way
523 C5.3.9   DC CIGDSW Clean and Invalidate of Data and Allocation Tags by Set/Way
527 C5.3.11   DC CIGSW Clean and Invalidate of Allocation Tags by Set/Way
531 C5.3.13   DC CISW Data or unified Cache line Clean and Invalidate by Set/Way
535 C5.3.15   DC CSW Data or unified Cache line Clean by Set/Way
549 C5.3.22   DC IGDSW Invalidate of Data and Allocation Tags by Set/Way
551 C5.3.23   DC IGDVAC Invalidate of Data and Allocation Tags by VA to PoC
553 C5.3.24   DC IGSW Invalidate of Allocation Tags by Set/Way
555 C5.3.25   DC IGVAC Invalidate of Allocation Tags by VA to PoC
557 C5.3.26   DC ISW Data or unified Cache line Invalidate by Set/Way
559 C5.3.27   DC IVAC Data or unified Cache line Invalidate by VA to PoC
563 C5.3.29   IC IALLU Instruction Cache Invalidate All to PoU
564 C5.3.30   IC IALLUIS Instruction Cache Invalidate All to PoU, Inner Shareable
568 C5.4.1   AT S12E0R Address Translate Stages 1 and 2 EL0 Read
570 C5.4.2   AT S12E0W Address Translate Stages 1 and 2 EL0 Write
572 C5.4.3   AT S12E1R Address Translate Stages 1 and 2 EL1 Read
574 C5.4.4   AT S12E1W Address Translate Stages 1 and 2 EL1 Write
576 C5.4.5   AT S1E0R Address Translate Stage 1 EL0 Read
578 C5.4.6   AT S1E0W Address Translate Stage 1 EL0 Write
580 C5.4.7   AT S1E1R Address Translate Stage 1 EL1 Read
582 C5.4.8   AT S1E1RP Address Translate Stage 1 EL1 Read PAN
584 C5.4.9   AT S1E1W Address Translate Stage 1 EL1 Write
586 C5.4.10   AT S1E1WP Address Translate Stage 1 EL1 Write PAN
588 C5.4.11   AT S1E2R Address Translate Stage 1 EL2 Read
589 C5.4.12   AT S1E2W Address Translate Stage 1 EL2 Write
593 C5.5.1   TLBI ALLE1 TLB Invalidate All, EL1
593 C5.5.1   TLBI ALLE1NXS TLB Invalidate All, EL1
595 C5.5.2   TLBI ALLE1IS TLB Invalidate All, EL1, Inner Shareable
595 C5.5.2   TLBI ALLE1ISNXS TLB Invalidate All, EL1, Inner Shareable
597 C5.5.3   TLBI ALLE1OS TL B Invalidate All, EL1, Outer Shareable
597 C5.5.3   TLBI ALLE1OSNXS TL B Invalidate All, EL1, Outer Shareable
599 C5.5.4   TLBI ALLE2 TLB Invalidate All, EL2
599 C5.5.4   TLBI ALLE2NXS TLB Invalidate All, EL2
601 C5.5.5   TLBI ALLE2IS TLB Invalidate All, EL2, Inner Shareable
601 C5.5.5   TLBI ALLE2ISNXS TLB Invalidate All, EL2, Inner Shareable
603 C5.5.6   TLBI ALLE2OS TL B Invalidate All, EL2, Outer Shareable
603 C5.5.6   TLBI ALLE2OSNXS TL B Invalidate All, EL2, Outer Shareable
611 C5.5.10   TLBI ASIDE1 TLB Invalidate by ASID, EL1
611 C5.5.10   TLBI ASIDE1NXS TLB Invalidate by ASID, EL1
614 C5.5.11   TLBI ASIDE1IS TLB Invalidate by ASID, EL1, Inner Shareable
614 C5.5.11   TLBI ASIDE1ISNXS TLB Invalidate by ASID, EL1, Inner Shareable
617 C5.5.12   TLBI ASIDE1OS TLB  Invalidate by ASID, EL1, Outer Shareable
617 C5.5.12   TLBI ASIDE1OSNXS TLB  Invalidate by ASID, EL1, Outer Shareable
620 C5.5.13   TLBI IPAS2E1 TLB Invalida te by Intermediate Physical Address, Stage 2, EL1
620 C5.5.13   TLBI IPAS2E1NXS TLB Invalida te by Intermediate Physical Address, Stage 2, EL1
623 C5.5.14   TLBI IPAS2E1IS TLB  Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
623 C5.5.14   TLBI IPAS2E1ISNXS TLB  Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
626 C5.5.15   TLBI IPAS2E1OS TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
626 C5.5.15   TLBI IPAS2E1OSNXS TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
629 C5.5.16   TLBI IPAS2LE1 TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
629 C5.5.16   TLBI IPAS2LE1NXS TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
632 C5.5.17   TLBI IPAS2LE1IS TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
632 C5.5.17   TLBI IPAS2LE1ISNXS TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
636 C5.5.18   TLBI IPAS2LE1OS TLB  Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
636 C5.5.18   TLBI IPAS2LE1OSNXS TLB  Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
639 C5.5.19   TLBI RIPAS2E1 TL B Range Invalidate by Intermediate Physical Address, Stage 2, EL1
639 C5.5.19   TLBI RIPAS2E1NXS TL B Range Invalidate by Intermediate Physical Address, Stage 2, EL1
643 C5.5.20   TLBI RIPAS2E1IS  TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
643 C5.5.20   TLBI RIPAS2E1ISNXS  TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
647 C5.5.21   TLBI RIPAS2E1OS TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
647 C5.5.21   TLBI RIPAS2E1OSNXS TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
651 C5.5.22   TLBI RIPAS2LE1 TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
651 C5.5.22   TLBI RIPAS2LE1NXS TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
655 C5.5.23   TLBI RIPAS2LE1IS TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
655 C5.5.23   TLBI RIPAS2LE1ISNXS TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
659 C5.5.24   TLBI RIPAS2LE1OS TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
659 C5.5.24   TLBI RIPAS2LE1OSNXS TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
663 C5.5.25   TLBI RVAAE1 TLB Range Invalidate by VA, All ASID, EL1
663 C5.5.25   TLBI RVAAE1NXS TLB Range Invalidate by VA, All ASID, EL1
667 C5.5.26   TLBI RVAAE1IS TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable
667 C5.5.26   TLBI RVAAE1ISNXS TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable
671 C5.5.27   TLBI RVAAE1OS TLB Ra nge Invalidate by VA, All ASID, EL1, Outer Shareable
671 C5.5.27   TLBI RVAAE1OSNXS TLB Ra nge Invalidate by VA, All ASID, EL1, Outer Shareable
675 C5.5.28   TLBI RVAALE1 TLB Range Invalidate by VA, All ASID, Last level, EL1
675 C5.5.28   TLBI RVAALE1NXS TLB Range Invalidate by VA, All ASID, Last level, EL1
679 C5.5.29   TLBI RVAALE1IS TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
679 C5.5.29   TLBI RVAALE1ISNXS TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
683 C5.5.30   TLBI RVAALE1OS TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable
683 C5.5.30   TLBI RVAALE1OSNXS TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable
687 C5.5.31   TLBI RVAE1 TLB Range Invalidate by VA, EL1
687 C5.5.31   TLBI RVAE1NXS TLB Range Invalidate by VA, EL1
691 C5.5.32   TLBI RVAE1IS TLB Range Invalidate by VA, EL1, Inner Shareable
691 C5.5.32   TLBI RVAE1ISNXS TLB Range Invalidate by VA, EL1, Inner Shareable
695 C5.5.33   TLBI RVAE1OS TLB Ra nge Invalidate by VA, EL1, Outer Shareable
695 C5.5.33   TLBI RVAE1OSNXS TLB Ra nge Invalidate by VA, EL1, Outer Shareable
699 C5.5.34   TLBI RVAE2 TLB Range Invalidate by VA, EL2
699 C5.5.34   TLBI RVAE2NXS TLB Range Invalidate by VA, EL2
703 C5.5.35   TLBI RVAE2IS TLB Range Invalidate by VA, EL2, Inner Shareable
703 C5.5.35   TLBI RVAE2ISNXS TLB Range Invalidate by VA, EL2, Inner Shareable
707 C5.5.36   TLBI RVAE2OS TLB Ra nge Invalidate by VA, EL2, Outer Shareable
707 C5.5.36   TLBI RVAE2OSNXS TLB Ra nge Invalidate by VA, EL2, Outer Shareable
720 C5.5.40   TLBI RVALE1 TLB Ra nge Invalidate by VA, Last level, EL1
720 C5.5.40   TLBI RVALE1NXS TLB Ra nge Invalidate by VA, Last level, EL1
724 C5.5.41   TLBI RVALE1IS TLB Ra nge Invalidate by VA, Last level, EL1, Inner Shareable
724 C5.5.41   TLBI RVALE1ISNXS TLB Ra nge Invalidate by VA, Last level, EL1, Inner Shareable
728 C5.5.42   TLBI RVALE1OS TLB Ra nge Invalidate by VA, Last level, EL1, Outer Shareable
728 C5.5.42   TLBI RVALE1OSNXS TLB Ra nge Invalidate by VA, Last level, EL1, Outer Shareable
732 C5.5.43   TLBI RVALE2 TLB Ra nge Invalidate by VA, Last level, EL2
732 C5.5.43   TLBI RVALE2NXS TLB Ra nge Invalidate by VA, Last level, EL2
736 C5.5.44   TLBI RVALE2IS TLB Ra nge Invalidate by VA, Last level, EL2, Inner Shareable
736 C5.5.44   TLBI RVALE2ISNXS TLB Ra nge Invalidate by VA, Last level, EL2, Inner Shareable
740 C5.5.45   TLBI RVALE2OS TLB Ra nge Invalidate by VA, Last level, EL2, Outer Shareable
740 C5.5.45   TLBI RVALE2OSNXS TLB Ra nge Invalidate by VA, Last level, EL2, Outer Shareable
753 C5.5.49   TLBI VAAE1 TL B Invalidate by VA, All ASID, EL1
753 C5.5.49   TLBI VAAE1NXS TL B Invalidate by VA, All ASID, EL1
757 C5.5.50   TLBI VAAE1IS TLB In validate by VA, All ASID, EL1, Inner Shareable
757 C5.5.50   TLBI VAAE1ISNXS TLB In validate by VA, All ASID, EL1, Inner Shareable
761 C5.5.51   TLBI VAAE1OS TLB In validate by VA, All ASID, EL1, Outer Shareable
761 C5.5.51   TLBI VAAE1OSNXS TLB In validate by VA, All ASID, EL1, Outer Shareable
765 C5.5.52   TLBI VAALE1 TLB In validate by VA, All ASID, Last level, EL1
765 C5.5.52   TLBI VAALE1NXS TLB In validate by VA, All ASID, Last level, EL1
769 C5.5.53   TLBI VAALE1IS TLB Inva lidate by VA, All ASID, Last Level, EL1, Inner Shareable
769 C5.5.53   TLBI VAALE1ISNXS TLB Inva lidate by VA, All ASID, Last Level, EL1, Inner Shareable
773 C5.5.54   TLBI VAALE1OS TLB Inva lidate by VA, All ASID, Last Level, EL1, Outer Shareable
773 C5.5.54   TLBI VAALE1OSNXS TLB Inva lidate by VA, All ASID, Last Level, EL1, Outer Shareable
777 C5.5.55   TLBI VAE1 TLB Invalidate by VA, EL1
777 C5.5.55   TLBI VAE1NXS TLB Invalidate by VA, EL1
781 C5.5.56   TLBI VAE1IS TLB  Invalidate by VA, EL1, Inner Shareable
781 C5.5.56   TLBI VAE1ISNXS TLB  Invalidate by VA, EL1, Inner Shareable
785 C5.5.57   TLBI VAE1OS TLB Invalidate by VA, EL1, Outer Shareable
785 C5.5.57   TLBI VAE1OSNXS TLB Invalidate by VA, EL1, Outer Shareable
789 C5.5.58   TLBI VAE2 TLB Invalidate by VA, EL2
789 C5.5.58   TLBI VAE2NXS TLB Invalidate by VA, EL2
793 C5.5.59   TLBI VAE2IS TLB  Invalidate by VA, EL2, Inner Shareable
793 C5.5.59   TLBI VAE2ISNXS TLB  Invalidate by VA, EL2, Inner Shareable
797 C5.5.60   TLBI VAE2OS TLB Invalidate by VA, EL2, Outer Shareable
797 C5.5.60   TLBI VAE2OSNXS TLB Invalidate by VA, EL2, Outer Shareable
810 C5.5.64   TLBI VALE1 TL B Invalidate by VA, Last level, EL1
810 C5.5.64   TLBI VALE1NXS TL B Invalidate by VA, Last level, EL1
814 C5.5.65   TLBI VALE1IS TLB Invali date by VA, Last level, EL1, Inner Shareable
814 C5.5.65   TLBI VALE1ISNXS TLB Invali date by VA, Last level, EL1, Inner Shareable
818 C5.5.66   TLBI VALE1OS TLB Inva lidate by VA, Last level, EL1, Outer Shareable
818 C5.5.66   TLBI VALE1OSNXS TLB Inva lidate by VA, Last level, EL1, Outer Shareable
822 C5.5.67   TLBI VALE2 TL B Invalidate by VA, Last level, EL2
822 C5.5.67   TLBI VALE2NXS TL B Invalidate by VA, Last level, EL2
826 C5.5.68   TLBI VALE2IS TLB Invali date by VA, Last level, EL2, Inner Shareable
826 C5.5.68   TLBI VALE2ISNXS TLB Invali date by VA, Last level, EL2, Inner Shareable
830 C5.5.69   TLBI VALE2OS TLB Inva lidate by VA, Last level, EL2, Outer Shareable
830 C5.5.69   TLBI VALE2OSNXS TLB Inva lidate by VA, Last level, EL2, Outer Shareable
843 C5.5.73   TLBI VMALLE1 TLB Invalidate by VMID, All at stage 1, EL1
843 C5.5.73   TLBI VMALLE1NXS TLB Invalidate by VMID, All at stage 1, EL1
846 C5.5.74   TLBI VMALLE1IS TLB In validate by VMID, All at stage 1, EL1, Inner Shareable
846 C5.5.74   TLBI VMALLE1ISNXS TLB In validate by VMID, All at stage 1, EL1, Inner Shareable
849 C5.5.75   TLBI VMALLE1OS TLB In validate by VMID, All at stage 1, EL1, Outer Shareable
849 C5.5.75   TLBI VMALLE1OSNXS TLB In validate by VMID, All at stage 1, EL1, Outer Shareable
852 C5.5.76   TLBI VMALLS12E1 TLB Invalidate by VMID, All at Stage 1 and 2, EL1
852 C5.5.76   TLBI VMALLS12E1NXS TLB Invalidate by VMID, All at Stage 1 and 2, EL1
854 C5.5.77   TLBI VMALLS12E1IS TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable
854 C5.5.77   TLBI VMALLS12E1ISNXS TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable
857 C5.5.78   TLBI VMALLS12E1OS TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable
857 C5.5.78   TLBI VMALLS12E1OSNXS TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable
3050 D13.2.1   MRS <Xt>, ACCDATA_EL1 Accelerator Data
3050 D13.2.1   MSR ACCDATA_EL1, <Xt> Accelerator Data
3052 D13.2.2   MRS <Xt>, ACTLR_EL1 Auxiliary Control Register (EL1)
3052 D13.2.2   MSR ACTLR_EL1, <Xt> Auxiliary Control Register (EL1)
3054 D13.2.3   MRS <Xt>, ACTLR_EL2 Auxiliary Control Register (EL2)
3054 D13.2.3   MSR ACTLR_EL2, <Xt> Auxiliary Control Register (EL2)
3058 D13.2.5   MRS <Xt>, AFSR0_EL1 Auxiliary Fault Status Register 0 (EL1)
3058 D13.2.5   MSR AFSR0_EL1, <Xt> Auxiliary Fault Status Register 0 (EL1)
3058 D13.2.5   MRS <Xt>, AFSR0_EL12 Auxiliary Fault Status Register 0 (EL1)
3058 D13.2.5   MSR AFSR0_EL12, <Xt> Auxiliary Fault Status Register 0 (EL1)
3061 D13.2.6   MRS <Xt>, AFSR0_EL2 Auxiliary Fault Status Register 0 (EL2)
3061 D13.2.6   MSR AFSR0_EL2, <Xt> Auxiliary Fault Status Register 0 (EL2)
3066 D13.2.8   MRS <Xt>, AFSR1_EL1 Auxiliary Fault Status Register 1 (EL1)
3066 D13.2.8   MSR AFSR1_EL1, <Xt> Auxiliary Fault Status Register 1 (EL1)
3066 D13.2.8   MRS <Xt>, AFSR1_EL12 Auxiliary Fault Status Register 1 (EL1)
3066 D13.2.8   MSR AFSR1_EL12, <Xt> Auxiliary Fault Status Register 1 (EL1)
3069 D13.2.9   MRS <Xt>, AFSR1_EL2 Auxiliary Fault Status Register 1 (EL2)
3069 D13.2.9   MSR AFSR1_EL2, <Xt> Auxiliary Fault Status Register 1 (EL2)
3075 D13.2.12   MRS <Xt>, AMAIR_EL1 Auxiliary Memory Attribute Indirection Register (EL1)
3075 D13.2.12   MSR AMAIR_EL1, <Xt> Auxiliary Memory Attribute Indirection Register (EL1)
3075 D13.2.12   MRS <Xt>, AMAIR_EL12 Auxiliary Memory Attribute Indirection Register (EL1)
3075 D13.2.12   MSR AMAIR_EL12, <Xt> Auxiliary Memory Attribute Indirection Register (EL1)
3078 D13.2.13   MRS <Xt>, AMAIR_EL2 Auxiliary Memory Attribute Indirection Register (EL2)
3078 D13.2.13   MSR AMAIR_EL2, <Xt> Auxiliary Memory Attribute Indirection Register (EL2)
3083 D13.2.15   MRS <Xt>, APDAKeyHi_EL1 Pointer Authentication Key A for Data (bits[127:64]) 
3083 D13.2.15   MSR APDAKeyHi_EL1, <Xt> Pointer Authentication Key A for Data (bits[127:64]) 
3085 D13.2.16   MRS <Xt>, APDAKeyLo_EL1 Pointer Authentication Key A for Data (bits[63:0]) 
3085 D13.2.16   MSR APDAKeyLo_EL1, <Xt> Pointer Authentication Key A for Data (bits[63:0]) 
3087 D13.2.17   MRS <Xt>, APDBKeyHi_EL1 Pointer Authentication Key B for Data (bits[127:64]) 
3087 D13.2.17   MSR APDBKeyHi_EL1, <Xt> Pointer Authentication Key B for Data (bits[127:64]) 
3089 D13.2.18   MRS <Xt>, APDBKeyLo_EL1 Pointer Authentication Key B for Data (bits[63:0]) 
3089 D13.2.18   MSR APDBKeyLo_EL1, <Xt> Pointer Authentication Key B for Data (bits[63:0]) 
3091 D13.2.19   MRS <Xt>, APGAKeyHi_EL1 Pointer Authentication Key A for Code (bits[127:64]) 
3091 D13.2.19   MSR APGAKeyHi_EL1, <Xt> Pointer Authentication Key A for Code (bits[127:64]) 
3093 D13.2.20   MRS <Xt>, APGAKeyLo_EL1 Pointer Authentication Key A for Code (bits[63:0]) 
3093 D13.2.20   MSR APGAKeyLo_EL1, <Xt> Pointer Authentication Key A for Code (bits[63:0]) 
3095 D13.2.21   MRS <Xt>, APIAKeyHi_EL1 Pointer Authentication Key A for Instruction (bits[127:64]) 
3095 D13.2.21   MSR APIAKeyHi_EL1, <Xt> Pointer Authentication Key A for Instruction (bits[127:64]) 
3097 D13.2.22   MRS <Xt>, APIAKeyLo_EL1 Pointer Authentication Key A for Instruction (bits[63:0]) 
3097 D13.2.22   MSR APIAKeyLo_EL1, <Xt> Pointer Authentication Key A for Instruction (bits[63:0]) 
3099 D13.2.23   MRS <Xt>, APIBKeyHi_EL1 Pointer Authentication Key B for Instruction (bits[127:64]) 
3099 D13.2.23   MSR APIBKeyHi_EL1, <Xt> Pointer Authentication Key B for Instruction (bits[127:64]) 
3101 D13.2.24   MRS <Xt>, APIBKeyLo_EL1 Pointer Authentication Key B for Instruction (bits[63:0]) 
3101 D13.2.24   MSR APIBKeyLo_EL1, <Xt> Pointer Authentication Key B for Instruction (bits[63:0]) 
3111 D13.2.28   MRS <Xt>, CONTEXTIDR_EL1 Context ID Register (EL1)
3111 D13.2.28   MSR CONTEXTIDR_EL1, <Xt> Context ID Register (EL1)
3111 D13.2.28   MRS <Xt>, CONTEXTIDR_EL12 Context ID Register (EL1)
3111 D13.2.28   MSR CONTEXTIDR_EL12, <Xt> Context ID Register (EL1)
3114 D13.2.29   MRS <Xt>, CONTEXTIDR_EL2 Context ID Register (EL2)
3114 D13.2.29   MSR CONTEXTIDR_EL2, <Xt> Context ID Register (EL2)
3117 D13.2.30   MRS <Xt>, CPACR_EL1 Architectural Feature Access Control Register
3117 D13.2.30   MSR CPACR_EL1, <Xt> Architectural Feature Access Control Register
3117 D13.2.30   MRS <Xt>, CPACR_EL12 Architectural Feature Access Control Register
3117 D13.2.30   MSR CPACR_EL12, <Xt> Architectural Feature Access Control Register
3122 D13.2.31   MRS <Xt>, CPTR_EL2 Architectural Feature Trap Register (EL2)
3122 D13.2.31   MSR CPTR_EL2, <Xt> Architectural Feature Trap Register (EL2)
3135 D13.2.33   MRS <Xt>, CSSELR_EL1 Cache Size Selection Register
3135 D13.2.33   MSR CSSELR_EL1, <Xt> Cache Size Selection Register
3141 D13.2.35   MRS <Xt>, DACR32_EL2 Domain Access Control Register
3141 D13.2.35   MSR DACR32_EL2, <Xt> Domain Access Control Register
3145 D13.2.37   MRS <Xt>, ESR_EL1 Exception Syndrome Register (EL1)
3145 D13.2.37   MSR ESR_EL1, <Xt> Exception Syndrome Register (EL1)
3145 D13.2.37   MRS <Xt>, ESR_EL12 Exception Syndrome Register (EL1)
3145 D13.2.37   MSR ESR_EL12, <Xt> Exception Syndrome Register (EL1)
3191 D13.2.38   MRS <Xt>, ESR_EL2 Exception Syndrome Register (EL2)
3191 D13.2.38   MSR ESR_EL2, <Xt> Exception Syndrome Register (EL2)
3281 D13.2.40   MRS <Xt>, FAR_EL1 Fault Address Register (EL1)
3281 D13.2.40   MSR FAR_EL1, <Xt> Fault Address Register (EL1)
3281 D13.2.40   MRS <Xt>, FAR_EL12 Fault Address Register (EL1)
3281 D13.2.40   MSR FAR_EL12, <Xt> Fault Address Register (EL1)
3286 D13.2.41   MRS <Xt>, FAR_EL2 Fault Address Register (EL2)
3286 D13.2.41   MSR FAR_EL2, <Xt> Fault Address Register (EL2)
3292 D13.2.43   MRS <Xt>, FPEXC32_EL2 Floating-Point Exception Control register
3292 D13.2.43   MSR FPEXC32_EL2, <Xt> Floating-Point Exception Control register
3298 D13.2.44   MRS <Xt>, GCR_EL1 Tag Control Register.
3298 D13.2.44   MSR GCR_EL1, <Xt> Tag Control Register.
3301 D13.2.46   MRS <Xt>, HACR_EL2 Hypervisor Auxiliary Control Register
3301 D13.2.46   MSR HACR_EL2, <Xt> Hypervisor Auxiliary Control Register
3303 D13.2.47   MRS <Xt>, HAFGRTR_EL2 Hypervisor Activity Monitors Fine-Grained Read Trap Register
3303 D13.2.47   MSR HAFGRTR_EL2, <Xt> Hypervisor Activity Monitors Fine-Grained Read Trap Register
3307 D13.2.48   MRS <Xt>, HCR_EL2 Hypervisor Configuration Register
3307 D13.2.48   MSR HCR_EL2, <Xt> Hypervisor Configuration Register
3339 D13.2.49   MRS <Xt>, HCRX_EL2 Extended Hypervisor Configuration Register
3339 D13.2.49   MSR HCRX_EL2, <Xt> Extended Hypervisor Configuration Register
3343 D13.2.50   MRS <Xt>, HDFGRTR_EL2 Hypervisor Debug Fine-Grained Read Trap Register
3343 D13.2.50   MSR HDFGRTR_EL2, <Xt> Hypervisor Debug Fine-Grained Read Trap Register
3362 D13.2.51   MRS <Xt>, HDFGWTR_EL2 Hypervisor Debug Fine-Grained Write Trap Register
3362 D13.2.51   MSR HDFGWTR_EL2, <Xt> Hypervisor Debug Fine-Grained Write Trap Register
3380 D13.2.52   MRS <Xt>, HFGITR_EL2 Hypervisor Fine-Grained Instruction Trap Register
3380 D13.2.52   MSR HFGITR_EL2, <Xt> Hypervisor Fine-Grained Instruction Trap Register
3399 D13.2.53   MRS <Xt>, HFGRTR_EL2 Hypervisor Fine-Grained Read Trap Register
3399 D13.2.53   MSR HFGRTR_EL2, <Xt> Hypervisor Fine-Grained Read Trap Register
3415 D13.2.54   MRS <Xt>, HFGWTR_EL2 Hypervisor Fine-Grained Write Trap Register
3415 D13.2.54   MSR HFGWTR_EL2, <Xt> Hypervisor Fine-Grained Write Trap Register
3428 D13.2.55   MRS <Xt>, HPFAR_EL2 Hypervisor IPA Fault Address Register
3428 D13.2.55   MSR HPFAR_EL2, <Xt> Hypervisor IPA Fault Address Register
3431 D13.2.56   MRS <Xt>, HSTR_EL2 Hypervisor System Trap Register
3431 D13.2.56   MSR HSTR_EL2, <Xt> Hypervisor System Trap Register
3535 D13.2.88   MRS <Xt>, IFSR32_EL2 Instruction Fault Status Register (EL2)
3535 D13.2.88   MSR IFSR32_EL2, <Xt> Instruction Fault Status Register (EL2)
3540 D13.2.89   MRS <Xt>, ISR_EL1 Interrupt Status Register
3542 D13.2.90   MRS <Xt>, LORC_EL1 LORegion Control (EL1)
3542 D13.2.90   MSR LORC_EL1, <Xt> LORegion Control (EL1)
3545 D13.2.91   MRS <Xt>, LOREA_EL1 LORegion End Address (EL1)
3545 D13.2.91   MSR LOREA_EL1, <Xt> LORegion End Address (EL1)
3548 D13.2.92   MRS <Xt>, LORID_EL1 LORegionID (EL1)
3550 D13.2.93   MRS <Xt>, LORN_EL1 LORegion Number (EL1)
3550 D13.2.93   MSR LORN_EL1, <Xt> LORegion Number (EL1)
3553 D13.2.94   MRS <Xt>, LORSA_EL1 LORegion Start Address (EL1)
3553 D13.2.94   MSR LORSA_EL1, <Xt> LORegion Start Address (EL1)
3557 D13.2.95   MRS <Xt>, MAIR_EL1 Memory Attribute Indirection Register (EL1)
3557 D13.2.95   MSR MAIR_EL1, <Xt> Memory Attribute Indirection Register (EL1)
3557 D13.2.95   MRS <Xt>, MAIR_EL12 Memory Attribute Indirection Register (EL1)
3557 D13.2.95   MSR MAIR_EL12, <Xt> Memory Attribute Indirection Register (EL1)
3562 D13.2.96   MRS <Xt>, MAIR_EL2 Memory Attribute Indirection Register (EL2)
3562 D13.2.96   MSR MAIR_EL2, <Xt> Memory Attribute Indirection Register (EL2)
3584 D13.2.103   MRS <Xt>, PAR_EL1 Physical Address Register
3584 D13.2.103   MSR PAR_EL1, <Xt> Physical Address Register
3591 D13.2.105   MRS <Xt>, RGSR_EL1 Random Allocation Tag Seed Register.
3591 D13.2.105   MSR RGSR_EL1, <Xt> Random Allocation Tag Seed Register.
3595 D13.2.107   MRS <Xt>, RMR_EL2 Reset Management Register (EL2)
3595 D13.2.107   MSR RMR_EL2, <Xt> Reset Management Register (EL2)
3604 D13.2.112   MRS <Xt>, RVBAR_EL2 Reset Vector Base Address Register (if EL3 not implemented)
3621 D13.2.116   MRS <Xt>, SCTLR_EL1 System Control Register (EL1)
3621 D13.2.116   MSR SCTLR_EL1, <Xt> System Control Register (EL1)
3621 D13.2.116   MRS <Xt>, SCTLR_EL12 System Control Register (EL1)
3621 D13.2.116   MSR SCTLR_EL12, <Xt> System Control Register (EL1)
3641 D13.2.117   MRS <Xt>, SCTLR_EL2 System Control Register (EL2)
3641 D13.2.117   MSR SCTLR_EL2, <Xt> System Control Register (EL2)
3674 D13.2.120   MRS <Xt>, SCXTNUM_EL1 EL1 Read/Write Software Context Number
3674 D13.2.120   MSR SCXTNUM_EL1, <Xt> EL1 Read/Write Software Context Number
3674 D13.2.120   MRS <Xt>, SCXTNUM_EL12 EL1 Read/Write Software Context Number
3674 D13.2.120   MSR SCXTNUM_EL12, <Xt> EL1 Read/Write Software Context Number
3678 D13.2.121   MRS <Xt>, SCXTNUM_EL2 EL2 Read/Write Software Context Number
3678 D13.2.121   MSR SCXTNUM_EL2, <Xt> EL2 Read/Write Software Context Number
3683 D13.2.123   MRS <Xt>, TCR_EL1 Translation Control Register (EL1)
3683 D13.2.123   MSR TCR_EL1, <Xt> Translation Control Register (EL1)
3683 D13.2.123   MRS <Xt>, TCR_EL12 Translation Control Register (EL1)
3683 D13.2.123   MSR TCR_EL12, <Xt> Translation Control Register (EL1)
3698 D13.2.124   MRS <Xt>, TCR_EL2 Translation Control Register (EL2)
3698 D13.2.124   MSR TCR_EL2, <Xt> Translation Control Register (EL2)
3728 D13.2.126   MRS <Xt>, TFSRE0_EL1 Tag Fault Status Register (EL0).
3728 D13.2.126   MSR TFSRE0_EL1, <Xt> Tag Fault Status Register (EL0).
3730 D13.2.127   MRS <Xt>, TFSR_EL1 Tag Fault Status Register (EL1)
3730 D13.2.127   MSR TFSR_EL1, <Xt> Tag Fault Status Register (EL1)
3730 D13.2.127   MRS <Xt>, TFSR_EL12 Tag Fault Status Register (EL1)
3730 D13.2.127   MSR TFSR_EL12, <Xt> Tag Fault Status Register (EL1)
3735 D13.2.128   MRS <Xt>, TFSR_EL2 Tag Fault Status Register (EL2)
3735 D13.2.128   MSR TFSR_EL2, <Xt> Tag Fault Status Register (EL2)
3743 D13.2.131   MRS <Xt>, TPIDR_EL1 EL1 Software Thread ID Register
3743 D13.2.131   MSR TPIDR_EL1, <Xt> EL1 Software Thread ID Register
3745 D13.2.132   MRS <Xt>, TPIDR_EL2 EL2 Software Thread ID Register
3745 D13.2.132   MSR TPIDR_EL2, <Xt> EL2 Software Thread ID Register
3749 D13.2.134   MSR TPIDRRO_EL0, <Xt> EL0 Read-Only Software Thread ID Register
3751 D13.2.135   MRS <Xt>, TTBR0_EL1 Translation Table Base Register 0 (EL1)
3751 D13.2.135   MSR TTBR0_EL1, <Xt> Translation Table Base Register 0 (EL1)
3751 D13.2.135   MRS <Xt>, TTBR0_EL12 Translation Table Base Register 0 (EL1)
3751 D13.2.135   MSR TTBR0_EL12, <Xt> Translation Table Base Register 0 (EL1)
3756 D13.2.136   MRS <Xt>, TTBR0_EL2 Translation Table Base Register 0 (EL2)
3756 D13.2.136   MSR TTBR0_EL2, <Xt> Translation Table Base Register 0 (EL2)
3764 D13.2.138   MRS <Xt>, TTBR1_EL1 Translation Table Base Register 1 (EL1)
3764 D13.2.138   MSR TTBR1_EL1, <Xt> Translation Table Base Register 1 (EL1)
3764 D13.2.138   MRS <Xt>, TTBR1_EL12 Translation Table Base Register 1 (EL1)
3764 D13.2.138   MSR TTBR1_EL12, <Xt> Translation Table Base Register 1 (EL1)
3769 D13.2.139   MRS <Xt>, TTBR1_EL2 Translation Table Base Register 1 (EL2)
3769 D13.2.139   MSR TTBR1_EL2, <Xt> Translation Table Base Register 1 (EL2)
3773 D13.2.140   MRS <Xt>, VBAR_EL1 Vector Base Address Register (EL1)
3773 D13.2.140   MSR VBAR_EL1, <Xt> Vector Base Address Register (EL1)
3773 D13.2.140   MRS <Xt>, VBAR_EL12 Vector Base Address Register (EL1)
3773 D13.2.140   MSR VBAR_EL12, <Xt> Vector Base Address Register (EL1)
3776 D13.2.141   MRS <Xt>, VBAR_EL2 Vector Base Address Register (EL2)
3776 D13.2.141   MSR VBAR_EL2, <Xt> Vector Base Address Register (EL2)
3781 D13.2.143   MRS <Xt>, VMPIDR_EL2 Virtualization Multiprocessor ID Register
3781 D13.2.143   MSR VMPIDR_EL2, <Xt> Virtualization Multiprocessor ID Register
3784 D13.2.144   MRS <Xt>, VNCR_EL2 Virtual Nested Control Register
3784 D13.2.144   MSR VNCR_EL2, <Xt> Virtual Nested Control Register
3786 D13.2.145   MRS <Xt>, VPIDR_EL2 Virtualization Processor ID Register
3786 D13.2.145   MSR VPIDR_EL2, <Xt> Virtualization Processor ID Register
3789 D13.2.146   MRS <Xt>, VSTCR_EL2 Virtualization Secure Translation Control Register
3789 D13.2.146   MSR VSTCR_EL2, <Xt> Virtualization Secure Translation Control Register
3794 D13.2.147   MRS <Xt>, VSTTBR_EL2 Virtualization Secure Translation Table Base Register
3794 D13.2.147   MSR VSTTBR_EL2, <Xt> Virtualization Secure Translation Table Base Register
3797 D13.2.148   MRS <Xt>, VTCR_EL2 Virtualization Translation Control Register
3797 D13.2.148   MSR VTCR_EL2, <Xt> Virtualization Translation Control Register
3806 D13.2.149   MRS <Xt>, VTTBR_EL2 Virtualization Translation Table Base Register
3806 D13.2.149   MSR VTTBR_EL2, <Xt> Virtualization Translation Table Base Register
3811 D13.3.1   MRS <Xt>, DBGAUTHSTATUS_EL1 Debug Authentication Status register
3814 D13.3.2   MRS <Xt>, DBGBCR<n>_EL1 Debug Breakpoint Control Registers, n = 0 - 15
3814 D13.3.2   MSR DBGBCR<n>_EL1, <Xt> Debug Breakpoint Control Registers, n = 0 - 15
3819 D13.3.3   MRS <Xt>, DBGBVR<n>_EL1 Debug Breakpoint Value Registers, n = 0 - 15
3819 D13.3.3   MSR DBGBVR<n>_EL1, <Xt> Debug Breakpoint Value Registers, n = 0 - 15
3825 D13.3.4   MRS <Xt>, DBGCLAIMCLR_EL1 Debug CLAIM Tag Clear register
3825 D13.3.4   MSR DBGCLAIMCLR_EL1, <Xt> Debug CLAIM Tag Clear register
3828 D13.3.5   MRS <Xt>, DBGCLAIMSET_EL1 Debug CLAIM Tag Set register
3828 D13.3.5   MSR DBGCLAIMSET_EL1, <Xt> Debug CLAIM Tag Set register
3838 D13.3.9   MRS <Xt>, DBGPRCR_EL1 Debug Power Control Register
3838 D13.3.9   MSR DBGPRCR_EL1, <Xt> Debug Power Control Register
3841 D13.3.10   MRS <Xt>, DBGVCR32_EL2 Debug Vector Catch Register
3841 D13.3.10   MSR DBGVCR32_EL2, <Xt> Debug Vector Catch Register
3846 D13.3.11   MRS <Xt>, DBGWCR<n>_EL1 Debug Watchpoint Control Registers, n = 0 - 15
3846 D13.3.11   MSR DBGWCR<n>_EL1, <Xt> Debug Watchpoint Control Registers, n = 0 - 15
3851 D13.3.12   MRS <Xt>, DBGWVR<n>_EL1 Debug Watchpoint Value Registers, n = 0 - 15
3851 D13.3.12   MSR DBGWVR<n>_EL1, <Xt> Debug Watchpoint Value Registers, n = 0 - 15
3863 D13.3.15   MRS <Xt>, MDCCINT_EL1 Monitor DCC Interrupt Enable Register
3863 D13.3.15   MSR MDCCINT_EL1, <Xt> Monitor DCC Interrupt Enable Register
3869 D13.3.17   MRS <Xt>, MDCR_EL2 Monitor Debug Configuration Register (EL2)
3869 D13.3.17   MSR MDCR_EL2, <Xt> Monitor Debug Configuration Register (EL2)
3892 D13.3.19   MRS <Xt>, MDRAR_EL1 Monitor Debug ROM Address Register
3895 D13.3.20   MRS <Xt>, MDSCR_EL1 Monitor Debug System Control Register
3895 D13.3.20   MSR MDSCR_EL1, <Xt> Monitor Debug System Control Register
3901 D13.3.21   MRS <Xt>, OSDLR_EL1 OS Double Lock Register
3901 D13.3.21   MSR OSDLR_EL1, <Xt> OS Double Lock Register
3904 D13.3.22   MRS <Xt>, OSDTRRX_EL1 OS Lock Data Transfer Register, Receive
3904 D13.3.22   MSR OSDTRRX_EL1, <Xt> OS Lock Data Transfer Register, Receive
3907 D13.3.23   MRS <Xt>, OSDTRTX_EL1 OS Lock Data Transfer Register, Transmit
3907 D13.3.23   MSR OSDTRTX_EL1, <Xt> OS Lock Data Transfer Register, Transmit
3910 D13.3.24   MRS <Xt>, OSECCR_EL1 OS Lock Exception Catch Control Register
3910 D13.3.24   MSR OSECCR_EL1, <Xt> OS Lock Exception Catch Control Register
3913 D13.3.25   MSR OSLAR_EL1, <Xt> OS Lock Access Register
3915 D13.3.26   MRS <Xt>, OSLSR_EL1 OS Lock Status Register
3917 D13.3.27   MRS <Xt>, SDER32_EL2 AArch32 Secure Debug Enable Register
3917 D13.3.27   MSR SDER32_EL2, <Xt> AArch32 Secure Debug Enable Register
3921 D13.3.29   MRS <Xt>, TRFCR_EL1 Trace Filter Control Register (EL1)
3921 D13.3.29   MSR TRFCR_EL1, <Xt> Trace Filter Control Register (EL1)
3921 D13.3.29   MRS <Xt>, TRFCR_EL12 Trace Filter Control Register (EL1)
3921 D13.3.29   MSR TRFCR_EL12, <Xt> Trace Filter Control Register (EL1)
3925 D13.3.30   MRS <Xt>, TRFCR_EL2 Trace Filter Control Register (EL2)
3925 D13.3.30   MSR TRFCR_EL2, <Xt> Trace Filter Control Register (EL2)
3968 D13.4.10   MRS <Xt>, PMINTENCLR_EL1 Performance M onitors Interrupt Enable Clear register
3968 D13.4.10   MSR PMINTENCLR_EL1, <Xt> Performance M onitors Interrupt Enable Clear register
3971 D13.4.11   MRS <Xt>, PMINTENSET_EL1 Performance Monitors Interrupt Enable Set register
3971 D13.4.11   MSR PMINTENSET_EL1, <Xt> Performance Monitors Interrupt Enable Set register
3974 D13.4.12   MRS <Xt>, PMMIR_EL1 Performance Monitors Machine Identification Register
3989 D13.4.17   MSR PMUSERENR_EL0, <Xt> Performance Monitors User Enable Register
4030 D13.5.11   MRS <Xt>, AMEVCNTVOFF0<n>_EL2 Activity Monitors Event Counter Virtual Offset Registers 0, n = 0 - 15
4030 D13.5.11   MSR AMEVCNTVOFF0<n>_EL2, <Xt> Activity Monitors Event Counter Virtual Offset Registers 0, n = 0 - 15
4032 D13.5.12   MRS <Xt>, AMEVCNTVOFF1<n>_EL2 Activity Monitors Event Counter Virtual Offset Registers 1, n = 0 - 15
4032 D13.5.12   MSR AMEVCNTVOFF1<n>_EL2, <Xt> Activity Monitors Event Counter Virtual Offset Registers 1, n = 0 - 15
4039 D13.5.15   MSR AMUSERENR_EL0, <Xt> Activity Monitors User Enable Register
4043 D13.6.1   MRS <Xt>, PMBIDR_EL1 Profiling Buffer ID Register
4045 D13.6.2   MRS <Xt>, PMBLIMITR_EL1 Profiling Buffer Limit Address Register
4045 D13.6.2   MSR PMBLIMITR_EL1, <Xt> Profiling Buffer Limit Address Register
4048 D13.6.3   MRS <Xt>, PMBPTR_EL1 Profiling Buffer Write Pointer Register
4048 D13.6.3   MSR PMBPTR_EL1, <Xt> Profiling Buffer Write Pointer Register
4050 D13.6.4   MRS <Xt>, PMBSR_EL1 Profiling Buffer Status/syndrome Register
4050 D13.6.4   MSR PMBSR_EL1, <Xt> Profiling Buffer Status/syndrome Register
4056 D13.6.5   MRS <Xt>, PMSCR_EL1 Statistical Profiling Control Register (EL1)
4056 D13.6.5   MSR PMSCR_EL1, <Xt> Statistical Profiling Control Register (EL1)
4056 D13.6.5   MRS <Xt>, PMSCR_EL12 Statistical Profiling Control Register (EL1)
4056 D13.6.5   MSR PMSCR_EL12, <Xt> Statistical Profiling Control Register (EL1)
4061 D13.6.6   MRS <Xt>, PMSCR_EL2 Statistical Profiling Control Register (EL2)
4061 D13.6.6   MSR PMSCR_EL2, <Xt> Statistical Profiling Control Register (EL2)
4066 D13.6.7   MRS <Xt>, PMSEVFR_EL1 Sampling Event Filter Register
4066 D13.6.7   MSR PMSEVFR_EL1, <Xt> Sampling Event Filter Register
4071 D13.6.8   MRS <Xt>, PMSFCR_EL1 Sampling Filter Control Register
4071 D13.6.8   MSR PMSFCR_EL1, <Xt> Sampling Filter Control Register
4075 D13.6.9   MRS <Xt>, PMSICR_EL1 Sampling Interval Counter Register
4075 D13.6.9   MSR PMSICR_EL1, <Xt> Sampling Interval Counter Register
4078 D13.6.10   MRS <Xt>, PMSIDR_EL1 Sampling Profiling ID Register
4081 D13.6.11   MRS <Xt>, PMSIRR_EL1 Sampling Interval Reload Register
4081 D13.6.11   MSR PMSIRR_EL1, <Xt> Sampling Interval Reload Register
4084 D13.6.12   MRS <Xt>, PMSLATFR_EL1 Sampling Latency Filter Register
4084 D13.6.12   MSR PMSLATFR_EL1, <Xt> Sampling Latency Filter Register
4086 D13.6.13   MRS <Xt>, PMSNEVFR_EL1 Sampling Inverted Event Filter Register
4086 D13.6.13   MSR PMSNEVFR_EL1, <Xt> Sampling Inverted Event Filter Register
4092 D13.7.1   MRS <Xt>, DISR_EL1 Deferred Interrupt Status Register
4092 D13.7.1   MSR DISR_EL1, <Xt> Deferred Interrupt Status Register
4095 D13.7.2   MRS <Xt>, ERRIDR_EL1 Error Record ID Register
4097 D13.7.3   MRS <Xt>, ERRSELR_EL1 Error Record Select Register
4097 D13.7.3   MSR ERRSELR_EL1, <Xt> Error Record Select Register
4100 D13.7.4   MRS <Xt>, ERXADDR_EL1 Selected Error Record Address Register
4100 D13.7.4   MSR ERXADDR_EL1, <Xt> Selected Error Record Address Register
4103 D13.7.5   MRS <Xt>, ERXCTLR_EL1 Selected Error Record Control Register
4103 D13.7.5   MSR ERXCTLR_EL1, <Xt> Selected Error Record Control Register
4106 D13.7.6   MRS <Xt>, ERXFR_EL1 Selected Error Record Feature Register
4108 D13.7.7   MRS <Xt>, ERXMISC0_EL1 Selected Error Record Miscellaneous Register 0
4108 D13.7.7   MSR ERXMISC0_EL1, <Xt> Selected Error Record Miscellaneous Register 0
4111 D13.7.8   MRS <Xt>, ERXMISC1_EL1 Selected Error Record Miscellaneous Register 1
4111 D13.7.8   MSR ERXMISC1_EL1, <Xt> Selected Error Record Miscellaneous Register 1
4114 D13.7.9   MRS <Xt>, ERXMISC2_EL1 Selected Error Record Miscellaneous Register 2
4114 D13.7.9   MSR ERXMISC2_EL1, <Xt> Selected Error Record Miscellaneous Register 2
4117 D13.7.10   MRS <Xt>, ERXMISC3_EL1 Selected Error Record Miscellaneous Register 3
4117 D13.7.10   MSR ERXMISC3_EL1, <Xt> Selected Error Record Miscellaneous Register 3
4120 D13.7.11   MRS <Xt>, ERXPFGCDN_EL1 Selected Pseudo-fault Generation Countdown register
4120 D13.7.11   MSR ERXPFGCDN_EL1, <Xt> Selected Pseudo-fault Generation Countdown register
4123 D13.7.12   MRS <Xt>, ERXPFGCTL_EL1 Selected Pseudo-fault Generation Control register
4123 D13.7.12   MSR ERXPFGCTL_EL1, <Xt> Selected Pseudo-fault Generation Control register
4126 D13.7.13   MRS <Xt>, ERXPFGF_EL1 Selected Pseudo-fault Generation Feature register
4128 D13.7.14   MRS <Xt>, ERXSTATUS_EL1 Selected Error Record Primary Status Register
4128 D13.7.14   MSR ERXSTATUS_EL1, <Xt> Selected Error Record Primary Status Register
4131 D13.7.15   MRS <Xt>, VDISR_EL2 Virtual Deferred Interrupt Status Register
4131 D13.7.15   MSR VDISR_EL2, <Xt> Virtual Deferred Interrupt Status Register
4136 D13.7.16   MRS <Xt>, VSESR_EL2 Virtual SError Exception Syndrome Register
4136 D13.7.16   MSR VSESR_EL2, <Xt> Virtual SError Exception Syndrome Register
4140 D13.8.1   MSR CNTFRQ_EL0, <Xt> Counter-timer Frequency register
4142 D13.8.2   MRS <Xt>, CNTHCTL_EL2 Counter-timer Hypervisor Control register
4142 D13.8.2   MSR CNTHCTL_EL2, <Xt> Counter-timer Hypervisor Control register
4153 D13.8.3   MRS <Xt>, CNTHP_CTL_EL2 Counter-timer Hypervisor Physical Timer Control register
4153 D13.8.3   MSR CNTHP_CTL_EL2, <Xt> Counter-timer Hypervisor Physical Timer Control register
4157 D13.8.4   MRS <Xt>, CNTHP_CVAL_EL2 Counter-timer Physical Timer CompareValue register (EL2)
4157 D13.8.4   MSR CNTHP_CVAL_EL2, <Xt> Counter-timer Physical Timer CompareValue register (EL2)
4161 D13.8.5   MRS <Xt>, CNTHP_TVAL_EL2 Counter-timer Ph ysical Timer TimerValue register (EL2)
4161 D13.8.5   MSR CNTHP_TVAL_EL2, <Xt> Counter-timer Ph ysical Timer TimerValue register (EL2)
4164 D13.8.6   MRS <Xt>, CNTHPS_CTL_EL2 Counter-timer Secure Physical Timer Control register (EL2)
4164 D13.8.6   MSR CNTHPS_CTL_EL2, <Xt> Counter-timer Secure Physical Timer Control register (EL2)
4168 D13.8.7   MRS <Xt>, CNTHPS_CVAL_EL2 Counter-timer Secure Physical Timer CompareValue register (EL2)
4168 D13.8.7   MSR CNTHPS_CVAL_EL2, <Xt> Counter-timer Secure Physical Timer CompareValue register (EL2)
4172 D13.8.8   MRS <Xt>, CNTHPS_TVAL_EL2 Counter-timer Secure  Physical Timer TimerValue register (EL2)
4172 D13.8.8   MSR CNTHPS_TVAL_EL2, <Xt> Counter-timer Secure  Physical Timer TimerValue register (EL2)
4176 D13.8.9   MRS <Xt>, CNTHV_CTL_EL2 Counter-timer Virtual Timer Control register (EL2)
4176 D13.8.9   MSR CNTHV_CTL_EL2, <Xt> Counter-timer Virtual Timer Control register (EL2)
4180 D13.8.10   MRS <Xt>, CNTHV_CVAL_EL2 Counter-timer Vi rtual Timer CompareValue register (EL2)
4180 D13.8.10   MSR CNTHV_CVAL_EL2, <Xt> Counter-timer Vi rtual Timer CompareValue register (EL2)
4183 D13.8.11   MRS <Xt>, CNTHV_TVAL_EL2 Counter-timer Virtual Timer TimerValue Register (EL2)
4183 D13.8.11   MSR CNTHV_TVAL_EL2, <Xt> Counter-timer Virtual Timer TimerValue Register (EL2)
4186 D13.8.12   MRS <Xt>, CNTHVS_CTL_EL2 Counter-timer Secure Virtual Timer Control register (EL2)
4186 D13.8.12   MSR CNTHVS_CTL_EL2, <Xt> Counter-timer Secure Virtual Timer Control register (EL2)
4190 D13.8.13   MRS <Xt>, CNTHVS_CVAL_EL2 Counter-timer Secure Virtual Timer CompareValue register (EL2)
4190 D13.8.13   MSR CNTHVS_CVAL_EL2, <Xt> Counter-timer Secure Virtual Timer CompareValue register (EL2)
4193 D13.8.14   MRS <Xt>, CNTHVS_TVAL_EL2 Counter-timer Secu re Virtual Timer TimerValue register (EL2)
4193 D13.8.14   MSR CNTHVS_TVAL_EL2, <Xt> Counter-timer Secu re Virtual Timer TimerValue register (EL2)
4197 D13.8.15   MRS <Xt>, CNTKCTL_EL1 Counter-timer Kernel Control register
4197 D13.8.15   MSR CNTKCTL_EL1, <Xt> Counter-timer Kernel Control register
4197 D13.8.15   MRS <Xt>, CNTKCTL_EL12 Counter-timer Kernel Control register
4197 D13.8.15   MSR CNTKCTL_EL12, <Xt> Counter-timer Kernel Control register
4202 D13.8.16   MRS <Xt>, CNTP_CTL_EL02 Counter-timer Physical Timer Control register
4202 D13.8.16   MSR CNTP_CTL_EL02, <Xt> Counter-timer Physical Timer Control register
4206 D13.8.17   MRS <Xt>, CNTP_CVAL_EL02 Counter-timer Physical Timer CompareValue register
4206 D13.8.17   MSR CNTP_CVAL_EL02, <Xt> Counter-timer Physical Timer CompareValue register
4210 D13.8.18   MRS <Xt>, CNTP_TVAL_EL02 Counter-timer Physical Timer TimerValue register
4210 D13.8.18   MSR CNTP_TVAL_EL02, <Xt> Counter-timer Physical Timer TimerValue register
4221 D13.8.22   MRS <Xt>, CNTPOFF_EL2 Counter-timer Physical Offset register
4221 D13.8.22   MSR CNTPOFF_EL2, <Xt> Counter-timer Physical Offset register
4227 D13.8.25   MRS <Xt>, CNTV_CTL_EL02 Counter-timer Virtual Timer Control register
4227 D13.8.25   MSR CNTV_CTL_EL02, <Xt> Counter-timer Virtual Timer Control register
4231 D13.8.26   MRS <Xt>, CNTV_CVAL_EL02 Counter-timer Virtual Timer CompareValue register
4231 D13.8.26   MSR CNTV_CVAL_EL02, <Xt> Counter-timer Virtual Timer CompareValue register
4235 D13.8.27   MRS <Xt>, CNTV_TVAL_EL02 Counter-timer Virtual Timer TimerValue register
4235 D13.8.27   MSR CNTV_TVAL_EL02, <Xt> Counter-timer Virtual Timer TimerValue register
4243 D13.8.30   MRS <Xt>, CNTVOFF_EL2 Counter-timer Virtual Offset register
4243 D13.8.30   MSR CNTVOFF_EL2, <Xt> Counter-timer Virtual Offset register
