P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  256 B
associativity 		4-way
n_set 			64
n_cache_line 	256
tag: 18, index: 6, offset: 8
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 200429 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	100457
0.n_loads 		78301
0.n_stores 		22156
0.n_hits 		95745
0.n_misses 		4712
0.hit_rate 		95.31
0.miss_rate 		4.69
0.n_upgrade_miss 	212
0.n_bus_snoops 	4374
0.n_snoop_hits 	777
0.n_writebacks 	0
Memory Traffic:
0.B_written_bus_to_cache 	1152000
0.B_written_cache_to_bus_wb 	0
0.B_written_cache_to_bus_wt 	88624
0.B_total_traffic_wb 	1152000
0.B_total_traffic_wt 	1240624
    *** Results for Core 1 ***
1.n_cpu_accesses 	99972
1.n_loads 		78017
1.n_stores 		21955
1.n_hits 		95598
1.n_misses 		4374
1.hit_rate 		95.62
1.miss_rate 		4.38
1.n_upgrade_miss 	205
1.n_bus_snoops 	4712
1.n_snoop_hits 	916
1.n_writebacks 	0
Memory Traffic:
1.B_written_bus_to_cache 	1067264
1.B_written_cache_to_bus_wb 	0
1.B_written_cache_to_bus_wt 	87820
1.B_total_traffic_wb 	1067264
1.B_total_traffic_wt 	1155084
