{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 08 15:38:53 2018 " "Info: Processing started: Sun Apr 08 15:38:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MY_CONTROLEDADD.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MY_CONTROLEDADD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MY_CONTROLEDADD " "Info: Found entity 1: MY_CONTROLEDADD" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MY_CONTROLEDADD " "Info: Elaborating entity \"MY_CONTROLEDADD\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MY_SCOUNTER8.bdf 1 1 " "Warning: Using design file MY_SCOUNTER8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MY_SCOUNTER8 " "Info: Found entity 1: MY_SCOUNTER8" {  } { { "MY_SCOUNTER8.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_SCOUNTER8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_SCOUNTER8 MY_SCOUNTER8:inst4 " "Info: Elaborating entity \"MY_SCOUNTER8\" for hierarchy \"MY_SCOUNTER8:inst4\"" {  } { { "MY_CONTROLEDADD.bdf" "inst4" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -168 232 328 88 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "SOUNTER2.bdf 1 1 " "Warning: Using design file SOUNTER2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SOUNTER2 " "Info: Found entity 1: SOUNTER2" {  } { { "SOUNTER2.bdf" "" { Schematic "C:/MY_CONTROLEDADD/SOUNTER2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOUNTER2 MY_SCOUNTER8:inst4\|SOUNTER2:inst3 " "Info: Elaborating entity \"SOUNTER2\" for hierarchy \"MY_SCOUNTER8:inst4\|SOUNTER2:inst3\"" {  } { { "MY_SCOUNTER8.bdf" "inst3" { Schematic "C:/MY_CONTROLEDADD/MY_SCOUNTER8.bdf" { { 752 480 576 912 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MY_DATASELECTOR1.bdf 1 1 " "Warning: Using design file MY_DATASELECTOR1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MY_DATASELECTOR1 " "Info: Found entity 1: MY_DATASELECTOR1" {  } { { "MY_DATASELECTOR1.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_DATASELECTOR1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_DATASELECTOR1 MY_SCOUNTER8:inst4\|SOUNTER2:inst3\|MY_DATASELECTOR1:inst2 " "Info: Elaborating entity \"MY_DATASELECTOR1\" for hierarchy \"MY_SCOUNTER8:inst4\|SOUNTER2:inst3\|MY_DATASELECTOR1:inst2\"" {  } { { "SOUNTER2.bdf" "inst2" { Schematic "C:/MY_CONTROLEDADD/SOUNTER2.bdf" { { 208 296 424 304 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MY_REGISTER.bdf 1 1 " "Warning: Using design file MY_REGISTER.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MY_REGISTER " "Info: Found entity 1: MY_REGISTER" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_REGISTER MY_REGISTER:inst2 " "Info: Elaborating entity \"MY_REGISTER\" for hierarchy \"MY_REGISTER:inst2\"" {  } { { "MY_CONTROLEDADD.bdf" "inst2" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 200 776 872 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MY_BINGXINGADD.bdf 1 1 " "Warning: Using design file MY_BINGXINGADD.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MY_BINGXINGADD " "Info: Found entity 1: MY_BINGXINGADD" {  } { { "MY_BINGXINGADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_BINGXINGADD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_BINGXINGADD MY_BINGXINGADD:inst3 " "Info: Elaborating entity \"MY_BINGXINGADD\" for hierarchy \"MY_BINGXINGADD:inst3\"" {  } { { "MY_CONTROLEDADD.bdf" "inst3" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 344 552 648 760 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 MY_BINGXINGADD:inst3\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"MY_BINGXINGADD:inst3\|74181:inst\"" {  } { { "MY_BINGXINGADD.bdf" "inst" { Schematic "C:/MY_CONTROLEDADD/MY_BINGXINGADD.bdf" { { 24 296 416 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MY_BINGXINGADD:inst3\|74181:inst " "Info: Elaborated megafunction instantiation \"MY_BINGXINGADD:inst3\|74181:inst\"" {  } { { "MY_BINGXINGADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_BINGXINGADD.bdf" { { 24 296 416 280 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 MY_BINGXINGADD:inst3\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"MY_BINGXINGADD:inst3\|74182:inst2\"" {  } { { "MY_BINGXINGADD.bdf" "inst2" { Schematic "C:/MY_CONTROLEDADD/MY_BINGXINGADD.bdf" { { 184 616 720 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MY_BINGXINGADD:inst3\|74182:inst2 " "Info: Elaborated megafunction instantiation \"MY_BINGXINGADD:inst3\|74182:inst2\"" {  } { { "MY_BINGXINGADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_BINGXINGADD.bdf" { { 184 616 720 360 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "30 " "Info: Ignored 30 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Info: Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Info: Implemented 64 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 08 15:38:55 2018 " "Info: Processing ended: Sun Apr 08 15:38:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 08 15:38:57 2018 " "Info: Processing started: Sun Apr 08 15:38:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "MY_CONTROLEDADD EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"MY_CONTROLEDADD\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 38 " "Warning: No exact pin location assignment(s) for 2 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Info: Pin RD not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { RD } } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -312 528 704 -296 "RD" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPIR " "Info: Pin CPIR not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { CPIR } } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -296 528 704 -280 "CPIR" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPIR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CK (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node CK (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Info: Destination node inst13" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Info: Destination node inst11" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 168 48 112 216 "inst12" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RD " "Info: Destination node RD" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { RD } } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -312 528 704 -296 "RD" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPIR " "Info: Destination node CPIR" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { CPIR } } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -296 528 704 -280 "CPIR" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { CK } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 168 48 112 216 "inst12" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 22 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 27 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 13 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 13 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 8 28 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.089 ns register register " "Info: Estimated most critical path is register to register delay of 7.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_REGISTER:inst\|inst5 1 REG LAB_X29_Y9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y9; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 480 376 440 560 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.651 ns) 1.187 ns MY_BINGXINGADD:inst3\|74181:inst\|45~17 2 COMB LAB_X28_Y9 4 " "Info: 2: + IC(0.536 ns) + CELL(0.651 ns) = 1.187 ns; Loc. = LAB_X28_Y9; Fanout = 4; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|45~17'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { MY_REGISTER:inst|inst5 MY_BINGXINGADD:inst3|74181:inst|45~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.206 ns) 2.304 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~84 3 COMB LAB_X29_Y9 1 " "Info: 3: + IC(0.911 ns) + CELL(0.206 ns) = 2.304 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~84'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.651 ns) 3.832 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~85 4 COMB LAB_X29_Y10 3 " "Info: 4: + IC(0.877 ns) + CELL(0.651 ns) = 3.832 ns; Loc. = LAB_X29_Y10; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~85'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 4.643 ns MY_BINGXINGADD:inst3\|74181:inst1\|75~107 5 COMB LAB_X29_Y10 2 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 4.643 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|75~107'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.624 ns) 6.171 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~157 6 COMB LAB_X29_Y9 1 " "Info: 6: + IC(0.904 ns) + CELL(0.624 ns) = 6.171 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~157'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 6.981 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~160 7 COMB LAB_X29_Y9 1 " "Info: 7: + IC(0.187 ns) + CELL(0.623 ns) = 6.981 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~160'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.089 ns MY_REGISTER:inst2\|inst 8 REG LAB_X29_Y9 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.089 ns; Loc. = LAB_X29_Y9; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.487 ns ( 49.19 % ) " "Info: Total cell delay = 3.487 ns ( 49.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.602 ns ( 50.81 % ) " "Info: Total interconnect delay = 3.602 ns ( 50.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.089 ns" { MY_REGISTER:inst|inst5 MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Warning: Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B0 0 " "Info: Pin \"B0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1 0 " "Info: Pin \"B1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2 0 " "Info: Pin \"B2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B3 0 " "Info: Pin \"B3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B4 0 " "Info: Pin \"B4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B5 0 " "Info: Pin \"B5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B6 0 " "Info: Pin \"B6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B7 0 " "Info: Pin \"B7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPIR 0 " "Info: Pin \"CPIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 08 15:39:00 2018 " "Info: Processing ended: Sun Apr 08 15:39:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 08 15:39:02 2018 " "Info: Processing started: Sun Apr 08 15:39:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 08 15:39:03 2018 " "Info: Processing ended: Sun Apr 08 15:39:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 08 15:39:05 2018 " "Info: Processing started: Sun Apr 08 15:39:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 248 -264 -96 264 "CPR2" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 136 -264 -96 152 "CPR0" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 192 -264 -96 208 "CPR1" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 168 48 112 216 "inst12" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register MY_REGISTER:inst\|inst6 register MY_REGISTER:inst2\|inst 151.17 MHz 6.615 ns Internal " "Info: Clock \"CK\" has Internal fmax of 151.17 MHz between source register \"MY_REGISTER:inst\|inst6\" and destination register \"MY_REGISTER:inst2\|inst\" (period= 6.615 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.257 ns + Longest register register " "Info: + Longest register to register delay is 6.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_REGISTER:inst\|inst6 1 REG LCFF_X29_Y9_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_REGISTER:inst|inst6 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 576 376 440 656 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.206 ns) 0.946 ns MY_BINGXINGADD:inst3\|74181:inst\|44~17 2 COMB LCCOMB_X28_Y9_N22 2 " "Info: 2: + IC(0.740 ns) + CELL(0.206 ns) = 0.946 ns; Loc. = LCCOMB_X28_Y9_N22; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|44~17'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { MY_REGISTER:inst|inst6 MY_BINGXINGADD:inst3|74181:inst|44~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.615 ns) 2.642 ns MY_BINGXINGADD:inst3\|74181:inst\|75~308 3 COMB LCCOMB_X29_Y10_N10 3 " "Info: 3: + IC(1.081 ns) + CELL(0.615 ns) = 2.642 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|75~308'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { MY_BINGXINGADD:inst3|74181:inst|44~17 MY_BINGXINGADD:inst3|74181:inst|75~308 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.615 ns) 3.673 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X29_Y10_N28 3 " "Info: 4: + IC(0.416 ns) + CELL(0.615 ns) = 3.673 ns; Loc. = LCCOMB_X29_Y10_N28; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~85'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { MY_BINGXINGADD:inst3|74181:inst|75~308 MY_BINGXINGADD:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.265 ns MY_BINGXINGADD:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X29_Y10_N22 2 " "Info: 5: + IC(0.386 ns) + CELL(0.206 ns) = 4.265 ns; Loc. = LCCOMB_X29_Y10_N22; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|75~107'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 5.591 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X29_Y9_N12 1 " "Info: 6: + IC(1.120 ns) + CELL(0.206 ns) = 5.591 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~157'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 6.149 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X29_Y9_N8 1 " "Info: 7: + IC(0.352 ns) + CELL(0.206 ns) = 6.149 ns; Loc. = LCCOMB_X29_Y9_N8; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~160'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.257 ns MY_REGISTER:inst2\|inst 8 REG LCFF_X29_Y9_N9 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.257 ns; Loc. = LCFF_X29_Y9_N9; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.162 ns ( 34.55 % ) " "Info: Total cell delay = 2.162 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.095 ns ( 65.45 % ) " "Info: Total interconnect delay = 4.095 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { MY_REGISTER:inst|inst6 MY_BINGXINGADD:inst3|74181:inst|44~17 MY_BINGXINGADD:inst3|74181:inst|75~308 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { MY_REGISTER:inst|inst6 {} MY_BINGXINGADD:inst3|74181:inst|44~17 {} MY_BINGXINGADD:inst3|74181:inst|75~308 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.740ns 1.081ns 0.416ns 0.386ns 1.120ns 0.352ns 0.000ns } { 0.000ns 0.206ns 0.615ns 0.615ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.094 ns - Smallest " "Info: - Smallest clock skew is -0.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 6.888 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 6.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.499 ns) 3.861 ns inst13 2 COMB LCCOMB_X33_Y5_N0 1 " "Info: 2: + IC(2.212 ns) + CELL(0.499 ns) = 3.861 ns; Loc. = LCCOMB_X33_Y5_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { CK inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.000 ns) 5.344 ns inst13~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.483 ns) + CELL(0.000 ns) = 5.344 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 6.888 ns MY_REGISTER:inst2\|inst 4 REG LCFF_X29_Y9_N9 1 " "Info: 4: + IC(0.878 ns) + CELL(0.666 ns) = 6.888 ns; Loc. = LCFF_X29_Y9_N9; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 33.61 % ) " "Info: Total cell delay = 2.315 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.573 ns ( 66.39 % ) " "Info: Total interconnect delay = 4.573 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 2.212ns 1.483ns 0.878ns } { 0.000ns 1.150ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 6.982 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 6.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.202 ns) 2.763 ns inst11 2 COMB LCCOMB_X33_Y5_N18 1 " "Info: 2: + IC(1.411 ns) + CELL(0.202 ns) = 2.763 ns; Loc. = LCCOMB_X33_Y5_N18; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { CK inst11 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.675 ns) + CELL(0.000 ns) 5.438 ns inst11~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.675 ns) + CELL(0.000 ns) = 5.438 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 6.982 ns MY_REGISTER:inst\|inst6 4 REG LCFF_X29_Y9_N21 2 " "Info: 4: + IC(0.878 ns) + CELL(0.666 ns) = 6.982 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst11~clkctrl MY_REGISTER:inst|inst6 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 576 376 440 656 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 28.90 % ) " "Info: Total cell delay = 2.018 ns ( 28.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.10 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst6 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst6 {} } { 0.000ns 0.000ns 1.411ns 2.675ns 0.878ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 2.212ns 1.483ns 0.878ns } { 0.000ns 1.150ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst6 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst6 {} } { 0.000ns 0.000ns 1.411ns 2.675ns 0.878ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 576 376 440 656 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { MY_REGISTER:inst|inst6 MY_BINGXINGADD:inst3|74181:inst|44~17 MY_BINGXINGADD:inst3|74181:inst|75~308 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { MY_REGISTER:inst|inst6 {} MY_BINGXINGADD:inst3|74181:inst|44~17 {} MY_BINGXINGADD:inst3|74181:inst|75~308 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.740ns 1.081ns 0.416ns 0.386ns 1.120ns 0.352ns 0.000ns } { 0.000ns 0.206ns 0.615ns 0.615ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 2.212ns 1.483ns 0.878ns } { 0.000ns 1.150ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst6 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst6 {} } { 0.000ns 0.000ns 1.411ns 2.675ns 0.878ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MY_REGISTER:inst2\|inst S2 CPR2 8.482 ns register " "Info: tsu for register \"MY_REGISTER:inst2\|inst\" (data pin = \"S2\", clock pin = \"CPR2\") is 8.482 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.155 ns + Longest pin register " "Info: + Longest pin to register delay is 14.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns S2 1 PIN PIN_87 8 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 8; PIN Node = 'S2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 848 -256 -88 864 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.820 ns) + CELL(0.651 ns) 8.445 ns MY_BINGXINGADD:inst3\|74181:inst\|47~51 2 COMB LCCOMB_X29_Y9_N20 2 " "Info: 2: + IC(6.820 ns) + CELL(0.651 ns) = 8.445 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|47~51'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.471 ns" { S2 MY_BINGXINGADD:inst3|74181:inst|47~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.651 ns) 10.540 ns MY_BINGXINGADD:inst3\|74181:inst\|75~308 3 COMB LCCOMB_X29_Y10_N10 3 " "Info: 3: + IC(1.444 ns) + CELL(0.651 ns) = 10.540 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|75~308'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { MY_BINGXINGADD:inst3|74181:inst|47~51 MY_BINGXINGADD:inst3|74181:inst|75~308 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.615 ns) 11.571 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X29_Y10_N28 3 " "Info: 4: + IC(0.416 ns) + CELL(0.615 ns) = 11.571 ns; Loc. = LCCOMB_X29_Y10_N28; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~85'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { MY_BINGXINGADD:inst3|74181:inst|75~308 MY_BINGXINGADD:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 12.163 ns MY_BINGXINGADD:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X29_Y10_N22 2 " "Info: 5: + IC(0.386 ns) + CELL(0.206 ns) = 12.163 ns; Loc. = LCCOMB_X29_Y10_N22; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|75~107'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 13.489 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X29_Y9_N12 1 " "Info: 6: + IC(1.120 ns) + CELL(0.206 ns) = 13.489 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~157'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 14.047 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X29_Y9_N8 1 " "Info: 7: + IC(0.352 ns) + CELL(0.206 ns) = 14.047 ns; Loc. = LCCOMB_X29_Y9_N8; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~160'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 14.155 ns MY_REGISTER:inst2\|inst 8 REG LCFF_X29_Y9_N9 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 14.155 ns; Loc. = LCFF_X29_Y9_N9; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.617 ns ( 25.55 % ) " "Info: Total cell delay = 3.617 ns ( 25.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.538 ns ( 74.45 % ) " "Info: Total interconnect delay = 10.538 ns ( 74.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.155 ns" { S2 MY_BINGXINGADD:inst3|74181:inst|47~51 MY_BINGXINGADD:inst3|74181:inst|75~308 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "14.155 ns" { S2 {} S2~combout {} MY_BINGXINGADD:inst3|74181:inst|47~51 {} MY_BINGXINGADD:inst3|74181:inst|75~308 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 6.820ns 1.444ns 0.416ns 0.386ns 1.120ns 0.352ns 0.000ns } { 0.000ns 0.974ns 0.651ns 0.651ns 0.615ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 5.633 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR2\" to destination register is 5.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CPR2 1 CLK PIN_105 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 1; CLK Node = 'CPR2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 248 -264 -96 264 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.206 ns) 2.606 ns inst13 2 COMB LCCOMB_X33_Y5_N0 1 " "Info: 2: + IC(1.395 ns) + CELL(0.206 ns) = 2.606 ns; Loc. = LCCOMB_X33_Y5_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { CPR2 inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.000 ns) 4.089 ns inst13~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.483 ns) + CELL(0.000 ns) = 4.089 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 5.633 ns MY_REGISTER:inst2\|inst 4 REG LCFF_X29_Y9_N9 1 " "Info: 4: + IC(0.878 ns) + CELL(0.666 ns) = 5.633 ns; Loc. = LCFF_X29_Y9_N9; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 33.32 % ) " "Info: Total cell delay = 1.877 ns ( 33.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.756 ns ( 66.68 % ) " "Info: Total interconnect delay = 3.756 ns ( 66.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { CPR2 inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.395ns 1.483ns 0.878ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.155 ns" { S2 MY_BINGXINGADD:inst3|74181:inst|47~51 MY_BINGXINGADD:inst3|74181:inst|75~308 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "14.155 ns" { S2 {} S2~combout {} MY_BINGXINGADD:inst3|74181:inst|47~51 {} MY_BINGXINGADD:inst3|74181:inst|75~308 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 6.820ns 1.444ns 0.416ns 0.386ns 1.120ns 0.352ns 0.000ns } { 0.000ns 0.974ns 0.651ns 0.651ns 0.615ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { CPR2 inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.395ns 1.483ns 0.878ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK B5 MY_REGISTER:inst2\|inst2 14.667 ns register " "Info: tco from clock \"CK\" to destination pin \"B5\" through register \"MY_REGISTER:inst2\|inst2\" is 14.667 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 6.888 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 6.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.499 ns) 3.861 ns inst13 2 COMB LCCOMB_X33_Y5_N0 1 " "Info: 2: + IC(2.212 ns) + CELL(0.499 ns) = 3.861 ns; Loc. = LCCOMB_X33_Y5_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { CK inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.000 ns) 5.344 ns inst13~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.483 ns) + CELL(0.000 ns) = 5.344 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 6.888 ns MY_REGISTER:inst2\|inst2 4 REG LCFF_X29_Y9_N5 1 " "Info: 4: + IC(0.878 ns) + CELL(0.666 ns) = 6.888 ns; Loc. = LCFF_X29_Y9_N5; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst13~clkctrl MY_REGISTER:inst2|inst2 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 192 376 440 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 33.61 % ) " "Info: Total cell delay = 2.315 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.573 ns ( 66.39 % ) " "Info: Total interconnect delay = 4.573 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst2 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst2 {} } { 0.000ns 0.000ns 2.212ns 1.483ns 0.878ns } { 0.000ns 1.150ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 192 376 440 272 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.475 ns + Longest register pin " "Info: + Longest register to pin delay is 7.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_REGISTER:inst2\|inst2 1 REG LCFF_X29_Y9_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N5; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_REGISTER:inst2|inst2 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 192 376 440 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.369 ns) + CELL(3.106 ns) 7.475 ns B5 2 PIN PIN_41 0 " "Info: 2: + IC(4.369 ns) + CELL(3.106 ns) = 7.475 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'B5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.475 ns" { MY_REGISTER:inst2|inst2 B5 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 256 1000 1176 272 "B5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 41.55 % ) " "Info: Total cell delay = 3.106 ns ( 41.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.369 ns ( 58.45 % ) " "Info: Total interconnect delay = 4.369 ns ( 58.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.475 ns" { MY_REGISTER:inst2|inst2 B5 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.475 ns" { MY_REGISTER:inst2|inst2 {} B5 {} } { 0.000ns 4.369ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst2 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst2 {} } { 0.000ns 0.000ns 2.212ns 1.483ns 0.878ns } { 0.000ns 1.150ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.475 ns" { MY_REGISTER:inst2|inst2 B5 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.475 ns" { MY_REGISTER:inst2|inst2 {} B5 {} } { 0.000ns 4.369ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CK RD 6.250 ns Longest " "Info: Longest tpd from source pin \"CK\" to destination pin \"RD\" is 6.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.004 ns) + CELL(3.096 ns) 6.250 ns RD 2 PIN PIN_128 0 " "Info: 2: + IC(2.004 ns) + CELL(3.096 ns) = 6.250 ns; Loc. = PIN_128; Fanout = 0; PIN Node = 'RD'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CK RD } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -312 528 704 -296 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.246 ns ( 67.94 % ) " "Info: Total cell delay = 4.246 ns ( 67.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.004 ns ( 32.06 % ) " "Info: Total interconnect delay = 2.004 ns ( 32.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { CK RD } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { CK {} CK~combout {} RD {} } { 0.000ns 0.000ns 2.004ns } { 0.000ns 1.150ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MY_REGISTER:inst\|inst1 A6 CK -0.242 ns register " "Info: th for register \"MY_REGISTER:inst\|inst1\" (data pin = \"A6\", clock pin = \"CK\") is -0.242 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 6.982 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 6.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.202 ns) 2.763 ns inst11 2 COMB LCCOMB_X33_Y5_N18 1 " "Info: 2: + IC(1.411 ns) + CELL(0.202 ns) = 2.763 ns; Loc. = LCCOMB_X33_Y5_N18; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { CK inst11 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.675 ns) + CELL(0.000 ns) 5.438 ns inst11~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.675 ns) + CELL(0.000 ns) = 5.438 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 6.982 ns MY_REGISTER:inst\|inst1 4 REG LCFF_X29_Y9_N27 2 " "Info: 4: + IC(0.878 ns) + CELL(0.666 ns) = 6.982 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst11~clkctrl MY_REGISTER:inst|inst1 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 96 376 440 176 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 28.90 % ) " "Info: Total cell delay = 2.018 ns ( 28.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.10 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst1 {} } { 0.000ns 0.000ns 1.411ns 2.675ns 0.878ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 96 376 440 176 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.530 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns A6 1 PIN PIN_118 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 2; PIN Node = 'A6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_CONTROLEDADD.bdf" { { 360 -264 -96 376 "A6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.075 ns) + CELL(0.460 ns) 7.530 ns MY_REGISTER:inst\|inst1 2 REG LCFF_X29_Y9_N27 2 " "Info: 2: + IC(6.075 ns) + CELL(0.460 ns) = 7.530 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.535 ns" { A6 MY_REGISTER:inst|inst1 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/MY_CONTROLEDADD/MY_REGISTER.bdf" { { 96 376 440 176 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 19.32 % ) " "Info: Total cell delay = 1.455 ns ( 19.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.075 ns ( 80.68 % ) " "Info: Total interconnect delay = 6.075 ns ( 80.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.530 ns" { A6 MY_REGISTER:inst|inst1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.530 ns" { A6 {} A6~combout {} MY_REGISTER:inst|inst1 {} } { 0.000ns 0.000ns 6.075ns } { 0.000ns 0.995ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst1 {} } { 0.000ns 0.000ns 1.411ns 2.675ns 0.878ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.530 ns" { A6 MY_REGISTER:inst|inst1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.530 ns" { A6 {} A6~combout {} MY_REGISTER:inst|inst1 {} } { 0.000ns 0.000ns 6.075ns } { 0.000ns 0.995ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 08 15:39:05 2018 " "Info: Processing ended: Sun Apr 08 15:39:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
