Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Mon Sep 23 10:25:25 2024
| Host             : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file topArbPUF_m_power_routed.rpt -pb topArbPUF_m_power_summary_routed.pb -rpx topArbPUF_m_power_routed.rpx
| Design           : topArbPUF_m
| Device           : xczu3eg-sbva484-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.856        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.628        |
| Device Static (W)        | 0.228        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 94.9         |
| Junction Temperature (C) | 30.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.507 |      601 |       --- |             --- |
|   LUT as Logic |     0.496 |      530 |     70560 |            0.75 |
|   Register     |     0.011 |       52 |    141120 |            0.04 |
|   BUFG         |    <0.001 |        1 |        24 |            4.17 |
|   Others       |     0.000 |       18 |       --- |             --- |
| Signals        |     0.683 |      617 |       --- |             --- |
| I/O            |     0.437 |       43 |        82 |           52.44 |
| Static Power   |     0.228 |          |           |                 |
| Total          |     1.856 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     1.457 |       1.404 |      0.053 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.164 |       0.137 |      0.027 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.048 |       0.000 |      0.048 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.057 |       0.032 |      0.025 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.145 |       0.145 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.006 |       0.000 |      0.006 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| topArbPUF_m                  |     1.628 |
|   ARBITER_PUF                |     0.592 |
|     RESP[0].RESP_INST        |     0.071 |
|       SW_BLK[10].SW_BLK_INST |     0.003 |
|       SW_BLK[11].SW_BLK_INST |     0.003 |
|       SW_BLK[12].SW_BLK_INST |     0.002 |
|       SW_BLK[13].SW_BLK_INST |     0.003 |
|       SW_BLK[14].SW_BLK_INST |     0.002 |
|       SW_BLK[15].SW_BLK_INST |     0.003 |
|       SW_BLK[16].SW_BLK_INST |     0.002 |
|       SW_BLK[17].SW_BLK_INST |     0.002 |
|       SW_BLK[18].SW_BLK_INST |     0.003 |
|       SW_BLK[19].SW_BLK_INST |     0.002 |
|       SW_BLK[1].SW_BLK_INST  |     0.002 |
|       SW_BLK[20].SW_BLK_INST |     0.002 |
|       SW_BLK[21].SW_BLK_INST |     0.002 |
|       SW_BLK[22].SW_BLK_INST |     0.002 |
|       SW_BLK[23].SW_BLK_INST |     0.001 |
|       SW_BLK[24].SW_BLK_INST |     0.002 |
|       SW_BLK[25].SW_BLK_INST |     0.001 |
|       SW_BLK[26].SW_BLK_INST |     0.002 |
|       SW_BLK[27].SW_BLK_INST |     0.002 |
|       SW_BLK[28].SW_BLK_INST |     0.002 |
|       SW_BLK[29].SW_BLK_INST |     0.002 |
|       SW_BLK[2].SW_BLK_INST  |     0.002 |
|       SW_BLK[30].SW_BLK_INST |     0.002 |
|       SW_BLK[31].SW_BLK_INST |     0.002 |
|       SW_BLK[32].SW_BLK_INST |     0.002 |
|       SW_BLK[3].SW_BLK_INST  |     0.003 |
|       SW_BLK[4].SW_BLK_INST  |     0.003 |
|       SW_BLK[5].SW_BLK_INST  |     0.003 |
|       SW_BLK[6].SW_BLK_INST  |     0.002 |
|       SW_BLK[7].SW_BLK_INST  |     0.003 |
|       SW_BLK[8].SW_BLK_INST  |     0.002 |
|       SW_BLK[9].SW_BLK_INST  |     0.002 |
|     RESP[1].RESP_INST        |     0.074 |
|       SW_BLK[10].SW_BLK_INST |     0.003 |
|       SW_BLK[11].SW_BLK_INST |     0.002 |
|       SW_BLK[12].SW_BLK_INST |     0.003 |
|       SW_BLK[13].SW_BLK_INST |     0.003 |
|       SW_BLK[14].SW_BLK_INST |     0.003 |
|       SW_BLK[15].SW_BLK_INST |     0.003 |
|       SW_BLK[16].SW_BLK_INST |     0.002 |
|       SW_BLK[17].SW_BLK_INST |     0.002 |
|       SW_BLK[18].SW_BLK_INST |     0.003 |
|       SW_BLK[19].SW_BLK_INST |     0.003 |
|       SW_BLK[1].SW_BLK_INST  |     0.002 |
|       SW_BLK[20].SW_BLK_INST |     0.003 |
|       SW_BLK[21].SW_BLK_INST |     0.003 |
|       SW_BLK[22].SW_BLK_INST |     0.003 |
|       SW_BLK[23].SW_BLK_INST |     0.001 |
|       SW_BLK[24].SW_BLK_INST |     0.002 |
|       SW_BLK[25].SW_BLK_INST |     0.001 |
|       SW_BLK[26].SW_BLK_INST |     0.002 |
|       SW_BLK[27].SW_BLK_INST |     0.002 |
|       SW_BLK[28].SW_BLK_INST |     0.002 |
|       SW_BLK[29].SW_BLK_INST |     0.001 |
|       SW_BLK[2].SW_BLK_INST  |     0.003 |
|       SW_BLK[30].SW_BLK_INST |     0.002 |
|       SW_BLK[31].SW_BLK_INST |     0.002 |
|       SW_BLK[32].SW_BLK_INST |     0.002 |
|       SW_BLK[3].SW_BLK_INST  |     0.002 |
|       SW_BLK[4].SW_BLK_INST  |     0.002 |
|       SW_BLK[5].SW_BLK_INST  |     0.003 |
|       SW_BLK[6].SW_BLK_INST  |     0.002 |
|       SW_BLK[7].SW_BLK_INST  |     0.003 |
|       SW_BLK[8].SW_BLK_INST  |     0.002 |
|       SW_BLK[9].SW_BLK_INST  |     0.003 |
|     RESP[2].RESP_INST        |     0.073 |
|       SW_BLK[10].SW_BLK_INST |     0.003 |
|       SW_BLK[11].SW_BLK_INST |     0.002 |
|       SW_BLK[12].SW_BLK_INST |     0.002 |
|       SW_BLK[13].SW_BLK_INST |     0.003 |
|       SW_BLK[14].SW_BLK_INST |     0.002 |
|       SW_BLK[15].SW_BLK_INST |     0.003 |
|       SW_BLK[16].SW_BLK_INST |     0.002 |
|       SW_BLK[17].SW_BLK_INST |     0.002 |
|       SW_BLK[18].SW_BLK_INST |     0.003 |
|       SW_BLK[19].SW_BLK_INST |     0.003 |
|       SW_BLK[1].SW_BLK_INST  |     0.002 |
|       SW_BLK[20].SW_BLK_INST |     0.003 |
|       SW_BLK[21].SW_BLK_INST |     0.002 |
|       SW_BLK[22].SW_BLK_INST |     0.003 |
|       SW_BLK[23].SW_BLK_INST |     0.002 |
|       SW_BLK[24].SW_BLK_INST |     0.002 |
|       SW_BLK[25].SW_BLK_INST |     0.002 |
|       SW_BLK[26].SW_BLK_INST |     0.002 |
|       SW_BLK[27].SW_BLK_INST |     0.002 |
|       SW_BLK[28].SW_BLK_INST |     0.002 |
|       SW_BLK[29].SW_BLK_INST |     0.002 |
|       SW_BLK[2].SW_BLK_INST  |     0.003 |
|       SW_BLK[30].SW_BLK_INST |     0.002 |
|       SW_BLK[31].SW_BLK_INST |     0.002 |
|       SW_BLK[32].SW_BLK_INST |     0.002 |
|       SW_BLK[3].SW_BLK_INST  |     0.003 |
|       SW_BLK[4].SW_BLK_INST  |     0.002 |
|       SW_BLK[5].SW_BLK_INST  |     0.002 |
|       SW_BLK[6].SW_BLK_INST  |     0.003 |
|       SW_BLK[7].SW_BLK_INST  |     0.003 |
|       SW_BLK[8].SW_BLK_INST  |     0.002 |
|       SW_BLK[9].SW_BLK_INST  |     0.002 |
|     RESP[3].RESP_INST        |     0.073 |
|       SW_BLK[10].SW_BLK_INST |     0.003 |
|       SW_BLK[11].SW_BLK_INST |     0.002 |
|       SW_BLK[12].SW_BLK_INST |     0.003 |
|       SW_BLK[13].SW_BLK_INST |     0.003 |
|       SW_BLK[14].SW_BLK_INST |     0.002 |
|       SW_BLK[15].SW_BLK_INST |     0.003 |
|       SW_BLK[16].SW_BLK_INST |     0.002 |
|       SW_BLK[17].SW_BLK_INST |     0.003 |
|       SW_BLK[18].SW_BLK_INST |     0.003 |
|       SW_BLK[19].SW_BLK_INST |     0.002 |
|       SW_BLK[1].SW_BLK_INST  |     0.002 |
|       SW_BLK[20].SW_BLK_INST |     0.003 |
|       SW_BLK[21].SW_BLK_INST |     0.003 |
|       SW_BLK[22].SW_BLK_INST |     0.003 |
|       SW_BLK[23].SW_BLK_INST |     0.001 |
|       SW_BLK[24].SW_BLK_INST |     0.002 |
|       SW_BLK[25].SW_BLK_INST |     0.001 |
|       SW_BLK[26].SW_BLK_INST |     0.002 |
|       SW_BLK[27].SW_BLK_INST |     0.002 |
|       SW_BLK[28].SW_BLK_INST |     0.002 |
|       SW_BLK[29].SW_BLK_INST |     0.002 |
|       SW_BLK[2].SW_BLK_INST  |     0.003 |
|       SW_BLK[30].SW_BLK_INST |     0.002 |
|       SW_BLK[31].SW_BLK_INST |     0.002 |
|       SW_BLK[32].SW_BLK_INST |     0.002 |
|       SW_BLK[3].SW_BLK_INST  |     0.002 |
|       SW_BLK[4].SW_BLK_INST  |     0.002 |
|       SW_BLK[5].SW_BLK_INST  |     0.002 |
|       SW_BLK[6].SW_BLK_INST  |     0.002 |
|       SW_BLK[7].SW_BLK_INST  |     0.003 |
|       SW_BLK[8].SW_BLK_INST  |     0.002 |
|       SW_BLK[9].SW_BLK_INST  |     0.003 |
|     RESP[4].RESP_INST        |     0.074 |
|       SW_BLK[10].SW_BLK_INST |     0.003 |
|       SW_BLK[11].SW_BLK_INST |     0.002 |
|       SW_BLK[12].SW_BLK_INST |     0.002 |
|       SW_BLK[13].SW_BLK_INST |     0.003 |
|       SW_BLK[14].SW_BLK_INST |     0.002 |
|       SW_BLK[15].SW_BLK_INST |     0.003 |
|       SW_BLK[16].SW_BLK_INST |     0.002 |
|       SW_BLK[17].SW_BLK_INST |     0.002 |
|       SW_BLK[18].SW_BLK_INST |     0.003 |
|       SW_BLK[19].SW_BLK_INST |     0.003 |
|       SW_BLK[1].SW_BLK_INST  |     0.002 |
|       SW_BLK[20].SW_BLK_INST |     0.003 |
|       SW_BLK[21].SW_BLK_INST |     0.002 |
|       SW_BLK[22].SW_BLK_INST |     0.003 |
|       SW_BLK[23].SW_BLK_INST |     0.002 |
|       SW_BLK[24].SW_BLK_INST |     0.002 |
|       SW_BLK[25].SW_BLK_INST |     0.002 |
|       SW_BLK[26].SW_BLK_INST |     0.002 |
|       SW_BLK[27].SW_BLK_INST |     0.002 |
|       SW_BLK[28].SW_BLK_INST |     0.002 |
|       SW_BLK[29].SW_BLK_INST |     0.002 |
|       SW_BLK[2].SW_BLK_INST  |     0.003 |
|       SW_BLK[30].SW_BLK_INST |     0.002 |
|       SW_BLK[31].SW_BLK_INST |     0.002 |
|       SW_BLK[32].SW_BLK_INST |     0.002 |
|       SW_BLK[3].SW_BLK_INST  |     0.002 |
|       SW_BLK[4].SW_BLK_INST  |     0.003 |
|       SW_BLK[5].SW_BLK_INST  |     0.003 |
|       SW_BLK[6].SW_BLK_INST  |     0.002 |
|       SW_BLK[7].SW_BLK_INST  |     0.003 |
|       SW_BLK[8].SW_BLK_INST  |     0.002 |
|       SW_BLK[9].SW_BLK_INST  |     0.002 |
|     RESP[5].RESP_INST        |     0.075 |
|       SW_BLK[10].SW_BLK_INST |     0.003 |
|       SW_BLK[11].SW_BLK_INST |     0.003 |
|       SW_BLK[12].SW_BLK_INST |     0.003 |
|       SW_BLK[13].SW_BLK_INST |     0.003 |
|       SW_BLK[14].SW_BLK_INST |     0.003 |
|       SW_BLK[15].SW_BLK_INST |     0.003 |
|       SW_BLK[16].SW_BLK_INST |     0.002 |
|       SW_BLK[17].SW_BLK_INST |     0.002 |
|       SW_BLK[18].SW_BLK_INST |     0.003 |
|       SW_BLK[19].SW_BLK_INST |     0.002 |
|       SW_BLK[1].SW_BLK_INST  |     0.002 |
|       SW_BLK[20].SW_BLK_INST |     0.003 |
|       SW_BLK[21].SW_BLK_INST |     0.003 |
|       SW_BLK[22].SW_BLK_INST |     0.003 |
|       SW_BLK[23].SW_BLK_INST |     0.001 |
|       SW_BLK[24].SW_BLK_INST |     0.002 |
|       SW_BLK[25].SW_BLK_INST |     0.001 |
|       SW_BLK[26].SW_BLK_INST |     0.002 |
|       SW_BLK[27].SW_BLK_INST |     0.002 |
|       SW_BLK[28].SW_BLK_INST |     0.002 |
|       SW_BLK[29].SW_BLK_INST |     0.002 |
|       SW_BLK[2].SW_BLK_INST  |     0.003 |
|       SW_BLK[30].SW_BLK_INST |     0.002 |
|       SW_BLK[31].SW_BLK_INST |     0.002 |
|       SW_BLK[32].SW_BLK_INST |     0.002 |
|       SW_BLK[3].SW_BLK_INST  |     0.002 |
|       SW_BLK[4].SW_BLK_INST  |     0.003 |
|       SW_BLK[5].SW_BLK_INST  |     0.003 |
|       SW_BLK[6].SW_BLK_INST  |     0.002 |
|       SW_BLK[7].SW_BLK_INST  |     0.003 |
|       SW_BLK[8].SW_BLK_INST  |     0.002 |
|       SW_BLK[9].SW_BLK_INST  |     0.003 |
|     RESP[6].RESP_INST        |     0.075 |
|       SW_BLK[10].SW_BLK_INST |     0.003 |
|       SW_BLK[11].SW_BLK_INST |     0.002 |
|       SW_BLK[12].SW_BLK_INST |     0.002 |
|       SW_BLK[13].SW_BLK_INST |     0.003 |
|       SW_BLK[14].SW_BLK_INST |     0.002 |
|       SW_BLK[15].SW_BLK_INST |     0.003 |
|       SW_BLK[16].SW_BLK_INST |     0.002 |
|       SW_BLK[17].SW_BLK_INST |     0.002 |
|       SW_BLK[18].SW_BLK_INST |     0.003 |
|       SW_BLK[19].SW_BLK_INST |     0.003 |
|       SW_BLK[1].SW_BLK_INST  |     0.002 |
|       SW_BLK[20].SW_BLK_INST |     0.003 |
|       SW_BLK[21].SW_BLK_INST |     0.002 |
|       SW_BLK[22].SW_BLK_INST |     0.003 |
|       SW_BLK[23].SW_BLK_INST |     0.002 |
|       SW_BLK[24].SW_BLK_INST |     0.002 |
|       SW_BLK[25].SW_BLK_INST |     0.002 |
|       SW_BLK[26].SW_BLK_INST |     0.003 |
|       SW_BLK[27].SW_BLK_INST |     0.002 |
|       SW_BLK[28].SW_BLK_INST |     0.002 |
|       SW_BLK[29].SW_BLK_INST |     0.002 |
|       SW_BLK[2].SW_BLK_INST  |     0.003 |
|       SW_BLK[30].SW_BLK_INST |     0.002 |
|       SW_BLK[32].SW_BLK_INST |     0.002 |
|       SW_BLK[3].SW_BLK_INST  |     0.002 |
|       SW_BLK[4].SW_BLK_INST  |     0.003 |
|       SW_BLK[5].SW_BLK_INST  |     0.002 |
|       SW_BLK[6].SW_BLK_INST  |     0.003 |
|       SW_BLK[7].SW_BLK_INST  |     0.003 |
|       SW_BLK[8].SW_BLK_INST  |     0.002 |
|       SW_BLK[9].SW_BLK_INST  |     0.003 |
|     RESP[7].RESP_INST        |     0.076 |
|       SW_BLK[10].SW_BLK_INST |     0.002 |
|       SW_BLK[11].SW_BLK_INST |     0.002 |
|       SW_BLK[12].SW_BLK_INST |     0.003 |
|       SW_BLK[13].SW_BLK_INST |     0.003 |
|       SW_BLK[14].SW_BLK_INST |     0.003 |
|       SW_BLK[15].SW_BLK_INST |     0.003 |
|       SW_BLK[16].SW_BLK_INST |     0.003 |
|       SW_BLK[17].SW_BLK_INST |     0.002 |
|       SW_BLK[18].SW_BLK_INST |     0.003 |
|       SW_BLK[19].SW_BLK_INST |     0.003 |
|       SW_BLK[1].SW_BLK_INST  |     0.002 |
|       SW_BLK[20].SW_BLK_INST |     0.002 |
|       SW_BLK[21].SW_BLK_INST |     0.003 |
|       SW_BLK[22].SW_BLK_INST |     0.003 |
|       SW_BLK[23].SW_BLK_INST |     0.002 |
|       SW_BLK[24].SW_BLK_INST |     0.002 |
|       SW_BLK[25].SW_BLK_INST |     0.002 |
|       SW_BLK[26].SW_BLK_INST |     0.001 |
|       SW_BLK[27].SW_BLK_INST |     0.002 |
|       SW_BLK[28].SW_BLK_INST |     0.002 |
|       SW_BLK[29].SW_BLK_INST |     0.002 |
|       SW_BLK[2].SW_BLK_INST  |     0.003 |
|       SW_BLK[30].SW_BLK_INST |     0.002 |
|       SW_BLK[31].SW_BLK_INST |     0.002 |
|       SW_BLK[32].SW_BLK_INST |     0.002 |
|       SW_BLK[3].SW_BLK_INST  |     0.002 |
|       SW_BLK[4].SW_BLK_INST  |     0.003 |
|       SW_BLK[5].SW_BLK_INST  |     0.002 |
|       SW_BLK[6].SW_BLK_INST  |     0.003 |
|       SW_BLK[7].SW_BLK_INST  |     0.003 |
|       SW_BLK[8].SW_BLK_INST  |     0.002 |
|       SW_BLK[9].SW_BLK_INST  |     0.003 |
|   challenge_IBUF[0]_inst     |     0.014 |
|   challenge_IBUF[10]_inst    |     0.015 |
|   challenge_IBUF[11]_inst    |     0.015 |
|   challenge_IBUF[12]_inst    |     0.015 |
|   challenge_IBUF[13]_inst    |     0.016 |
|   challenge_IBUF[14]_inst    |     0.016 |
|   challenge_IBUF[15]_inst    |     0.016 |
|   challenge_IBUF[16]_inst    |     0.016 |
|   challenge_IBUF[17]_inst    |     0.017 |
|   challenge_IBUF[18]_inst    |     0.017 |
|   challenge_IBUF[19]_inst    |     0.017 |
|   challenge_IBUF[1]_inst     |     0.014 |
|   challenge_IBUF[20]_inst    |     0.017 |
|   challenge_IBUF[21]_inst    |     0.017 |
|   challenge_IBUF[22]_inst    |     0.017 |
|   challenge_IBUF[23]_inst    |     0.017 |
|   challenge_IBUF[24]_inst    |     0.017 |
|   challenge_IBUF[25]_inst    |     0.017 |
|   challenge_IBUF[26]_inst    |     0.018 |
|   challenge_IBUF[27]_inst    |     0.018 |
|   challenge_IBUF[28]_inst    |     0.018 |
|   challenge_IBUF[29]_inst    |     0.018 |
|   challenge_IBUF[2]_inst     |     0.014 |
|   challenge_IBUF[30]_inst    |     0.018 |
|   challenge_IBUF[31]_inst    |     0.018 |
|   challenge_IBUF[3]_inst     |     0.014 |
|   challenge_IBUF[4]_inst     |     0.014 |
|   challenge_IBUF[5]_inst     |     0.014 |
|   challenge_IBUF[6]_inst     |     0.014 |
|   challenge_IBUF[7]_inst     |     0.014 |
|   challenge_IBUF[8]_inst     |     0.015 |
|   challenge_IBUF[9]_inst     |     0.015 |
|   clk_IBUF_inst              |     0.004 |
+------------------------------+-----------+


