[12/07 22:02:50      0s] 
[12/07 22:02:50      0s] Cadence Innovus(TM) Implementation System.
[12/07 22:02:50      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/07 22:02:50      0s] 
[12/07 22:02:50      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[12/07 22:02:50      0s] Options:	-no_gui -execute set asictop torus_credit; set datawidth 32 -files asic-par.tcl 
[12/07 22:02:50      0s] Date:		Sat Dec  7 22:02:50 2024
[12/07 22:02:50      0s] Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
[12/07 22:02:50      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[12/07 22:02:50      0s] 
[12/07 22:02:50      0s] License:
[12/07 22:02:50      0s] 		[22:02:50.232284] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

[12/07 22:02:50      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/07 22:02:50      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/07 22:03:02     11s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/07 22:03:05     14s] @(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[12/07 22:03:05     14s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[12/07 22:03:05     14s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[12/07 22:03:05     14s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[12/07 22:03:05     14s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[12/07 22:03:05     14s] @(#)CDS: CPE v21.17-s068
[12/07 22:03:05     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[12/07 22:03:05     14s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[12/07 22:03:05     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/07 22:03:05     14s] @(#)CDS: RCDB 11.15.0
[12/07 22:03:05     14s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[12/07 22:03:05     14s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[12/07 22:03:05     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3579361_ECEUBUNTU2_t3rampal_A9ECk8.

[12/07 22:03:05     14s] Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.
[12/07 22:03:06     15s] 
[12/07 22:03:06     15s] **INFO:  MMMC transition support version v31-84 
[12/07 22:03:06     15s] 
[12/07 22:03:06     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/07 22:03:06     15s] <CMD> suppressMessage ENCEXT-2799
[12/07 22:03:06     15s] <CMD> getVersion
[12/07 22:03:07     15s] [INFO] Loading PVS  fill procedures
[12/07 22:03:07     15s] **WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
[12/07 22:03:07     15s] Executing cmd 'set asictop torus_credit; set datawidth 32' ...
[12/07 22:03:07     15s] Sourcing file "asic-par.tcl" ...
[12/07 22:03:07     15s] <CMD> set init_mmmc_file setup-timing.tcl
[12/07 22:03:07     15s] <CMD> set init_verilog asic-post-synth.torus_credit.32.v
[12/07 22:03:07     15s] <CMD> set init_top_cell torus_credit_D_W32
[12/07 22:03:07     15s] <CMD> set init_lef_file {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef low_swing_rx.lef  low_swing_tx.lef  torus_xbar_1b.lef}
[12/07 22:03:07     15s] <CMD> set init_gnd_net VSS
[12/07 22:03:07     15s] <CMD> set init_pwr_net VDD
[12/07 22:03:07     15s] <CMD> init_design
[12/07 22:03:07     15s] #% Begin Load MMMC data ... (date=12/07 22:03:07, mem=914.4M)
[12/07 22:03:07     15s] #% End Load MMMC data ... (date=12/07 22:03:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=915.4M, current mem=915.4M)
[12/07 22:03:07     15s] 
[12/07 22:03:07     15s] Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
[12/07 22:03:07     15s] Set DBUPerIGU to M2 pitch 400.
[12/07 22:03:07     15s] 
[12/07 22:03:07     15s] Loading LEF file low_swing_rx.lef ...
[12/07 22:03:07     15s] 
[12/07 22:03:07     15s] Loading LEF file low_swing_tx.lef ...
[12/07 22:03:07     15s] 
[12/07 22:03:07     15s] Loading LEF file torus_xbar_1b.lef ...
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'wi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'w2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-201):	Pin 'eo' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-201' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'pi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'p2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'p2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-201):	Pin 'so' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-201' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'w2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'ni' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'n2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_tx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-201):	Pin 'c' in macro 'low_swing_tx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-201' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-201):	Pin 'o' in macro 'low_swing_rx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-201' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_rx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 22:03:07     15s] Type 'man IMPLF-200' for more detail.
[12/07 22:03:07     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/07 22:03:07     15s] Loading view definition file from setup-timing.tcl
[12/07 22:03:07     15s] Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
[12/07 22:03:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 22:03:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 22:03:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 22:03:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 22:03:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 22:03:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 22:03:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 22:03:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 22:03:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 22:03:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 22:03:10     18s] Read 816 cells in library 'tcbn65gpluswc' 
[12/07 22:03:10     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib' ...
[12/07 22:03:10     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_wc' 
[12/07 22:03:10     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_wc.lib' ...
[12/07 22:03:10     18s] Read 1 cells in library 'low_swing_rx_wc' 
[12/07 22:03:10     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_wc.lib' ...
[12/07 22:03:10     18s] Read 1 cells in library 'low_swing_tx_wc' 
[12/07 22:03:10     18s] Ending "PreSetAnalysisView" (total cpu=0:00:02.7, real=0:00:03.0, peak res=1108.7M, current mem=953.3M)
[12/07 22:03:10     18s] *** End library_loading (cpu=0.05min, real=0.05min, mem=96.5M, fe_cpu=0.31min, fe_real=0.33min, fe_mem=1056.0M) ***
[12/07 22:03:10     18s] #% Begin Load netlist data ... (date=12/07 22:03:10, mem=953.3M)
[12/07 22:03:10     18s] *** Begin netlist parsing (mem=1056.0M) ***
[12/07 22:03:10     18s] Created 819 new cells from 4 timing libraries.
[12/07 22:03:10     18s] Reading netlist ...
[12/07 22:03:10     18s] Backslashed names will retain backslash and a trailing blank character.
[12/07 22:03:10     18s] Reading verilog netlist 'asic-post-synth.torus_credit.32.v'
[12/07 22:03:11     19s] 
[12/07 22:03:11     19s] *** Memory Usage v#1 (Current mem = 1105.031M, initial mem = 486.906M) ***
[12/07 22:03:11     19s] *** End netlist parsing (cpu=0:00:00.7, real=0:00:01.0, mem=1105.0M) ***
[12/07 22:03:11     19s] #% End Load netlist data ... (date=12/07 22:03:11, total cpu=0:00:00.7, real=0:00:01.0, peak res=1053.4M, current mem=1053.4M)
[12/07 22:03:11     19s] Set top cell to torus_credit_D_W32.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL3' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL10' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 22:03:11     19s] Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/07 22:03:11     19s] Hooked 819 DB cells to tlib cells.
[12/07 22:03:11     19s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1074.0M, current mem=1074.0M)
[12/07 22:03:11     19s] Starting recursive module instantiation check.
[12/07 22:03:11     19s] No recursion found.
[12/07 22:03:11     19s] Building hierarchical netlist for Cell torus_credit_D_W32 ...
[12/07 22:03:11     19s] *** Netlist is unique.
[12/07 22:03:11     19s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[12/07 22:03:11     19s] ** info: there are 1003 modules.
[12/07 22:03:11     19s] ** info: there are 111133 stdCell insts.
[12/07 22:03:11     19s] ** info: there are 4907 multi-height stdCell insts (3 stdCells)
[12/07 22:03:11     19s] 
[12/07 22:03:11     19s] *** Memory Usage v#1 (Current mem = 1225.414M, initial mem = 486.906M) ***
[12/07 22:03:11     19s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 22:03:11     19s] Type 'man IMPFP-3961' for more detail.
[12/07 22:03:11     19s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 22:03:11     19s] Type 'man IMPFP-3961' for more detail.
[12/07 22:03:11     19s] Start create_tracks
[12/07 22:03:12     20s] Extraction setup Started 
[12/07 22:03:12     20s] 
[12/07 22:03:12     20s] Trim Metal Layers:
[12/07 22:03:12     20s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/07 22:03:12     20s] Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
[12/07 22:03:12     20s] Importing multi-corner RC tables ... 
[12/07 22:03:12     20s] Summary of Active RC-Corners : 
[12/07 22:03:12     20s]  
[12/07 22:03:12     20s]  Analysis View: view_functional_wcl_slow
[12/07 22:03:12     20s]     RC-Corner Name        : rc_corner
[12/07 22:03:12     20s]     RC-Corner Index       : 0
[12/07 22:03:12     20s]     RC-Corner Temperature : 25 Celsius
[12/07 22:03:12     20s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/07 22:03:12     20s]     RC-Corner PreRoute Res Factor         : 1
[12/07 22:03:12     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 22:03:12     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 22:03:12     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 22:03:12     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 22:03:12     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 22:03:12     20s]  
[12/07 22:03:12     20s]  Analysis View: view_functional_wcl_fast
[12/07 22:03:12     20s]     RC-Corner Name        : rc_corner
[12/07 22:03:12     20s]     RC-Corner Index       : 0
[12/07 22:03:12     20s]     RC-Corner Temperature : 25 Celsius
[12/07 22:03:12     20s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/07 22:03:12     20s]     RC-Corner PreRoute Res Factor         : 1
[12/07 22:03:12     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 22:03:12     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 22:03:12     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 22:03:12     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 22:03:12     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 22:03:12     20s]  
[12/07 22:03:12     20s]  Analysis View: view_functional_wcl_typical
[12/07 22:03:12     20s]     RC-Corner Name        : rc_corner
[12/07 22:03:12     20s]     RC-Corner Index       : 0
[12/07 22:03:12     20s]     RC-Corner Temperature : 25 Celsius
[12/07 22:03:12     20s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/07 22:03:12     20s]     RC-Corner PreRoute Res Factor         : 1
[12/07 22:03:12     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 22:03:12     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 22:03:12     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 22:03:12     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 22:03:12     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 22:03:12     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 22:03:12     20s] 
[12/07 22:03:12     20s] Trim Metal Layers:
[12/07 22:03:12     20s] LayerId::1 widthSet size::4
[12/07 22:03:12     20s] LayerId::2 widthSet size::4
[12/07 22:03:12     20s] LayerId::3 widthSet size::4
[12/07 22:03:12     20s] LayerId::4 widthSet size::4
[12/07 22:03:12     20s] LayerId::5 widthSet size::4
[12/07 22:03:12     20s] LayerId::6 widthSet size::4
[12/07 22:03:12     20s] LayerId::7 widthSet size::4
[12/07 22:03:12     20s] LayerId::8 widthSet size::4
[12/07 22:03:12     20s] LayerId::9 widthSet size::4
[12/07 22:03:12     20s] LayerId::10 widthSet size::2
[12/07 22:03:12     20s] Updating RC grid for preRoute extraction ...
[12/07 22:03:12     20s] eee: pegSigSF::1.070000
[12/07 22:03:12     20s] Initializing multi-corner capacitance tables ... 
[12/07 22:03:12     20s] Initializing multi-corner resistance tables ...
[12/07 22:03:12     20s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:03:12     20s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:03:12     20s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:03:12     20s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:03:12     20s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:03:12     20s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:03:12     20s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:03:12     20s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:03:12     20s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:03:12     20s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:03:12     20s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:03:12     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 22:03:12     20s] *Info: initialize multi-corner CTS.
[12/07 22:03:12     20s] Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
[12/07 22:03:14     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 22:03:14     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 22:03:14     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 22:03:14     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 22:03:14     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 22:03:14     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 22:03:14     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 22:03:14     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 22:03:14     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 22:03:14     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 22:03:14     23s] Read 816 cells in library 'tcbn65gplusbc' 
[12/07 22:03:15     23s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_bc.lib' ...
[12/07 22:03:15     23s] Read 1 cells in library 'low_swing_rx_bc' 
[12/07 22:03:15     23s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_bc.lib' ...
[12/07 22:03:15     23s] Read 1 cells in library 'low_swing_tx_bc' 
[12/07 22:03:15     23s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib' ...
[12/07 22:03:15     23s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_bc' 
[12/07 22:03:15     23s] Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
[12/07 22:03:17     25s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/07 22:03:17     26s] Read 816 cells in library 'tcbn65gplustc' 
[12/07 22:03:17     26s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_tc.lib' ...
[12/07 22:03:17     26s] Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/07 22:03:17     26s] Read 1 cells in library 'torus_xbar_1b_tc' 
[12/07 22:03:17     26s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_tc.lib' ...
[12/07 22:03:17     26s] Read 1 cells in library 'low_swing_rx_tc' 
[12/07 22:03:17     26s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_tc.lib' ...
[12/07 22:03:17     26s] Read 1 cells in library 'low_swing_tx_tc' 
[12/07 22:03:18     26s] Ending "SetAnalysisView" (total cpu=0:00:06.0, real=0:00:06.0, peak res=1413.2M, current mem=1183.0M)
[12/07 22:03:18     26s] Reading timing constraints file 'constraints.sdc' ...
[12/07 22:03:18     26s] Current (total cpu=0:00:26.7, real=0:00:28.0, peak res=1555.7M, current mem=1555.7M)
[12/07 22:03:18     26s] INFO (CTE): Constraints read successfully.
[12/07 22:03:18     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1563.2M, current mem=1563.2M)
[12/07 22:03:18     26s] Current (total cpu=0:00:26.7, real=0:00:28.0, peak res=1563.2M, current mem=1563.2M)
[12/07 22:03:18     26s] Reading timing constraints file 'constraints.sdc' ...
[12/07 22:03:18     26s] Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1563.2M, current mem=1563.2M)
[12/07 22:03:18     26s] INFO (CTE): Constraints read successfully.
[12/07 22:03:18     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1563.4M, current mem=1563.4M)
[12/07 22:03:18     26s] Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1563.4M, current mem=1563.4M)
[12/07 22:03:18     26s] Reading timing constraints file 'constraints.sdc' ...
[12/07 22:03:18     26s] Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1563.5M, current mem=1563.5M)
[12/07 22:03:18     26s] INFO (CTE): Constraints read successfully.
[12/07 22:03:18     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1563.8M, current mem=1563.8M)
[12/07 22:03:18     26s] Current (total cpu=0:00:26.9, real=0:00:28.0, peak res=1563.8M, current mem=1563.8M)
[12/07 22:03:18     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 22:03:18     26s] 
[12/07 22:03:18     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/07 22:03:18     26s] Summary for sequential cells identification: 
[12/07 22:03:18     26s]   Identified SBFF number: 199
[12/07 22:03:18     26s]   Identified MBFF number: 0
[12/07 22:03:18     26s]   Identified SB Latch number: 0
[12/07 22:03:18     26s]   Identified MB Latch number: 0
[12/07 22:03:18     26s]   Not identified SBFF number: 0
[12/07 22:03:18     26s]   Not identified MBFF number: 0
[12/07 22:03:18     26s]   Not identified SB Latch number: 0
[12/07 22:03:18     26s]   Not identified MB Latch number: 0
[12/07 22:03:18     26s]   Number of sequential cells which are not FFs: 104
[12/07 22:03:18     26s] Total number of combinational cells: 485
[12/07 22:03:18     26s] Total number of sequential cells: 303
[12/07 22:03:18     26s] Total number of tristate cells: 12
[12/07 22:03:18     26s] Total number of level shifter cells: 0
[12/07 22:03:18     26s] Total number of power gating cells: 0
[12/07 22:03:18     26s] Total number of isolation cells: 0
[12/07 22:03:18     26s] Total number of power switch cells: 0
[12/07 22:03:18     26s] Total number of pulse generator cells: 0
[12/07 22:03:18     26s] Total number of always on buffers: 0
[12/07 22:03:18     26s] Total number of retention cells: 0
[12/07 22:03:18     26s] Total number of physical cells: 19
[12/07 22:03:18     26s] List of usable buffers: BUFFD2 BUFFD12 BUFFD16 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD2 CKBD4 low_swing_rx
[12/07 22:03:18     26s] Total number of usable buffers: 10
[12/07 22:03:18     26s] List of unusable buffers: GBUFFD1 GBUFFD2 GBUFFD4 GBUFFD8
[12/07 22:03:18     26s] Total number of unusable buffers: 4
[12/07 22:03:18     26s] List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
[12/07 22:03:18     26s] Total number of usable inverters: 18
[12/07 22:03:18     26s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[12/07 22:03:18     26s] Total number of unusable inverters: 9
[12/07 22:03:18     26s] List of identified usable delay cells: BUFFD1 BUFFD0 BUFFD3 CKBD0 CKBD12 CKBD16 CKBD3 CKBD6 CKBD8 DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[12/07 22:03:18     26s] Total number of identified usable delay cells: 18
[12/07 22:03:18     26s] List of identified unusable delay cells: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD3
[12/07 22:03:18     26s] Total number of identified unusable delay cells: 5
[12/07 22:03:18     26s] 
[12/07 22:03:18     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/07 22:03:18     26s] 
[12/07 22:03:18     26s] TimeStamp Deleting Cell Server Begin ...
[12/07 22:03:18     26s] 
[12/07 22:03:18     26s] TimeStamp Deleting Cell Server End ...
[12/07 22:03:18     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1594.0M, current mem=1594.0M)
[12/07 22:03:18     26s] 
[12/07 22:03:18     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 22:03:18     26s] Summary for sequential cells identification: 
[12/07 22:03:18     26s]   Identified SBFF number: 199
[12/07 22:03:18     26s]   Identified MBFF number: 0
[12/07 22:03:18     26s]   Identified SB Latch number: 0
[12/07 22:03:18     26s]   Identified MB Latch number: 0
[12/07 22:03:18     26s]   Not identified SBFF number: 0
[12/07 22:03:18     26s]   Not identified MBFF number: 0
[12/07 22:03:18     26s]   Not identified SB Latch number: 0
[12/07 22:03:18     26s]   Not identified MB Latch number: 0
[12/07 22:03:18     26s]   Number of sequential cells which are not FFs: 104
[12/07 22:03:18     27s]  Visiting view : view_functional_wcl_slow
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 22:03:18     27s]  Visiting view : view_functional_wcl_fast
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 22:03:18     27s]  Visiting view : view_functional_wcl_typical
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 22:03:18     27s]  Visiting view : view_functional_wcl_slow
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 22:03:18     27s]  Visiting view : view_functional_wcl_fast
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 22:03:18     27s]  Visiting view : view_functional_wcl_typical
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 22:03:18     27s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 22:03:18     27s] TLC MultiMap info (StdDelay):
[12/07 22:03:18     27s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/07 22:03:18     27s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/07 22:03:18     27s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/07 22:03:18     27s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/07 22:03:18     27s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 22:03:18     27s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 22:03:18     27s]  Setting StdDelay to: 13.6ps
[12/07 22:03:18     27s] 
[12/07 22:03:18     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 22:03:18     27s] 
[12/07 22:03:18     27s] TimeStamp Deleting Cell Server Begin ...
[12/07 22:03:18     27s] 
[12/07 22:03:18     27s] TimeStamp Deleting Cell Server End ...
[12/07 22:03:18     27s] 
[12/07 22:03:18     27s] *** Summary of all messages that are not suppressed in this session:
[12/07 22:03:18     27s] Severity  ID               Count  Summary                                  
[12/07 22:03:18     27s] WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 22:03:18     27s] WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 22:03:18     27s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/07 22:03:18     27s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/07 22:03:18     27s] WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
[12/07 22:03:18     27s] ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
[12/07 22:03:18     27s] *** Message Summary: 3323 warning(s), 30 error(s)
[12/07 22:03:18     27s] 
[12/07 22:03:18     27s] <CMD> floorPlan -d 1500 1500 2 2 2 2
[12/07 22:03:18     27s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 22:03:18     27s] Type 'man IMPFP-3961' for more detail.
[12/07 22:03:18     27s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 22:03:18     27s] Type 'man IMPFP-3961' for more detail.
[12/07 22:03:18     27s] Start create_tracks
[12/07 22:03:18     27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/07 22:03:18     27s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[12/07 22:03:19     27s] 106802 new pwr-pin connections were made to global net 'VDD'.
[12/07 22:03:19     27s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[12/07 22:03:19     27s] 106226 new gnd-pin connections were made to global net 'VSS'.
[12/07 22:03:19     27s] <CMD> globalNetConnect VDD -type pgpin -pin vdd -inst * -verbose
[12/07 22:03:19     27s] 4331 new pwr-pin connections were made to global net 'VDD'.
[12/07 22:03:19     27s] <CMD> globalNetConnect VSS -type pgpin -pin vss -inst * -verbose
[12/07 22:03:19     27s] 4907 new gnd-pin connections were made to global net 'VSS'.
[12/07 22:03:19     27s] <CMD> sroute -nets {VDD VSS}
[12/07 22:03:19     27s] #% Begin sroute (date=12/07 22:03:19, mem=1598.6M)
[12/07 22:03:19     27s] 
[12/07 22:03:19     27s] viaInitial starts at Sat Dec  7 22:03:19 2024
viaInitial ends at Sat Dec  7 22:03:19 2024
*** Begin SPECIAL ROUTE on Sat Dec  7 22:03:19 2024 ***
[12/07 22:03:19     27s] SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
[12/07 22:03:19     27s] SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)
[12/07 22:03:19     27s] 
[12/07 22:03:19     27s] Begin option processing ...
[12/07 22:03:19     27s] srouteConnectPowerBump set to false
[12/07 22:03:19     27s] routeSelectNet set to "VDD VSS"
[12/07 22:03:19     27s] routeSpecial set to true
[12/07 22:03:19     27s] srouteConnectConverterPin set to false
[12/07 22:03:19     27s] srouteFollowCorePinEnd set to 3
[12/07 22:03:19     27s] srouteJogControl set to "preferWithChanges differentLayer"
[12/07 22:03:19     27s] sroutePadPinAllPorts set to true
[12/07 22:03:19     27s] sroutePreserveExistingRoutes set to true
[12/07 22:03:19     27s] srouteRoutePowerBarPortOnBothDir set to true
[12/07 22:03:19     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3024.00 megs.
[12/07 22:03:19     27s] 
[12/07 22:03:19     27s] Reading DB technology information...
[12/07 22:03:19     27s] Finished reading DB technology information.
[12/07 22:03:19     27s] Reading floorplan and netlist information...
[12/07 22:03:19     27s] Finished reading floorplan and netlist information.
[12/07 22:03:19     27s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/07 22:03:19     27s] Read in 21 layers, 10 routing layers, 1 overlap layer
[12/07 22:03:19     27s] Read in 858 macros, 87 used
[12/07 22:03:19     27s] Read in 87 components
[12/07 22:03:19     27s]   87 core components: 87 unplaced, 0 placed, 0 fixed
[12/07 22:03:19     27s] Read in 36 logical pins
[12/07 22:03:19     27s] Read in 36 nets
[12/07 22:03:19     27s] Read in 2 special nets
[12/07 22:03:19     27s] Read in 174 terminals
[12/07 22:03:19     27s] 2 nets selected.
[12/07 22:03:19     27s] 
[12/07 22:03:19     27s] Begin power routing ...
[12/07 22:03:19     28s] #create default rule from bind_ndr_rule rule=0x7f6613c90740 0x7f65fad9a018
[12/07 22:03:19     28s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 22:03:19     28s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/07 22:03:19     28s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/07 22:03:19     28s] Type 'man IMPSR-1256' for more detail.
[12/07 22:03:19     28s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/07 22:03:19     28s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/07 22:03:19     28s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/07 22:03:19     28s] Type 'man IMPSR-1256' for more detail.
[12/07 22:03:19     28s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/07 22:03:19     28s] CPU time for VDD FollowPin 0 seconds
[12/07 22:03:19     28s] CPU time for VSS FollowPin 0 seconds
[12/07 22:03:19     28s]   Number of IO ports routed: 0
[12/07 22:03:19     28s]   Number of Block ports routed: 0
[12/07 22:03:19     28s]   Number of Stripe ports routed: 0
[12/07 22:03:19     28s]   Number of Core ports routed: 0  open: 1664
[12/07 22:03:19     28s]   Number of Pad ports routed: 0
[12/07 22:03:19     28s]   Number of Power Bump ports routed: 0
[12/07 22:03:19     28s]   Number of Followpin connections: 832
[12/07 22:03:19     28s] End power routing: cpu: 0:00:01, real: 0:00:00, peak: 3047.00 megs.
[12/07 22:03:19     28s] 
[12/07 22:03:19     28s] 
[12/07 22:03:19     28s] 
[12/07 22:03:19     28s]  Begin updating DB with routing results ...
[12/07 22:03:19     28s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/07 22:03:19     28s] Pin and blockage extraction finished
[12/07 22:03:19     28s] 
[12/07 22:03:19     28s] sroute created 832 wires.
[12/07 22:03:19     28s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/07 22:03:19     28s] +--------+----------------+----------------+
[12/07 22:03:19     28s] |  Layer |     Created    |     Deleted    |
[12/07 22:03:19     28s] +--------+----------------+----------------+
[12/07 22:03:19     28s] |   M1   |       832      |       NA       |
[12/07 22:03:19     28s] +--------+----------------+----------------+
[12/07 22:03:19     28s] #% End sroute (date=12/07 22:03:19, total cpu=0:00:00.8, real=0:00:00.0, peak res=1639.3M, current mem=1623.0M)
[12/07 22:03:19     28s] <CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
[12/07 22:03:19     28s] #% Begin addRing (date=12/07 22:03:19, mem=1623.0M)
[12/07 22:03:19     28s] 
[12/07 22:03:19     28s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:19     28s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/07 22:03:19     28s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/07 22:03:19     28s] Type 'man IMPPP-4051' for more detail.
[12/07 22:03:20     28s] #% End addRing (date=12/07 22:03:19, total cpu=0:00:00.0, real=0:00:01.0, peak res=1623.7M, current mem=1623.7M)
[12/07 22:03:20     28s] <CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/07 22:03:20     28s] #% Begin addStripe (date=12/07 22:03:20, mem=1623.7M)
[12/07 22:03:20     28s] 
[12/07 22:03:20     28s] Initialize fgc environment(mem: 1693.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Starting stripe generation ...
[12/07 22:03:20     28s] Non-Default Mode Option Settings :
[12/07 22:03:20     28s]   NONE
[12/07 22:03:20     28s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 22:03:20     28s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 22:03:20     28s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
[12/07 22:03:20     28s] Stripe generation is complete.
[12/07 22:03:20     28s] vias are now being generated.
[12/07 22:03:50     58s] addStripe created 600 wires.
[12/07 22:03:50     58s] ViaGen created 995072 vias, deleted 0 via to avoid violation.
[12/07 22:03:50     58s] +--------+----------------+----------------+
[12/07 22:03:50     58s] |  Layer |     Created    |     Deleted    |
[12/07 22:03:50     58s] +--------+----------------+----------------+
[12/07 22:03:50     58s] |  VIA1  |     248768     |        0       |
[12/07 22:03:50     58s] |  VIA2  |     248768     |        0       |
[12/07 22:03:50     58s] |  VIA3  |     248768     |        0       |
[12/07 22:03:50     58s] |  VIA4  |     248768     |        0       |
[12/07 22:03:50     58s] |   M5   |       600      |       NA       |
[12/07 22:03:50     58s] +--------+----------------+----------------+
[12/07 22:03:50     59s] #% End addStripe (date=12/07 22:03:50, total cpu=0:00:30.7, real=0:00:30.0, peak res=1816.8M, current mem=1801.4M)
[12/07 22:03:50     59s] <CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/07 22:03:50     59s] #% Begin addStripe (date=12/07 22:03:50, mem=1801.4M)
[12/07 22:03:50     59s] 
[12/07 22:03:50     59s] Initialize fgc environment(mem: 1869.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.1M)
[12/07 22:03:50     59s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.1M)
[12/07 22:03:50     59s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.1M)
[12/07 22:03:52     60s] Loading via instances (cpu: 0:00:01.4, real: 0:00:02.0, peak mem: 2182.1M)
[12/07 22:03:52     60s] Starting stripe generation ...
[12/07 22:03:52     60s] Non-Default Mode Option Settings :
[12/07 22:03:52     60s]   NONE
[12/07 22:03:52     60s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 22:03:52     60s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 22:03:52     60s] Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
[12/07 22:03:52     60s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
[12/07 22:03:52     60s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
[12/07 22:03:52     60s] Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
[12/07 22:03:52     60s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
[12/07 22:03:52     60s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
[12/07 22:03:52     61s] Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
[12/07 22:03:52     61s] Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
[12/07 22:03:52     61s] Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
[12/07 22:03:52     61s] Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
[12/07 22:03:52     61s] Stripe generation is complete.
[12/07 22:03:52     61s] vias are now being generated.
[12/07 22:03:52     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
[12/07 22:03:53     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
[12/07 22:03:53     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
[12/07 22:03:53     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
[12/07 22:03:53     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
[12/07 22:03:53     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
[12/07 22:03:53     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
[12/07 22:03:53     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
[12/07 22:03:53     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
[12/07 22:03:53     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
[12/07 22:03:54     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
[12/07 22:03:54     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
[12/07 22:03:54     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
[12/07 22:03:54     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
[12/07 22:03:54     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
[12/07 22:03:54     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
[12/07 22:03:54     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
[12/07 22:03:54     63s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
[12/07 22:03:54     63s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
[12/07 22:03:55     63s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
[12/07 22:03:55     63s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/07 22:03:55     63s] To increase the message display limit, refer to the product command reference manual.
[12/07 22:04:08     76s] addStripe created 600 wires.
[12/07 22:04:08     76s] ViaGen created 178802 vias, deleted 0 via to avoid violation.
[12/07 22:04:08     76s] +--------+----------------+----------------+
[12/07 22:04:08     76s] |  Layer |     Created    |     Deleted    |
[12/07 22:04:08     76s] +--------+----------------+----------------+
[12/07 22:04:08     76s] |  VIA5  |     178802     |        0       |
[12/07 22:04:08     76s] |   M6   |       600      |       NA       |
[12/07 22:04:08     76s] +--------+----------------+----------------+
[12/07 22:04:08     76s] #% End addStripe (date=12/07 22:04:08, total cpu=0:00:17.9, real=0:00:18.0, peak res=2146.5M, current mem=1977.8M)
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_0_sw
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_0_cli
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_0_rx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[0].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[1].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[2].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[3].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[4].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[5].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[6].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[7].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[8].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[9].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[10].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[11].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[12].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[13].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[14].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[15].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[16].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[17].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[18].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[19].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[20].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[21].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[22].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[23].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[24].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[25].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[26].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[27].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[28].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[29].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[30].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[31].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[0].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[1].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[2].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[3].west_rx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_0_tx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[0].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[1].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[2].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[3].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[4].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[5].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[6].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[7].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[8].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[9].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[10].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[11].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[12].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[13].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[14].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[15].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[16].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[17].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[18].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[19].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[20].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[21].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[22].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[23].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[24].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[25].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[26].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[27].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[28].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[29].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[30].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[31].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[0].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[1].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[2].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[3].east_tx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_0_rx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[0].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[1].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[2].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[3].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[4].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[5].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[6].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[7].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[8].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[9].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[10].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[11].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[12].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[13].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[14].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[15].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[16].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[17].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[18].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[19].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[20].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[21].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[22].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[23].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[24].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[25].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[26].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[27].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[28].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[29].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[30].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[31].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[32].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[33].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[34].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[35].north_rx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_0_tx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[0].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[1].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[2].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[3].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[4].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[5].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[6].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[7].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[8].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[9].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[10].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[11].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[12].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[13].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[14].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[15].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[16].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[17].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[18].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[19].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[20].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[21].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[22].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[23].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[24].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[25].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[26].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[27].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[28].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[29].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[30].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[31].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[32].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[33].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[34].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[35].south_tx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_1_sw
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_1_cli
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_1_rx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[0].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[1].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[2].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[3].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[4].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[5].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[6].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[7].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[8].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[9].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[10].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[11].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[12].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[13].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[14].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[15].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[16].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[17].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[18].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[19].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[20].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[21].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[22].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[23].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[24].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[25].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[26].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[27].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[28].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[29].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[30].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[31].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[0].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[1].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[2].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[3].west_rx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_1_tx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[0].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[1].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[2].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[3].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[4].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[5].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[6].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[7].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[8].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[9].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[10].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[11].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[12].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[13].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[14].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[15].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[16].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[17].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[18].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[19].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[20].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[21].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[22].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[23].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[24].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[25].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[26].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[27].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[28].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[29].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[30].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[31].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[0].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[1].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[2].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[3].east_tx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_1_rx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[0].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[1].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[2].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[3].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[4].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[5].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[6].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[7].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[8].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[9].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[10].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[11].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[12].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[13].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[14].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[15].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[16].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[17].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[18].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[19].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[20].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[21].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[22].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[23].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[24].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[25].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[26].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[27].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[28].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[29].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[30].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[31].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[32].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[33].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[34].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[35].north_rx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_1_tx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[0].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[1].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[2].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[3].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[4].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[5].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[6].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[7].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[8].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[9].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[10].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[11].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[12].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[13].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[14].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[15].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[16].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[17].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[18].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[19].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[20].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[21].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[22].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[23].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[24].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[25].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[26].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[27].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[28].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[29].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[30].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[31].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[32].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[33].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[34].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[35].south_tx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_2_sw
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_2_cli
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_2_rx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[0].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[1].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[2].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[3].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[4].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[5].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[6].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[7].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[8].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[9].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[10].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[11].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[12].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[13].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[14].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[15].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[16].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[17].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[18].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[19].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[20].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[21].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[22].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[23].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[24].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[25].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[26].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[27].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[28].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[29].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[30].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[31].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[0].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[1].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[2].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[3].west_rx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_2_tx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[0].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[1].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[2].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[3].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[4].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[5].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[6].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[7].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[8].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[9].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[10].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[11].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[12].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[13].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[14].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[15].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[16].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[17].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[18].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[19].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[20].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[21].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[22].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[23].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[24].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[25].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[26].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[27].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[28].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[29].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[30].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[31].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[0].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[1].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[2].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[3].east_tx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_2_rx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[0].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[1].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[2].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[3].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[4].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[5].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[6].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[7].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[8].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[9].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[10].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[11].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[12].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[13].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[14].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[15].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[16].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[17].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[18].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[19].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[20].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[21].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[22].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[23].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[24].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[25].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[26].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[27].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[28].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[29].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[30].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[31].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[32].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[33].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[34].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[35].north_rx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_2_tx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[0].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[1].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[2].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[3].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[4].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[5].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[6].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[7].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[8].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[9].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[10].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[11].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[12].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[13].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[14].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[15].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[16].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[17].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[18].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[19].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[20].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[21].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[22].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[23].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[24].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[25].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[26].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[27].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[28].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[29].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[30].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[31].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[32].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[33].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[34].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[35].south_tx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_3_sw
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_3_cli
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_3_rx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[0].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[1].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[2].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[3].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[4].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[5].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[6].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[7].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[8].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[9].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[10].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[11].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[12].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[13].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[14].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[15].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[16].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[17].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[18].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[19].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[20].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[21].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[22].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[23].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[24].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[25].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[26].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[27].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[28].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[29].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[30].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[31].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[0].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[1].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[2].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[3].west_rx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_3_tx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[0].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[1].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[2].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[3].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[4].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[5].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[6].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[7].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[8].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[9].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[10].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[11].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[12].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[13].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[14].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[15].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[16].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[17].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[18].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[19].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[20].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[21].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[22].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[23].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[24].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[25].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[26].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[27].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[28].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[29].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[30].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[31].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[0].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[1].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[2].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[3].east_tx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_3_rx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[0].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[1].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[2].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[3].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[4].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[5].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[6].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[7].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[8].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[9].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[10].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[11].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[12].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[13].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[14].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[15].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[16].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[17].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[18].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[19].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[20].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[21].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[22].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[23].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[24].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[25].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[26].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[27].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[28].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[29].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[30].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[31].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[32].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[33].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[34].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[35].north_rx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly0_3_tx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[0].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[1].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[2].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[3].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[4].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[5].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[6].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[7].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[8].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[9].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[10].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[11].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[12].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[13].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[14].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[15].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[16].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[17].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[18].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[19].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[20].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[21].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[22].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[23].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[24].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[25].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[26].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[27].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[28].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[29].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[30].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[31].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[32].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[33].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[34].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[35].south_tx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_0_sw
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_0_cli
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_0_rx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[0].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[1].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[2].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[3].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[4].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[5].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[6].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[7].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[8].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[9].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[10].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[11].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[12].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[13].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[14].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[15].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[16].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[17].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[18].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[19].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[20].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[21].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[22].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[23].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[24].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[25].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[26].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[27].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[28].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[29].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[30].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[31].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[0].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[1].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[2].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[3].west_rx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_0_tx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[0].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[1].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[2].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[3].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[4].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[5].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[6].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[7].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[8].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[9].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[10].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[11].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[12].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[13].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[14].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[15].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[16].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[17].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[18].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[19].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[20].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[21].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[22].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[23].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[24].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[25].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[26].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[27].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[28].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[29].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[30].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[31].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[0].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[1].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[2].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[3].east_tx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_0_rx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[0].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[1].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[2].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[3].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[4].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[5].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[6].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[7].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[8].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[9].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[10].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[11].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[12].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[13].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[14].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[15].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[16].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[17].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[18].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[19].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[20].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[21].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[22].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[23].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[24].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[25].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[26].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[27].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[28].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[29].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[30].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[31].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[32].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[33].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[34].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[35].north_rx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_0_tx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[0].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[1].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[2].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[3].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[4].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[5].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[6].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[7].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[8].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[9].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[10].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[11].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[12].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[13].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[14].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[15].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[16].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[17].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[18].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[19].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[20].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[21].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[22].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[23].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[24].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[25].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[26].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[27].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[28].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[29].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[30].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[31].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[32].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[33].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[34].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[35].south_tx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_1_sw
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_1_cli
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_1_rx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[0].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[1].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[2].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[3].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[4].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[5].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[6].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[7].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[8].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[9].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[10].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[11].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[12].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[13].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[14].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[15].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[16].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[17].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[18].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[19].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[20].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[21].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[22].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[23].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[24].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[25].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[26].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[27].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[28].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[29].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[30].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[31].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[0].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[1].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[2].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[3].west_rx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_1_tx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[0].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[1].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[2].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[3].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[4].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[5].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[6].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[7].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[8].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[9].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[10].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[11].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[12].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[13].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[14].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[15].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[16].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[17].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[18].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[19].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[20].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[21].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[22].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[23].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[24].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[25].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[26].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[27].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[28].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[29].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[30].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[31].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[0].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[1].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[2].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[3].east_tx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_1_rx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[0].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[1].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[2].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[3].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[4].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[5].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[6].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[7].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[8].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[9].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[10].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[11].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[12].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[13].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[14].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[15].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[16].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[17].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[18].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[19].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[20].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[21].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[22].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[23].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[24].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[25].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[26].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[27].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[28].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[29].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[30].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[31].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[32].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[33].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[34].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[35].north_rx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_1_tx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[0].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[1].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[2].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[3].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[4].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[5].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[6].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[7].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[8].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[9].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[10].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[11].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[12].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[13].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[14].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[15].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[16].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[17].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[18].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[19].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[20].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[21].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[22].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[23].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[24].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[25].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[26].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[27].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[28].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[29].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[30].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[31].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[32].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[33].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[34].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[35].south_tx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_2_sw
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_2_cli
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_2_rx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[0].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[1].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[2].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[3].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[4].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[5].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[6].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[7].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[8].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[9].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[10].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[11].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[12].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[13].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[14].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[15].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[16].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[17].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[18].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[19].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[20].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[21].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[22].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[23].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[24].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[25].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[26].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[27].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[28].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[29].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[30].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[31].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[0].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[1].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[2].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[3].west_rx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_2_tx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[0].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[1].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[2].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[3].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[4].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[5].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[6].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[7].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[8].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[9].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[10].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[11].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[12].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[13].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[14].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[15].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[16].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[17].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[18].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[19].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[20].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[21].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[22].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[23].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[24].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[25].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[26].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[27].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[28].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[29].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[30].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[31].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[0].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[1].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[2].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[3].east_tx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_2_rx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[0].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[1].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[2].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[3].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[4].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[5].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[6].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[7].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[8].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[9].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[10].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[11].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[12].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[13].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[14].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[15].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[16].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[17].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[18].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[19].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[20].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[21].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[22].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[23].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[24].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[25].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[26].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[27].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[28].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[29].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[30].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[31].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[32].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[33].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[34].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[35].north_rx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_2_tx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[0].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[1].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[2].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[3].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[4].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[5].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[6].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[7].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[8].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[9].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[10].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[11].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[12].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[13].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[14].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[15].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[16].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[17].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[18].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[19].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[20].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[21].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[22].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[23].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[24].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[25].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[26].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[27].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[28].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[29].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[30].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[31].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[32].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[33].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[34].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[35].south_tx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_3_sw
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_3_cli
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_3_rx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[0].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[1].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[2].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[3].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[4].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[5].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[6].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[7].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[8].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[9].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[10].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[11].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[12].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[13].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[14].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[15].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[16].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[17].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[18].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[19].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[20].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[21].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[22].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[23].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[24].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[25].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[26].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[27].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[28].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[29].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[30].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[31].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[0].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[1].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[2].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[3].west_rx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_3_tx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[0].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[1].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[2].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[3].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[4].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[5].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[6].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[7].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[8].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[9].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[10].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[11].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[12].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[13].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[14].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[15].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[16].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[17].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[18].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[19].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[20].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[21].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[22].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[23].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[24].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[25].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[26].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[27].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[28].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[29].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[30].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[31].east_tx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[0].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[1].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[2].east_tx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[3].east_tx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_3_rx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[0].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[1].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[2].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[3].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[4].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[5].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[6].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[7].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[8].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[9].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[10].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[11].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[12].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[13].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[14].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[15].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[16].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[17].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[18].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[19].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[20].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[21].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[22].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[23].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[24].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[25].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[26].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[27].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[28].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[29].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[30].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[31].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[32].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[33].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[34].north_rx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[35].north_rx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly1_3_tx_ns
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[0].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[1].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[2].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[3].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[4].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[5].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[6].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[7].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[8].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[9].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[10].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[11].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[12].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[13].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[14].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[15].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[16].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[17].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[18].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[19].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[20].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[21].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[22].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[23].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[24].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[25].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[26].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[27].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[28].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[29].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[30].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[31].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[32].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[33].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[34].south_tx}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[35].south_tx}
[12/07 22:04:08     76s] <CMD> createInstGroup poly2_0_sw
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly2_0_cli
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
[12/07 22:04:08     76s] <CMD> createInstGroup poly2_0_rx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[0].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[1].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[2].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[3].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[4].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[5].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[6].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[7].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[8].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[9].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[10].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[11].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[12].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[13].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[14].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[15].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[16].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[17].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[18].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[19].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[20].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[21].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[22].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[23].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[24].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[25].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[26].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[27].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[28].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[29].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[30].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[31].west_rx_data}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[0].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[1].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[2].west_rx_addr}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[3].west_rx_addr}
[12/07 22:04:08     76s] <CMD> createInstGroup poly2_0_tx_ew
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[0].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[1].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[2].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[3].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[4].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[5].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[6].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[7].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[8].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[9].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[10].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[11].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[12].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[13].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[14].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[15].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[16].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[17].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[18].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[19].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[20].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[21].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[22].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[23].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[24].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[25].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[26].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[27].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[28].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[29].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[30].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[31].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[0].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[1].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[2].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[3].east_tx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_0_rx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[0].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[1].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[2].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[3].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[4].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[5].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[6].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[7].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[8].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[9].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[10].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[11].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[12].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[13].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[14].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[15].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[16].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[17].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[18].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[19].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[20].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[21].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[22].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[23].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[24].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[25].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[26].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[27].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[28].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[29].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[30].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[31].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[32].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[33].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[34].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[35].north_rx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_0_tx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[0].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[1].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[2].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[3].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[4].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[5].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[6].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[7].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[8].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[9].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[10].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[11].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[12].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[13].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[14].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[15].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[16].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[17].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[18].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[19].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[20].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[21].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[22].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[23].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[24].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[25].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[26].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[27].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[28].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[29].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[30].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[31].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[32].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[33].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[34].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[35].south_tx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_1_sw
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_1_cli
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_1_rx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[0].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[1].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[2].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[3].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[4].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[5].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[6].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[7].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[8].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[9].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[10].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[11].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[12].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[13].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[14].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[15].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[16].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[17].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[18].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[19].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[20].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[21].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[22].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[23].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[24].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[25].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[26].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[27].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[28].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[29].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[30].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[31].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[0].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[1].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[2].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[3].west_rx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_1_tx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[0].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[1].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[2].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[3].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[4].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[5].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[6].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[7].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[8].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[9].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[10].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[11].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[12].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[13].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[14].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[15].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[16].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[17].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[18].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[19].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[20].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[21].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[22].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[23].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[24].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[25].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[26].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[27].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[28].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[29].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[30].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[31].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[0].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[1].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[2].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[3].east_tx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_1_rx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[0].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[1].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[2].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[3].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[4].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[5].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[6].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[7].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[8].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[9].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[10].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[11].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[12].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[13].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[14].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[15].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[16].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[17].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[18].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[19].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[20].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[21].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[22].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[23].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[24].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[25].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[26].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[27].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[28].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[29].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[30].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[31].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[32].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[33].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[34].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[35].north_rx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_1_tx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[0].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[1].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[2].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[3].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[4].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[5].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[6].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[7].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[8].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[9].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[10].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[11].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[12].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[13].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[14].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[15].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[16].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[17].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[18].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[19].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[20].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[21].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[22].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[23].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[24].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[25].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[26].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[27].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[28].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[29].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[30].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[31].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[32].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[33].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[34].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[35].south_tx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_2_sw
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_2_cli
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_2_rx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[0].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[1].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[2].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[3].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[4].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[5].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[6].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[7].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[8].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[9].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[10].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[11].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[12].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[13].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[14].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[15].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[16].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[17].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[18].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[19].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[20].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[21].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[22].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[23].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[24].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[25].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[26].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[27].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[28].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[29].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[30].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[31].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[0].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[1].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[2].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[3].west_rx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_2_tx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[0].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[1].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[2].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[3].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[4].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[5].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[6].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[7].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[8].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[9].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[10].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[11].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[12].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[13].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[14].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[15].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[16].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[17].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[18].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[19].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[20].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[21].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[22].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[23].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[24].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[25].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[26].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[27].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[28].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[29].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[30].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[31].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[0].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[1].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[2].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[3].east_tx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_2_rx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[0].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[1].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[2].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[3].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[4].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[5].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[6].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[7].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[8].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[9].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[10].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[11].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[12].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[13].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[14].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[15].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[16].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[17].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[18].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[19].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[20].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[21].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[22].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[23].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[24].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[25].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[26].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[27].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[28].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[29].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[30].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[31].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[32].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[33].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[34].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[35].north_rx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_2_tx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[0].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[1].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[2].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[3].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[4].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[5].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[6].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[7].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[8].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[9].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[10].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[11].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[12].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[13].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[14].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[15].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[16].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[17].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[18].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[19].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[20].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[21].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[22].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[23].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[24].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[25].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[26].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[27].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[28].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[29].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[30].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[31].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[32].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[33].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[34].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[35].south_tx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_3_sw
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_3_cli
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_3_rx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[0].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[1].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[2].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[3].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[4].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[5].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[6].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[7].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[8].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[9].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[10].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[11].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[12].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[13].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[14].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[15].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[16].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[17].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[18].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[19].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[20].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[21].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[22].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[23].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[24].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[25].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[26].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[27].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[28].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[29].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[30].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[31].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[0].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[1].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[2].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[3].west_rx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_3_tx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[0].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[1].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[2].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[3].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[4].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[5].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[6].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[7].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[8].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[9].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[10].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[11].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[12].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[13].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[14].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[15].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[16].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[17].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[18].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[19].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[20].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[21].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[22].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[23].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[24].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[25].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[26].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[27].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[28].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[29].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[30].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[31].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[0].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[1].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[2].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[3].east_tx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_3_rx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[0].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[1].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[2].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[3].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[4].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[5].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[6].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[7].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[8].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[9].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[10].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[11].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[12].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[13].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[14].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[15].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[16].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[17].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[18].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[19].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[20].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[21].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[22].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[23].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[24].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[25].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[26].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[27].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[28].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[29].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[30].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[31].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[32].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[33].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[34].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[35].north_rx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly2_3_tx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[0].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[1].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[2].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[3].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[4].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[5].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[6].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[7].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[8].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[9].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[10].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[11].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[12].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[13].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[14].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[15].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[16].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[17].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[18].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[19].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[20].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[21].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[22].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[23].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[24].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[25].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[26].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[27].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[28].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[29].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[30].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[31].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[32].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[33].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[34].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[35].south_tx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_0_sw
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_0_cli
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_0_rx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[0].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[1].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[2].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[3].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[4].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[5].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[6].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[7].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[8].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[9].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[10].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[11].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[12].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[13].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[14].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[15].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[16].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[17].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[18].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[19].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[20].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[21].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[22].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[23].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[24].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[25].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[26].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[27].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[28].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[29].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[30].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[31].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[0].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[1].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[2].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[3].west_rx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_0_tx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[0].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[1].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[2].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[3].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[4].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[5].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[6].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[7].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[8].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[9].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[10].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[11].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[12].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[13].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[14].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[15].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[16].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[17].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[18].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[19].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[20].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[21].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[22].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[23].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[24].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[25].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[26].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[27].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[28].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[29].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[30].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[31].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[0].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[1].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[2].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[3].east_tx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_0_rx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[0].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[1].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[2].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[3].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[4].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[5].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[6].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[7].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[8].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[9].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[10].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[11].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[12].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[13].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[14].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[15].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[16].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[17].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[18].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[19].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[20].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[21].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[22].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[23].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[24].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[25].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[26].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[27].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[28].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[29].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[30].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[31].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[32].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[33].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[34].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[35].north_rx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_0_tx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[0].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[1].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[2].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[3].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[4].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[5].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[6].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[7].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[8].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[9].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[10].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[11].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[12].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[13].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[14].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[15].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[16].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[17].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[18].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[19].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[20].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[21].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[22].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[23].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[24].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[25].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[26].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[27].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[28].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[29].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[30].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[31].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[32].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[33].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[34].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[35].south_tx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_1_sw
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_1_cli
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_1_rx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[0].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[1].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[2].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[3].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[4].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[5].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[6].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[7].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[8].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[9].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[10].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[11].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[12].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[13].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[14].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[15].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[16].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[17].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[18].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[19].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[20].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[21].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[22].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[23].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[24].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[25].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[26].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[27].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[28].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[29].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[30].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[31].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[0].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[1].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[2].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[3].west_rx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_1_tx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[0].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[1].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[2].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[3].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[4].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[5].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[6].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[7].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[8].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[9].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[10].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[11].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[12].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[13].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[14].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[15].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[16].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[17].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[18].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[19].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[20].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[21].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[22].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[23].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[24].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[25].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[26].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[27].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[28].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[29].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[30].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[31].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[0].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[1].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[2].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[3].east_tx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_1_rx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[0].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[1].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[2].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[3].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[4].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[5].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[6].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[7].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[8].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[9].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[10].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[11].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[12].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[13].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[14].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[15].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[16].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[17].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[18].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[19].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[20].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[21].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[22].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[23].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[24].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[25].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[26].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[27].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[28].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[29].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[30].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[31].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[32].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[33].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[34].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[35].north_rx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_1_tx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[0].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[1].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[2].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[3].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[4].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[5].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[6].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[7].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[8].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[9].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[10].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[11].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[12].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[13].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[14].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[15].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[16].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[17].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[18].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[19].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[20].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[21].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[22].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[23].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[24].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[25].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[26].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[27].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[28].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[29].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[30].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[31].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[32].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[33].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[34].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[35].south_tx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_2_sw
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_2_cli
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_2_rx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[0].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[1].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[2].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[3].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[4].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[5].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[6].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[7].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[8].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[9].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[10].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[11].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[12].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[13].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[14].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[15].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[16].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[17].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[18].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[19].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[20].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[21].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[22].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[23].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[24].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[25].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[26].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[27].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[28].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[29].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[30].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[31].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[0].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[1].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[2].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[3].west_rx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_2_tx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[0].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[1].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[2].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[3].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[4].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[5].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[6].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[7].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[8].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[9].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[10].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[11].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[12].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[13].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[14].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[15].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[16].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[17].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[18].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[19].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[20].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[21].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[22].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[23].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[24].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[25].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[26].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[27].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[28].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[29].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[30].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[31].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[0].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[1].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[2].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[3].east_tx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_2_rx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[0].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[1].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[2].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[3].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[4].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[5].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[6].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[7].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[8].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[9].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[10].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[11].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[12].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[13].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[14].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[15].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[16].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[17].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[18].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[19].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[20].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[21].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[22].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[23].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[24].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[25].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[26].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[27].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[28].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[29].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[30].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[31].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[32].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[33].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[34].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[35].north_rx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_2_tx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[0].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[1].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[2].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[3].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[4].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[5].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[6].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[7].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[8].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[9].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[10].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[11].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[12].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[13].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[14].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[15].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[16].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[17].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[18].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[19].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[20].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[21].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[22].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[23].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[24].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[25].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[26].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[27].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[28].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[29].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[30].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[31].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[32].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[33].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[34].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[35].south_tx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_3_sw
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_3_cli
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_3_rx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[0].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[0].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[1].west_rx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[1].west_tx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[0].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[1].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[2].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[3].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[4].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[5].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[6].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[7].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[8].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[9].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[10].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[11].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[12].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[13].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[14].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[15].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[16].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[17].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[18].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[19].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[20].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[21].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[22].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[23].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[24].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[25].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[26].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[27].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[28].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[29].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[30].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[31].west_rx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[0].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[1].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[2].west_rx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[3].west_rx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_3_tx_ew
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[0].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[0].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[1].east_tx_vc}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[1].east_rx_g}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[0].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[1].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[2].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[3].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[4].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[5].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[6].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[7].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[8].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[9].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[10].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[11].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[12].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[13].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[14].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[15].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[16].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[17].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[18].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[19].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[20].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[21].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[22].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[23].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[24].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[25].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[26].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[27].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[28].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[29].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[30].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[31].east_tx_data}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[0].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[1].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[2].east_tx_addr}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[3].east_tx_addr}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_3_rx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[0].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[1].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[2].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[3].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[4].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[5].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[6].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[7].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[8].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[9].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[10].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[11].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[12].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[13].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[14].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[15].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[16].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[17].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[18].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[19].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[20].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[21].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[22].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[23].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[24].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[25].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[26].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[27].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[28].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[29].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[30].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[31].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[32].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[33].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[34].north_rx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[35].north_rx}
[12/07 22:04:08     77s] <CMD> createInstGroup poly3_3_tx_ns
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[0].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[1].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[2].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[3].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[4].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[5].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[6].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[7].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[8].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[9].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[10].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[11].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[12].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[13].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[14].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[15].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[16].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[17].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[18].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[19].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[20].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[21].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[22].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[23].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[24].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[25].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[26].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[27].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[28].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[29].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[30].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[31].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[32].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[33].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[34].south_tx}
[12/07 22:04:08     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[35].south_tx}
[12/07 22:04:08     77s] <CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
[12/07 22:04:08     77s] <CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
[12/07 22:04:08     77s] #WARNING (NRDB-530) Cannot find NET matching "e_tx*"
[12/07 22:04:08     77s] <CMD> place_design
[12/07 22:04:09     77s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:17.2/0:01:17.7 (1.0), mem = 2131.0M
[12/07 22:04:09     77s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 58160, percentage of missing scan cell = 0.00% (0 / 58160)
[12/07 22:04:09     77s] #Start colorize_geometry on Sat Dec  7 22:04:09 2024
[12/07 22:04:09     77s] #
[12/07 22:04:09     77s] ### Time Record (colorize_geometry) is installed.
[12/07 22:04:09     77s] ### Time Record (Pre Callback) is installed.
[12/07 22:04:09     77s] ### Time Record (Pre Callback) is uninstalled.
[12/07 22:04:09     77s] ### Time Record (DB Import) is installed.
[12/07 22:04:09     77s] ### info: trigger incremental cell import ( 858 new cells ).
[12/07 22:04:09     77s] ### info: trigger incremental reloading library data ( #cell = 858 ).
[12/07 22:04:09     77s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW torus_xbar_1b does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/07 22:04:09     78s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=367600246 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 22:04:09     78s] ### Time Record (DB Import) is uninstalled.
[12/07 22:04:09     78s] ### Time Record (DB Export) is installed.
[12/07 22:04:09     78s] Extracting standard cell pins and blockage ...... 
[12/07 22:04:09     78s] Pin and blockage extraction finished
[12/07 22:04:09     78s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=367600246 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 22:04:09     78s] ### Time Record (DB Export) is uninstalled.
[12/07 22:04:09     78s] ### Time Record (Post Callback) is installed.
[12/07 22:04:09     78s] ### Time Record (Post Callback) is uninstalled.
[12/07 22:04:09     78s] #
[12/07 22:04:09     78s] #colorize_geometry statistics:
[12/07 22:04:09     78s] #Cpu time = 00:00:01
[12/07 22:04:09     78s] #Elapsed time = 00:00:01
[12/07 22:04:09     78s] #Increased memory = -6.42 (MB)
[12/07 22:04:09     78s] #Total memory = 1975.91 (MB)
[12/07 22:04:09     78s] #Peak memory = 2146.49 (MB)
[12/07 22:04:09     78s] #Number of warnings = 1
[12/07 22:04:09     78s] #Total number of warnings = 2
[12/07 22:04:09     78s] #Number of fails = 0
[12/07 22:04:09     78s] #Total number of fails = 0
[12/07 22:04:09     78s] #Complete colorize_geometry on Sat Dec  7 22:04:09 2024
[12/07 22:04:09     78s] #
[12/07 22:04:09     78s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 22:04:09     78s] ### Time Record (colorize_geometry) is uninstalled.
[12/07 22:04:09     78s] ### 
[12/07 22:04:09     78s] ###   Scalability Statistics
[12/07 22:04:09     78s] ### 
[12/07 22:04:09     78s] ### ------------------------+----------------+----------------+----------------+
[12/07 22:04:09     78s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/07 22:04:09     78s] ### ------------------------+----------------+----------------+----------------+
[12/07 22:04:09     78s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/07 22:04:09     78s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/07 22:04:09     78s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[12/07 22:04:09     78s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/07 22:04:09     78s] ###   Entire Command        |        00:00:01|        00:00:01|             1.0|
[12/07 22:04:09     78s] ### ------------------------+----------------+----------------+----------------+
[12/07 22:04:09     78s] ### 
[12/07 22:04:09     78s] *** Starting placeDesign default flow ***
[12/07 22:04:10     78s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=2127.0M
[12/07 22:04:10     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=2127.0M
[12/07 22:04:10     78s] *** Start deleteBufferTree ***
[12/07 22:04:16     84s] Info: Detect buffers to remove automatically.
[12/07 22:04:16     84s] Analyzing netlist ...
[12/07 22:04:17     85s] Updating netlist
[12/07 22:04:17     85s] 
[12/07 22:04:18     86s] *summary: 4627 instances (buffers/inverters) removed
[12/07 22:04:18     86s] *** Finish deleteBufferTree (0:00:08.4) ***
[12/07 22:04:18     86s] **INFO: Enable pre-place timing setting for timing analysis
[12/07 22:04:18     86s] Set Using Default Delay Limit as 101.
[12/07 22:04:18     86s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/07 22:04:18     86s] Set Default Net Delay as 0 ps.
[12/07 22:04:18     86s] Set Default Net Load as 0 pF. 
[12/07 22:04:18     86s] Set Default Input Pin Transition as 1 ps.
[12/07 22:04:18     86s] **INFO: Analyzing IO path groups for slack adjustment
[12/07 22:04:24     93s] Effort level <high> specified for reg2reg_tmp.3579361 path_group
[12/07 22:04:25     93s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 22:04:25     93s] AAE DB initialization (MEM=2246.01 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/07 22:04:25     93s] #################################################################################
[12/07 22:04:25     93s] # Design Stage: PreRoute
[12/07 22:04:25     93s] # Design Name: torus_credit_D_W32
[12/07 22:04:25     93s] # Design Mode: 90nm
[12/07 22:04:25     93s] # Analysis Mode: MMMC Non-OCV 
[12/07 22:04:25     93s] # Parasitics Mode: No SPEF/RCDB 
[12/07 22:04:25     93s] # Signoff Settings: SI Off 
[12/07 22:04:25     93s] #################################################################################
[12/07 22:04:26     94s] Calculate delays in Single mode...
[12/07 22:04:26     94s] Calculate delays in Single mode...
[12/07 22:04:26     94s] Calculate delays in Single mode...
[12/07 22:04:26     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 2251.0M, InitMEM = 2250.0M)
[12/07 22:04:26     94s] Start delay calculation (fullDC) (1 T). (MEM=2251.02)
[12/07 22:04:27     95s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 22:04:27     95s] Start AAE Lib Loading. (MEM=2267.82)
[12/07 22:04:27     95s] End AAE Lib Loading. (MEM=2315.52 CPU=0:00:00.0 Real=0:00:00.0)
[12/07 22:04:27     95s] End AAE Lib Interpolated Model. (MEM=2315.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:04:42    110s] Total number of fetched objects 108529
[12/07 22:04:52    120s] Total number of fetched objects 108529
[12/07 22:05:02    131s] Total number of fetched objects 108529
[12/07 22:05:03    132s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/07 22:05:04    133s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/07 22:05:05    134s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/07 22:05:05    134s] End delay calculation. (MEM=2667.57 CPU=0:00:34.2 REAL=0:00:34.0)
[12/07 22:05:05    134s] End delay calculation (fullDC). (MEM=2667.57 CPU=0:00:39.4 REAL=0:00:39.0)
[12/07 22:05:05    134s] *** CDM Built up (cpu=0:00:40.4  real=0:00:40.0  mem= 2667.6M) ***
[12/07 22:05:12    141s] **INFO: Disable pre-place timing setting for timing analysis
[12/07 22:05:13    141s] Set Using Default Delay Limit as 1000.
[12/07 22:05:13    141s] Set Default Net Delay as 1000 ps.
[12/07 22:05:13    141s] Set Default Input Pin Transition as 0.1 ps.
[12/07 22:05:13    141s] Set Default Net Load as 0.5 pF. 
[12/07 22:05:13    141s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/07 22:05:13    141s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2644.8M, EPOCH TIME: 1733627113.540952
[12/07 22:05:13    141s] Deleted 0 physical inst  (cell - / prefix -).
[12/07 22:05:13    141s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.003, REAL:0.003, MEM:2644.8M, EPOCH TIME: 1733627113.543840
[12/07 22:05:13    141s] Inst-group poly0_0_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly0_1_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly0_2_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly0_3_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly1_0_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly1_1_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly1_2_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly1_3_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly2_0_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly2_1_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly2_2_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly2_3_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly3_0_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly3_1_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly3_2_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] Inst-group poly3_3_rx_ns has no instances; so deleting it.
[12/07 22:05:13    141s] INFO: #ExclusiveGroups=0
[12/07 22:05:13    141s] INFO: There are no Exclusive Groups.
[12/07 22:05:13    141s] *** Starting "NanoPlace(TM) placement v#7 (mem=2644.8M)" ...
[12/07 22:05:13    142s] Wait...
[12/07 22:05:21    149s] *** Build Buffered Sizing Timing Model
[12/07 22:05:21    149s] (cpu=0:00:07.7 mem=2660.8M) ***
[12/07 22:05:21    150s] *** Build Virtual Sizing Timing Model
[12/07 22:05:21    150s] (cpu=0:00:08.4 mem=2660.8M) ***
[12/07 22:05:21    150s] No user-set net weight.
[12/07 22:05:21    150s] Net fanout histogram:
[12/07 22:05:21    150s] 2		: 98435 (91.2%) nets
[12/07 22:05:21    150s] 3		: 2647 (2.5%) nets
[12/07 22:05:21    150s] 4     -	14	: 3680 (3.4%) nets
[12/07 22:05:21    150s] 15    -	39	: 1704 (1.6%) nets
[12/07 22:05:21    150s] 40    -	79	: 824 (0.8%) nets
[12/07 22:05:21    150s] 80    -	159	: 592 (0.5%) nets
[12/07 22:05:21    150s] 160   -	319	: 0 (0.0%) nets
[12/07 22:05:21    150s] 320   -	639	: 1 (0.0%) nets
[12/07 22:05:21    150s] 640   -	1279	: 0 (0.0%) nets
[12/07 22:05:21    150s] 1280  -	2559	: 0 (0.0%) nets
[12/07 22:05:21    150s] 2560  -	5119	: 0 (0.0%) nets
[12/07 22:05:21    150s] 5120+		: 1 (0.0%) nets
[12/07 22:05:21    150s] no activity file in design. spp won't run.
[12/07 22:05:21    150s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/07 22:05:21    150s] Scan chains were not defined.
[12/07 22:05:22    150s] Processing tracks to init pin-track alignment.
[12/07 22:05:22    150s] z: 2, totalTracks: 1
[12/07 22:05:22    150s] z: 4, totalTracks: 1
[12/07 22:05:22    150s] z: 6, totalTracks: 1
[12/07 22:05:22    150s] z: 8, totalTracks: 1
[12/07 22:05:22    150s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:05:22    150s] All LLGs are deleted
[12/07 22:05:22    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:05:22    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:05:22    150s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2660.8M, EPOCH TIME: 1733627122.171582
[12/07 22:05:22    150s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2660.8M, EPOCH TIME: 1733627122.172015
[12/07 22:05:22    150s] # Building torus_credit_D_W32 llgBox search-tree.
[12/07 22:05:22    150s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:05:22    150s] #std cell=106618 (0 fixed + 106618 movable) #buf cell=0 #inv cell=2541 #block=0 (0 floating + 0 preplaced)
[12/07 22:05:22    150s] #ioInst=0 #net=107884 #term=463091 #term/net=4.29, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
[12/07 22:05:22    150s] stdCell: 104778 single + 1840 double + 0 multi
[12/07 22:05:22    150s] Total standard cell length = 417.8930 (mm), area = 0.7704 (mm^2)
[12/07 22:05:22    150s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2660.8M, EPOCH TIME: 1733627122.201564
[12/07 22:05:22    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:05:22    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:05:22    150s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2660.8M, EPOCH TIME: 1733627122.201891
[12/07 22:05:22    150s] Max number of tech site patterns supported in site array is 256.
[12/07 22:05:22    150s] Core basic site is core
[12/07 22:05:22    150s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:05:22    150s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2660.8M, EPOCH TIME: 1733627122.220085
[12/07 22:05:22    150s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f65c38c8e08.
[12/07 22:05:22    150s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 22:05:22    150s] After signature check, allow fast init is false, keep pre-filter is false.
[12/07 22:05:22    150s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 22:05:22    150s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.173, REAL:0.172, MEM:2788.8M, EPOCH TIME: 1733627122.392543
[12/07 22:05:22    150s] Use non-trimmed site array because memory saving is not enough.
[12/07 22:05:22    150s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 22:05:22    150s] SiteArray: use 31,911,936 bytes
[12/07 22:05:22    150s] SiteArray: current memory after site array memory allocation 2819.2M
[12/07 22:05:22    150s] SiteArray: FP blocked sites are writable
[12/07 22:05:22    150s] Estimated cell power/ground rail width = 0.365 um
[12/07 22:05:22    150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 22:05:22    150s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2819.2M, EPOCH TIME: 1733627122.470176
[12/07 22:05:24    152s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.572, REAL:1.574, MEM:2819.2M, EPOCH TIME: 1733627124.044246
[12/07 22:05:24    152s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 22:05:24    152s] Atter site array init, number of instance map data is 0.
[12/07 22:05:24    152s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:2.027, REAL:2.030, MEM:2819.2M, EPOCH TIME: 1733627124.231607
[12/07 22:05:24    152s] 
[12/07 22:05:24    152s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:05:24    152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:2.089, REAL:2.092, MEM:2819.2M, EPOCH TIME: 1733627124.293248
[12/07 22:05:24    152s] 
[12/07 22:05:24    152s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:05:24    152s] 
[12/07 22:05:24    152s] Average module density = 1.028.
[12/07 22:05:24    152s] Density for module 'poly3_3_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_3_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_3_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_3_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 238675 sites (85923 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly3_3_sw' (box = {535.000 534.800 731.000 731.000}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116056 sites (41780 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_2_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_2_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_2_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_2_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly3_2_sw' (box = {535.000 1285.400 731.000 1481.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116059 sites (41781 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_1_tx_ns' = 0.744.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9800 sites (3528 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_1_tx_ew' = 0.702.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10965 sites (3947 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_1_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10965 sites (3947 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_1_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly3_1_sw' (box = {535.000 909.200 731.000 1105.400}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116059 sites (41781 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_0_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_0_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_0_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly3_0_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 235640 sites (84830 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly3_0_sw' (box = {535.000 160.400 731.000 356.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116050 sites (41778 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_3_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_3_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_3_rx_ew' = 0.040.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10240 sites (3686 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_3_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 238280 sites (85781 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly2_3_sw' (box = {1285.000 534.800 1481.000 731.000}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116058 sites (41781 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_2_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_2_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_2_rx_ew' = 0.040.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10240 sites (3686 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_2_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236415 sites (85109 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly2_2_sw' (box = {1285.000 1285.400 1481.000 1481.600}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116064 sites (41783 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_1_tx_ns' = 0.744.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9800 sites (3528 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_1_tx_ew' = 0.702.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10965 sites (3947 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_1_rx_ew' = 0.039.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10320 sites (3715 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_1_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236415 sites (85109 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly2_1_sw' (box = {1285.000 909.200 1481.000 1105.400}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116064 sites (41783 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_0_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_0_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_0_rx_ew' = 0.040.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10240 sites (3686 um^2).
[12/07 22:05:24    152s] Density for module 'poly2_0_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 235255 sites (84692 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly2_0_sw' (box = {1285.000 160.400 1481.000 356.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116053 sites (41779 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_3_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_3_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_3_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_3_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 238675 sites (85923 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly1_3_sw' (box = {910.000 534.800 1106.000 731.000}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116058 sites (41781 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_2_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_2_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_2_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_2_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly1_2_sw' (box = {910.000 1285.400 1106.000 1481.600}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116227 sites (41842 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_1_tx_ns' = 0.744.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9800 sites (3528 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_1_tx_ew' = 0.702.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10965 sites (3947 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_1_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10965 sites (3947 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_1_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly1_1_sw' (box = {910.000 909.200 1106.000 1105.400}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116227 sites (41842 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_0_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_0_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_0_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly1_0_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 235640 sites (84830 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly1_0_sw' (box = {910.000 160.400 1106.000 356.600}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116072 sites (41786 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_3_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_3_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_3_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_3_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236595 sites (85174 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly0_3_sw' (box = {160.000 534.800 356.000 731.000}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116055 sites (41780 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_2_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_2_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_2_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_2_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 234735 sites (84505 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly0_2_sw' (box = {160.000 1285.400 356.000 1481.600}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116068 sites (41785 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_1_tx_ns' = 0.744.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9800 sites (3528 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_1_tx_ew' = 0.702.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10965 sites (3947 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_1_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10965 sites (3947 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_1_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 234735 sites (84505 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly0_1_sw' (box = {160.000 909.200 356.000 1105.400}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116060 sites (41782 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_0_tx_ns' = 0.827.
[12/07 22:05:24    152s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_0_tx_ew' = 0.708.
[12/07 22:05:24    152s]        = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_0_rx_ew' = 0.037.
[12/07 22:05:24    152s]        = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
[12/07 22:05:24    152s] Density for module 'poly0_0_cli' = 0.007.
[12/07 22:05:24    152s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 233570 sites (84085 um^2).
[12/07 22:05:24    152s] **WARN: (IMPSP-452):	Density for module 'poly0_0_sw' (box = {160.000 160.400 356.000 356.600}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/07 22:05:24    152s] Type 'man IMPSP-452' for more detail.
[12/07 22:05:24    152s]        = stdcell_area 116120 sites (41803 um^2) / alloc_area 106820 sites (38455 um^2).
[12/07 22:05:24    152s] Density for the rest of the design = 0.042.
[12/07 22:05:24    152s]        = stdcell_area 9729 sites (3502 um^2) / alloc_area 233595 sites (84094 um^2).
[12/07 22:05:24    152s] Density for the design = 0.344.
[12/07 22:05:24    152s]        = stdcell_area 2140056 sites (770420 um^2) / alloc_area 6215880 sites (2237717 um^2).
[12/07 22:05:24    152s] Pin Density = 0.07450.
[12/07 22:05:24    152s]             = total # of pins 463091 / total area 6215880.
[12/07 22:05:24    152s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2819.2M, EPOCH TIME: 1733627124.435967
[12/07 22:05:24    152s] Identified 16 spare or floating instances, with no clusters.
[12/07 22:05:24    152s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.084, REAL:0.084, MEM:2819.2M, EPOCH TIME: 1733627124.519855
[12/07 22:05:24    152s] OPERPROF: Starting pre-place ADS at level 1, MEM:2819.2M, EPOCH TIME: 1733627124.541081
[12/07 22:05:24    153s] 
[12/07 22:05:24    153s] Skip ADS.
[12/07 22:05:24    153s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.107, REAL:0.107, MEM:2819.2M, EPOCH TIME: 1733627124.648501
[12/07 22:05:24    153s] OPERPROF: Starting spMPad at level 1, MEM:2626.2M, EPOCH TIME: 1733627124.652814
[12/07 22:05:24    153s] OPERPROF:   Starting spContextMPad at level 2, MEM:2626.2M, EPOCH TIME: 1733627124.658697
[12/07 22:05:24    153s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2626.2M, EPOCH TIME: 1733627124.658742
[12/07 22:05:24    153s] OPERPROF: Finished spMPad at level 1, CPU:0.006, REAL:0.006, MEM:2626.2M, EPOCH TIME: 1733627124.658770
[12/07 22:05:24    153s] 
[12/07 22:05:24    153s] 
[12/07 22:05:24    153s] 
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly3_3_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly3_3_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly3_3_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly3_3_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly3_3_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly3_2_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly3_2_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly3_2_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly3_2_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly3_2_cli
[12/07 22:05:25    153s] InitPadU 0.744 -> 0.744 for poly3_1_tx_ns
[12/07 22:05:25    153s] InitPadU 0.702 -> 0.702 for poly3_1_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly3_1_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly3_1_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly3_1_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly3_0_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly3_0_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly3_0_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly3_0_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly3_0_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly2_3_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly2_3_tx_ew
[12/07 22:05:25    153s] InitPadU 0.040 -> 0.042 for poly2_3_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly2_3_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly2_3_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly2_2_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly2_2_tx_ew
[12/07 22:05:25    153s] InitPadU 0.040 -> 0.042 for poly2_2_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly2_2_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly2_2_cli
[12/07 22:05:25    153s] InitPadU 0.744 -> 0.744 for poly2_1_tx_ns
[12/07 22:05:25    153s] InitPadU 0.702 -> 0.702 for poly2_1_tx_ew
[12/07 22:05:25    153s] InitPadU 0.039 -> 0.042 for poly2_1_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly2_1_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly2_1_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly2_0_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly2_0_tx_ew
[12/07 22:05:25    153s] InitPadU 0.040 -> 0.042 for poly2_0_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly2_0_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly2_0_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly1_3_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly1_3_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly1_3_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly1_3_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly1_3_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly1_2_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly1_2_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly1_2_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly1_2_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly1_2_cli
[12/07 22:05:25    153s] InitPadU 0.744 -> 0.744 for poly1_1_tx_ns
[12/07 22:05:25    153s] InitPadU 0.702 -> 0.702 for poly1_1_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly1_1_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly1_1_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly1_1_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly1_0_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly1_0_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly1_0_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly1_0_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly1_0_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly0_3_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly0_3_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly0_3_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly0_3_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly0_3_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly0_2_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly0_2_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly0_2_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly0_2_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly0_2_cli
[12/07 22:05:25    153s] InitPadU 0.744 -> 0.744 for poly0_1_tx_ns
[12/07 22:05:25    153s] InitPadU 0.702 -> 0.702 for poly0_1_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly0_1_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly0_1_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly0_1_cli
[12/07 22:05:25    153s] InitPadU 0.827 -> 0.827 for poly0_0_tx_ns
[12/07 22:05:25    153s] InitPadU 0.708 -> 0.708 for poly0_0_tx_ew
[12/07 22:05:25    153s] InitPadU 0.037 -> 0.040 for poly0_0_rx_ew
[12/07 22:05:25    153s] Initial padding reaches pin density 0.107 for poly0_0_cli
[12/07 22:05:25    153s] InitPadU 0.007 -> 0.021 for poly0_0_cli
[12/07 22:05:25    153s] InitPadU 0.042 -> 0.045 for top
[12/07 22:05:25    153s] 
[12/07 22:05:25    153s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2628.2M, EPOCH TIME: 1733627125.159802
[12/07 22:05:25    153s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.063, REAL:0.063, MEM:2631.2M, EPOCH TIME: 1733627125.223269
[12/07 22:05:25    153s] === lastAutoLevel = 11 
[12/07 22:05:25    153s] OPERPROF: Starting spInitNetWt at level 1, MEM:2631.2M, EPOCH TIME: 1733627125.269583
[12/07 22:05:25    153s] no activity file in design. spp won't run.
[12/07 22:05:25    153s] [spp] 0
[12/07 22:05:25    153s] [adp] 0:1:1:3
[12/07 22:05:59    188s] OPERPROF: Finished spInitNetWt at level 1, CPU:34.303, REAL:34.328, MEM:2788.4M, EPOCH TIME: 1733627159.597434
[12/07 22:05:59    188s] Clock gating cells determined by native netlist tracing.
[12/07 22:05:59    188s] no activity file in design. spp won't run.
[12/07 22:05:59    188s] no activity file in design. spp won't run.
[12/07 22:06:00    188s] Effort level <high> specified for reg2reg path_group
[12/07 22:06:10    198s] OPERPROF: Starting npMain at level 1, MEM:2788.4M, EPOCH TIME: 1733627170.329963
[12/07 22:06:11    199s] OPERPROF:   Starting npPlace at level 2, MEM:2934.0M, EPOCH TIME: 1733627171.697058
[12/07 22:06:12    199s] Iteration  1: Total net bbox = 1.740e-08 (6.07e-09 1.13e-08)
[12/07 22:06:12    199s]               Est.  stn bbox = 1.852e-08 (6.41e-09 1.21e-08)
[12/07 22:06:12    199s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 3147.7M
[12/07 22:06:12    199s] Iteration  2: Total net bbox = 1.740e-08 (6.07e-09 1.13e-08)
[12/07 22:06:12    199s]               Est.  stn bbox = 1.852e-08 (6.41e-09 1.21e-08)
[12/07 22:06:12    199s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3149.4M
[12/07 22:06:13    200s] exp_mt_sequential is set from setPlaceMode option to 1
[12/07 22:06:13    200s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/07 22:06:13    200s] place_exp_mt_interval set to default 32
[12/07 22:06:13    200s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/07 22:06:27    214s] Iteration  3: Total net bbox = 2.222e+04 (1.81e+04 4.10e+03)
[12/07 22:06:27    214s]               Est.  stn bbox = 4.064e+04 (3.55e+04 5.18e+03)
[12/07 22:06:27    214s]               cpu = 0:00:14.7 real = 0:00:15.0 mem = 3289.3M
[12/07 22:06:27    214s] Total number of setup views is 3.
[12/07 22:06:42    229s] Total number of active setup views is 1.
[12/07 22:06:42    229s] Active setup views:
[12/07 22:06:42    229s]     view_functional_wcl_slow
[12/07 22:07:03    250s] Iteration  4: Total net bbox = 6.305e+05 (3.33e+05 2.98e+05)
[12/07 22:07:03    250s]               Est.  stn bbox = 9.610e+05 (6.43e+05 3.18e+05)
[12/07 22:07:03    250s]               cpu = 0:00:36.2 real = 0:00:36.0 mem = 3409.3M
[12/07 22:07:03    250s] Total number of setup views is 1.
[12/07 22:07:03    250s] Total number of active setup views is 1.
[12/07 22:07:03    250s] Active setup views:
[12/07 22:07:03    250s]     view_functional_wcl_slow
[12/07 22:07:28    275s] Iteration  5: Total net bbox = 1.199e+06 (6.28e+05 5.72e+05)
[12/07 22:07:28    275s]               Est.  stn bbox = 1.759e+06 (1.08e+06 6.74e+05)
[12/07 22:07:28    275s]               cpu = 0:00:24.7 real = 0:00:25.0 mem = 3576.4M
[12/07 22:07:28    275s] OPERPROF:   Finished npPlace at level 2, CPU:76.224, REAL:77.174, MEM:3576.4M, EPOCH TIME: 1733627248.870802
[12/07 22:07:28    275s] OPERPROF: Finished npMain at level 1, CPU:76.717, REAL:78.668, MEM:3576.4M, EPOCH TIME: 1733627248.998221
[12/07 22:07:29    275s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3576.4M, EPOCH TIME: 1733627249.067993
[12/07 22:07:29    275s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 22:07:29    275s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.045, REAL:0.045, MEM:3576.4M, EPOCH TIME: 1733627249.112621
[12/07 22:07:29    275s] OPERPROF: Starting npMain at level 1, MEM:3576.4M, EPOCH TIME: 1733627249.132272
[12/07 22:07:29    276s] OPERPROF:   Starting npPlace at level 2, MEM:3576.4M, EPOCH TIME: 1733627249.988966
[12/07 22:07:31    277s] Total number of setup views is 1.
[12/07 22:07:31    277s] Total number of active setup views is 1.
[12/07 22:07:31    277s] Active setup views:
[12/07 22:07:31    277s]     view_functional_wcl_slow
[12/07 22:08:09    315s] Iteration  6: Total net bbox = 1.660e+06 (7.16e+05 9.44e+05)
[12/07 22:08:10    315s]               Est.  stn bbox = 2.373e+06 (1.19e+06 1.18e+06)
[12/07 22:08:10    315s]               cpu = 0:00:39.1 real = 0:00:40.0 mem = 3457.4M
[12/07 22:08:10    315s] OPERPROF:   Finished npPlace at level 2, CPU:39.561, REAL:40.024, MEM:3457.4M, EPOCH TIME: 1733627290.012826
[12/07 22:08:10    316s] OPERPROF: Finished npMain at level 1, CPU:40.524, REAL:40.991, MEM:3457.4M, EPOCH TIME: 1733627290.123026
[12/07 22:08:10    316s] Iteration  7: Total net bbox = 1.783e+06 (8.28e+05 9.54e+05)
[12/07 22:08:10    316s]               Est.  stn bbox = 2.508e+06 (1.31e+06 1.20e+06)
[12/07 22:08:10    316s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3457.4M
[12/07 22:08:28    334s] 
[12/07 22:08:28    334s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 22:08:28    334s] TLC MultiMap info (StdDelay):
[12/07 22:08:28    334s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 22:08:28    334s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 22:08:28    334s]  Setting StdDelay to: 13.6ps
[12/07 22:08:28    334s] 
[12/07 22:08:28    334s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 22:08:28    334s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/07 22:08:29    335s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/07 22:08:29    335s] Iteration  8: Total net bbox = 1.783e+06 (8.28e+05 9.54e+05)
[12/07 22:08:29    335s]               Est.  stn bbox = 2.508e+06 (1.31e+06 1.20e+06)
[12/07 22:08:29    335s]               cpu = 0:00:18.9 real = 0:00:19.0 mem = 3457.4M
[12/07 22:08:29    335s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3457.4M, EPOCH TIME: 1733627309.184152
[12/07 22:08:29    335s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 22:08:29    335s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3457.4M, EPOCH TIME: 1733627309.195191
[12/07 22:08:29    335s] OPERPROF: Starting npMain at level 1, MEM:3457.4M, EPOCH TIME: 1733627309.214819
[12/07 22:08:30    336s] OPERPROF:   Starting npPlace at level 2, MEM:3457.4M, EPOCH TIME: 1733627310.050593
[12/07 22:08:31    337s] Total number of setup views is 1.
[12/07 22:08:31    337s] Total number of active setup views is 1.
[12/07 22:08:31    337s] Active setup views:
[12/07 22:08:31    337s]     view_functional_wcl_slow
[12/07 22:09:17    382s] OPERPROF:   Finished npPlace at level 2, CPU:46.634, REAL:47.173, MEM:3611.4M, EPOCH TIME: 1733627357.223728
[12/07 22:09:17    382s] OPERPROF: Finished npMain at level 1, CPU:47.582, REAL:48.125, MEM:3611.4M, EPOCH TIME: 1733627357.339516
[12/07 22:09:17    382s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3611.4M, EPOCH TIME: 1733627357.346505
[12/07 22:09:17    382s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 22:09:17    382s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.010, MEM:3611.4M, EPOCH TIME: 1733627357.356731
[12/07 22:09:17    382s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3611.4M, EPOCH TIME: 1733627357.358369
[12/07 22:09:17    382s] Starting Early Global Route rough congestion estimation: mem = 3611.4M
[12/07 22:09:17    382s] (I)      ==================== Layers =====================
[12/07 22:09:17    382s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:09:17    382s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:09:17    382s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:09:17    382s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:09:17    382s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:09:17    382s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:09:17    382s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:09:17    382s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:09:17    382s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:09:17    382s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:09:17    382s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:09:17    382s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:09:17    382s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:09:17    382s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:09:17    382s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:09:17    382s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:09:17    382s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:09:17    382s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:09:17    382s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:09:17    382s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:09:17    382s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:09:17    382s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:09:17    382s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:09:17    382s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:09:17    382s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:09:17    382s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:09:17    382s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:09:17    382s] (I)      Started Import and model ( Curr Mem: 3611.40 MB )
[12/07 22:09:17    382s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:09:17    383s] (I)      == Non-default Options ==
[12/07 22:09:17    383s] (I)      Print mode                                         : 2
[12/07 22:09:17    383s] (I)      Stop if highly congested                           : false
[12/07 22:09:17    383s] (I)      Maximum routing layer                              : 10
[12/07 22:09:17    383s] (I)      Assign partition pins                              : false
[12/07 22:09:17    383s] (I)      Support large GCell                                : true
[12/07 22:09:17    383s] (I)      Number of threads                                  : 1
[12/07 22:09:17    383s] (I)      Number of rows per GCell                           : 26
[12/07 22:09:17    383s] (I)      Max num rows per GCell                             : 32
[12/07 22:09:17    383s] (I)      Method to set GCell size                           : row
[12/07 22:09:17    383s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:09:17    383s] (I)      Use row-based GCell size
[12/07 22:09:17    383s] (I)      Use row-based GCell align
[12/07 22:09:17    383s] (I)      layer 0 area = 168000
[12/07 22:09:17    383s] (I)      layer 1 area = 208000
[12/07 22:09:17    383s] (I)      layer 2 area = 208000
[12/07 22:09:17    383s] (I)      layer 3 area = 208000
[12/07 22:09:17    383s] (I)      layer 4 area = 208000
[12/07 22:09:17    383s] (I)      layer 5 area = 208000
[12/07 22:09:17    383s] (I)      layer 6 area = 208000
[12/07 22:09:17    383s] (I)      layer 7 area = 2259999
[12/07 22:09:17    383s] (I)      layer 8 area = 2259999
[12/07 22:09:17    383s] (I)      layer 9 area = 0
[12/07 22:09:17    383s] (I)      GCell unit size   : 3600
[12/07 22:09:17    383s] (I)      GCell multiplier  : 26
[12/07 22:09:17    383s] (I)      GCell row height  : 3600
[12/07 22:09:17    383s] (I)      Actual row height : 3600
[12/07 22:09:17    383s] (I)      GCell align ref   : 4000 4000
[12/07 22:09:17    383s] [NR-eGR] Track table information for default rule: 
[12/07 22:09:17    383s] [NR-eGR] M1 has single uniform track structure
[12/07 22:09:17    383s] [NR-eGR] M2 has single uniform track structure
[12/07 22:09:17    383s] [NR-eGR] M3 has single uniform track structure
[12/07 22:09:17    383s] [NR-eGR] M4 has single uniform track structure
[12/07 22:09:17    383s] [NR-eGR] M5 has single uniform track structure
[12/07 22:09:17    383s] [NR-eGR] M6 has single uniform track structure
[12/07 22:09:17    383s] [NR-eGR] M7 has single uniform track structure
[12/07 22:09:17    383s] [NR-eGR] M8 has single uniform track structure
[12/07 22:09:17    383s] [NR-eGR] M9 has single uniform track structure
[12/07 22:09:17    383s] [NR-eGR] AP has single uniform track structure
[12/07 22:09:17    383s] (I)      ================== Default via ==================
[12/07 22:09:17    383s] (I)      +---+--------------------+----------------------+
[12/07 22:09:17    383s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 22:09:17    383s] (I)      +---+--------------------+----------------------+
[12/07 22:09:17    383s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 22:09:17    383s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 22:09:17    383s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 22:09:17    383s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 22:09:17    383s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 22:09:17    383s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 22:09:17    383s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 22:09:17    383s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 22:09:17    383s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 22:09:17    383s] (I)      +---+--------------------+----------------------+
[12/07 22:09:17    383s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:09:18    383s] [NR-eGR] Read 2100180 PG shapes
[12/07 22:09:18    383s] [NR-eGR] Read 0 clock shapes
[12/07 22:09:18    383s] [NR-eGR] Read 0 other shapes
[12/07 22:09:18    383s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:09:18    383s] [NR-eGR] #Instance Blockages : 3792
[12/07 22:09:18    383s] [NR-eGR] #PG Blockages       : 2100180
[12/07 22:09:18    383s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:09:18    383s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:09:18    383s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:09:18    383s] [NR-eGR] #Other Blockages    : 0
[12/07 22:09:18    383s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:09:18    383s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 22:09:18    383s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/07 22:09:18    383s] (I)      early_global_route_priority property id does not exist.
[12/07 22:09:18    383s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=0  Num CS=0
[12/07 22:09:18    383s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 0
[12/07 22:09:18    383s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 22:09:18    383s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 22:09:18    383s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 22:09:18    383s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 22:09:18    383s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 22:09:18    383s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 22:09:18    383s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:09:18    383s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:09:18    383s] (I)      Number of ignored nets                =      0
[12/07 22:09:18    383s] (I)      Number of connected nets              =      0
[12/07 22:09:18    383s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 22:09:18    383s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 22:09:18    383s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:09:18    383s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:09:18    383s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:09:18    383s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:09:18    383s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:09:18    383s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:09:18    383s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:09:18    383s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 22:09:18    383s] (I)      Ndr track 0 does not exist
[12/07 22:09:18    383s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:09:18    383s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:09:18    383s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:09:18    383s] (I)      Site width          :   400  (dbu)
[12/07 22:09:18    383s] (I)      Row height          :  3600  (dbu)
[12/07 22:09:18    383s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:09:18    383s] (I)      GCell width         : 93600  (dbu)
[12/07 22:09:18    383s] (I)      GCell height        : 93600  (dbu)
[12/07 22:09:18    383s] (I)      Grid                :    33    33    10
[12/07 22:09:18    383s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:09:18    383s] (I)      Vertical capacity   :     0 93600     0 93600     0 93600     0 93600     0 93600
[12/07 22:09:18    383s] (I)      Horizontal capacity :     0     0 93600     0 93600     0 93600     0 93600     0
[12/07 22:09:18    383s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:09:18    383s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:09:18    383s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:09:18    383s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:09:18    383s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:09:18    383s] (I)      Num tracks per GCell: 260.00 234.00 234.00 234.00 234.00 234.00 234.00 58.50 58.50  7.20
[12/07 22:09:18    383s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:09:18    383s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:09:18    383s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:09:18    383s] (I)      --------------------------------------------------------
[12/07 22:09:18    383s] 
[12/07 22:09:18    383s] [NR-eGR] ============ Routing rule table ============
[12/07 22:09:18    383s] [NR-eGR] Rule id: 0  Nets: 107883
[12/07 22:09:18    383s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 22:09:18    383s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:09:18    383s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 22:09:18    383s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:09:18    383s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:09:18    383s] [NR-eGR] ========================================
[12/07 22:09:18    383s] [NR-eGR] 
[12/07 22:09:18    383s] (I)      =============== Blocked Tracks ===============
[12/07 22:09:18    383s] (I)      +-------+---------+----------+---------------+
[12/07 22:09:18    383s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:09:18    383s] (I)      +-------+---------+----------+---------------+
[12/07 22:09:18    383s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:09:18    383s] (I)      |     2 |  247500 |    84807 |        34.27% |
[12/07 22:09:18    383s] (I)      |     3 |  247467 |    79840 |        32.26% |
[12/07 22:09:18    383s] (I)      |     4 |  247500 |    67873 |        27.42% |
[12/07 22:09:18    383s] (I)      |     5 |  247467 |   239392 |        96.74% |
[12/07 22:09:18    383s] (I)      |     6 |  247500 |   239424 |        96.74% |
[12/07 22:09:18    383s] (I)      |     7 |  247467 |        0 |         0.00% |
[12/07 22:09:18    383s] (I)      |     8 |   61875 |        0 |         0.00% |
[12/07 22:09:18    383s] (I)      |     9 |   61875 |        0 |         0.00% |
[12/07 22:09:18    383s] (I)      |    10 |    7590 |        0 |         0.00% |
[12/07 22:09:18    383s] (I)      +-------+---------+----------+---------------+
[12/07 22:09:18    383s] (I)      Finished Import and model ( CPU: 0.87 sec, Real: 0.88 sec, Curr Mem: 3611.40 MB )
[12/07 22:09:18    383s] (I)      Reset routing kernel
[12/07 22:09:18    383s] (I)      numLocalWires=649601  numGlobalNetBranches=227255  numLocalNetBranches=99055
[12/07 22:09:18    383s] (I)      totalPins=463054  totalGlobalPin=48287 (10.43%)
[12/07 22:09:18    383s] (I)      total 2D Cap : 1410253 = (708975 H, 701278 V)
[12/07 22:09:18    383s] (I)      
[12/07 22:09:18    383s] (I)      ============  Phase 1a Route ============
[12/07 22:09:18    383s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:09:18    383s] (I)      Usage: 47227 = (22378 H, 24849 V) = (3.16% H, 3.54% V) = (1.047e+06um H, 1.163e+06um V)
[12/07 22:09:18    383s] (I)      
[12/07 22:09:18    383s] (I)      ============  Phase 1b Route ============
[12/07 22:09:18    383s] (I)      Usage: 47227 = (22378 H, 24849 V) = (3.16% H, 3.54% V) = (1.047e+06um H, 1.163e+06um V)
[12/07 22:09:18    383s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 22:09:18    383s] 
[12/07 22:09:18    383s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 22:09:18    383s] Finished Early Global Route rough congestion estimation: mem = 3611.4M
[12/07 22:09:18    383s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.989, REAL:0.991, MEM:3611.4M, EPOCH TIME: 1733627358.349826
[12/07 22:09:18    383s] earlyGlobalRoute rough estimation gcell size 26 row height
[12/07 22:09:18    383s] OPERPROF: Starting CDPad at level 1, MEM:3611.4M, EPOCH TIME: 1733627358.351862
[12/07 22:09:18    384s] CDPadU 0.353 -> 0.361. R=0.344, N=106618, GS=46.800
[12/07 22:09:18    384s] OPERPROF: Finished CDPad at level 1, CPU:0.467, REAL:0.469, MEM:2936.4M, EPOCH TIME: 1733627358.820420
[12/07 22:09:18    384s] OPERPROF: Starting npMain at level 1, MEM:2936.4M, EPOCH TIME: 1733627358.840923
[12/07 22:09:19    385s] OPERPROF:   Starting npPlace at level 2, MEM:3115.2M, EPOCH TIME: 1733627359.726026
[12/07 22:09:20    385s] Total number of setup views is 1.
[12/07 22:09:20    385s] Total number of active setup views is 1.
[12/07 22:09:20    385s] Active setup views:
[12/07 22:09:20    385s]     view_functional_wcl_slow
[12/07 22:09:20    385s] AB param 96.8% (103241/106602).
[12/07 22:09:20    385s] OPERPROF:   Finished npPlace at level 2, CPU:0.718, REAL:0.721, MEM:3464.6M, EPOCH TIME: 1733627360.446770
[12/07 22:09:20    385s] OPERPROF: Finished npMain at level 1, CPU:1.708, REAL:1.714, MEM:3464.6M, EPOCH TIME: 1733627360.554847
[12/07 22:09:20    385s] Global placement CDP is working on the selected area.
[12/07 22:09:20    385s] OPERPROF: Starting npMain at level 1, MEM:3464.6M, EPOCH TIME: 1733627360.574004
[12/07 22:09:21    386s] OPERPROF:   Starting npPlace at level 2, MEM:3464.6M, EPOCH TIME: 1733627361.440113
[12/07 22:09:22    387s] Total number of setup views is 1.
[12/07 22:09:22    387s] Total number of active setup views is 1.
[12/07 22:09:22    387s] Active setup views:
[12/07 22:09:22    387s]     view_functional_wcl_slow
[12/07 22:09:43    409s] OPERPROF:   Finished npPlace at level 2, CPU:22.212, REAL:22.477, MEM:3480.4M, EPOCH TIME: 1733627383.917000
[12/07 22:09:44    409s] OPERPROF: Finished npMain at level 1, CPU:23.244, REAL:23.473, MEM:3480.4M, EPOCH TIME: 1733627384.047139
[12/07 22:09:44    409s] Iteration  9: Total net bbox = 1.882e+06 (9.15e+05 9.67e+05)
[12/07 22:09:44    409s]               Est.  stn bbox = 2.900e+06 (1.59e+06 1.32e+06)
[12/07 22:09:44    409s]               cpu = 0:01:14 real = 0:01:15 mem = 3480.4M
[12/07 22:10:02    427s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/07 22:10:02    427s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/07 22:10:02    428s] Iteration 10: Total net bbox = 1.882e+06 (9.15e+05 9.67e+05)
[12/07 22:10:02    428s]               Est.  stn bbox = 2.900e+06 (1.59e+06 1.32e+06)
[12/07 22:10:02    428s]               cpu = 0:00:18.8 real = 0:00:18.0 mem = 3480.4M
[12/07 22:10:02    428s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3480.4M, EPOCH TIME: 1733627402.909052
[12/07 22:10:02    428s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 22:10:02    428s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3480.4M, EPOCH TIME: 1733627402.920040
[12/07 22:10:02    428s] OPERPROF: Starting npMain at level 1, MEM:3480.4M, EPOCH TIME: 1733627402.939503
[12/07 22:10:03    429s] OPERPROF:   Starting npPlace at level 2, MEM:3480.4M, EPOCH TIME: 1733627403.820090
[12/07 22:10:04    430s] Total number of setup views is 1.
[12/07 22:10:04    430s] Total number of active setup views is 1.
[12/07 22:10:04    430s] Active setup views:
[12/07 22:10:04    430s]     view_functional_wcl_slow
[12/07 22:10:16    441s] OPERPROF:   Finished npPlace at level 2, CPU:12.643, REAL:12.783, MEM:3480.4M, EPOCH TIME: 1733627416.602774
[12/07 22:10:16    441s] OPERPROF: Finished npMain at level 1, CPU:13.639, REAL:13.782, MEM:3480.4M, EPOCH TIME: 1733627416.721493
[12/07 22:10:16    441s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3480.4M, EPOCH TIME: 1733627416.728536
[12/07 22:10:16    441s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 22:10:16    441s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.010, MEM:3480.4M, EPOCH TIME: 1733627416.738610
[12/07 22:10:16    441s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3480.4M, EPOCH TIME: 1733627416.740260
[12/07 22:10:16    441s] Starting Early Global Route rough congestion estimation: mem = 3480.4M
[12/07 22:10:16    441s] (I)      ==================== Layers =====================
[12/07 22:10:16    441s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:10:16    441s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:10:16    441s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:10:16    441s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:10:16    441s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:10:16    441s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:10:16    441s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:10:16    441s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:10:16    441s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:10:16    441s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:10:16    441s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:10:16    441s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:10:16    441s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:10:16    441s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:10:16    441s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:10:16    441s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:10:16    441s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:10:16    441s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:10:16    441s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:10:16    441s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:10:16    441s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:10:16    441s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:10:16    441s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:10:16    441s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:10:16    441s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:10:16    441s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:10:16    441s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:10:16    441s] (I)      Started Import and model ( Curr Mem: 3480.40 MB )
[12/07 22:10:16    441s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:10:17    442s] (I)      == Non-default Options ==
[12/07 22:10:17    442s] (I)      Print mode                                         : 2
[12/07 22:10:17    442s] (I)      Stop if highly congested                           : false
[12/07 22:10:17    442s] (I)      Maximum routing layer                              : 10
[12/07 22:10:17    442s] (I)      Assign partition pins                              : false
[12/07 22:10:17    442s] (I)      Support large GCell                                : true
[12/07 22:10:17    442s] (I)      Number of threads                                  : 1
[12/07 22:10:17    442s] (I)      Number of rows per GCell                           : 13
[12/07 22:10:17    442s] (I)      Max num rows per GCell                             : 32
[12/07 22:10:17    442s] (I)      Method to set GCell size                           : row
[12/07 22:10:17    442s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:10:17    442s] (I)      Use row-based GCell size
[12/07 22:10:17    442s] (I)      Use row-based GCell align
[12/07 22:10:17    442s] (I)      layer 0 area = 168000
[12/07 22:10:17    442s] (I)      layer 1 area = 208000
[12/07 22:10:17    442s] (I)      layer 2 area = 208000
[12/07 22:10:17    442s] (I)      layer 3 area = 208000
[12/07 22:10:17    442s] (I)      layer 4 area = 208000
[12/07 22:10:17    442s] (I)      layer 5 area = 208000
[12/07 22:10:17    442s] (I)      layer 6 area = 208000
[12/07 22:10:17    442s] (I)      layer 7 area = 2259999
[12/07 22:10:17    442s] (I)      layer 8 area = 2259999
[12/07 22:10:17    442s] (I)      layer 9 area = 0
[12/07 22:10:17    442s] (I)      GCell unit size   : 3600
[12/07 22:10:17    442s] (I)      GCell multiplier  : 13
[12/07 22:10:17    442s] (I)      GCell row height  : 3600
[12/07 22:10:17    442s] (I)      Actual row height : 3600
[12/07 22:10:17    442s] (I)      GCell align ref   : 4000 4000
[12/07 22:10:17    442s] [NR-eGR] Track table information for default rule: 
[12/07 22:10:17    442s] [NR-eGR] M1 has single uniform track structure
[12/07 22:10:17    442s] [NR-eGR] M2 has single uniform track structure
[12/07 22:10:17    442s] [NR-eGR] M3 has single uniform track structure
[12/07 22:10:17    442s] [NR-eGR] M4 has single uniform track structure
[12/07 22:10:17    442s] [NR-eGR] M5 has single uniform track structure
[12/07 22:10:17    442s] [NR-eGR] M6 has single uniform track structure
[12/07 22:10:17    442s] [NR-eGR] M7 has single uniform track structure
[12/07 22:10:17    442s] [NR-eGR] M8 has single uniform track structure
[12/07 22:10:17    442s] [NR-eGR] M9 has single uniform track structure
[12/07 22:10:17    442s] [NR-eGR] AP has single uniform track structure
[12/07 22:10:17    442s] (I)      ================== Default via ==================
[12/07 22:10:17    442s] (I)      +---+--------------------+----------------------+
[12/07 22:10:17    442s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 22:10:17    442s] (I)      +---+--------------------+----------------------+
[12/07 22:10:17    442s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 22:10:17    442s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 22:10:17    442s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 22:10:17    442s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 22:10:17    442s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 22:10:17    442s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 22:10:17    442s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 22:10:17    442s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 22:10:17    442s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 22:10:17    442s] (I)      +---+--------------------+----------------------+
[12/07 22:10:17    442s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:10:17    442s] [NR-eGR] Read 2100180 PG shapes
[12/07 22:10:17    442s] [NR-eGR] Read 0 clock shapes
[12/07 22:10:17    442s] [NR-eGR] Read 0 other shapes
[12/07 22:10:17    442s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:10:17    442s] [NR-eGR] #Instance Blockages : 3792
[12/07 22:10:17    442s] [NR-eGR] #PG Blockages       : 2100180
[12/07 22:10:17    442s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:10:17    442s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:10:17    442s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:10:17    442s] [NR-eGR] #Other Blockages    : 0
[12/07 22:10:17    442s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:10:17    442s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 22:10:17    442s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/07 22:10:17    442s] (I)      early_global_route_priority property id does not exist.
[12/07 22:10:17    442s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=0  Num CS=0
[12/07 22:10:17    442s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 0
[12/07 22:10:17    442s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 22:10:17    442s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 22:10:17    442s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 22:10:17    442s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 22:10:17    442s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 22:10:17    442s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 22:10:17    442s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:10:17    442s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:10:17    442s] (I)      Number of ignored nets                =      0
[12/07 22:10:17    442s] (I)      Number of connected nets              =      0
[12/07 22:10:17    442s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 22:10:17    442s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 22:10:17    442s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:10:17    442s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:10:17    442s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:10:17    442s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:10:17    442s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:10:17    442s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:10:17    442s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:10:17    442s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 22:10:17    442s] (I)      Ndr track 0 does not exist
[12/07 22:10:17    442s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:10:17    442s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:10:17    442s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:10:17    442s] (I)      Site width          :   400  (dbu)
[12/07 22:10:17    442s] (I)      Row height          :  3600  (dbu)
[12/07 22:10:17    442s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:10:17    442s] (I)      GCell width         : 46800  (dbu)
[12/07 22:10:17    442s] (I)      GCell height        : 46800  (dbu)
[12/07 22:10:17    442s] (I)      Grid                :    65    65    10
[12/07 22:10:17    442s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:10:17    442s] (I)      Vertical capacity   :     0 46800     0 46800     0 46800     0 46800     0 46800
[12/07 22:10:17    442s] (I)      Horizontal capacity :     0     0 46800     0 46800     0 46800     0 46800     0
[12/07 22:10:17    442s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:10:17    442s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:10:17    442s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:10:17    442s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:10:17    442s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:10:17    442s] (I)      Num tracks per GCell: 130.00 117.00 117.00 117.00 117.00 117.00 117.00 29.25 29.25  3.60
[12/07 22:10:17    442s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:10:17    442s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:10:17    442s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:10:17    442s] (I)      --------------------------------------------------------
[12/07 22:10:17    442s] 
[12/07 22:10:17    442s] [NR-eGR] ============ Routing rule table ============
[12/07 22:10:17    442s] [NR-eGR] Rule id: 0  Nets: 107883
[12/07 22:10:17    442s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 22:10:17    442s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:10:17    442s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 22:10:17    442s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:10:17    442s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:10:17    442s] [NR-eGR] ========================================
[12/07 22:10:17    442s] [NR-eGR] 
[12/07 22:10:17    442s] (I)      =============== Blocked Tracks ===============
[12/07 22:10:17    442s] (I)      +-------+---------+----------+---------------+
[12/07 22:10:17    442s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:10:17    442s] (I)      +-------+---------+----------+---------------+
[12/07 22:10:17    442s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:10:17    442s] (I)      |     2 |  487500 |   158044 |        32.42% |
[12/07 22:10:17    442s] (I)      |     3 |  487435 |   159680 |        32.76% |
[12/07 22:10:17    442s] (I)      |     4 |  487500 |   134849 |        27.66% |
[12/07 22:10:17    442s] (I)      |     5 |  487435 |   478784 |        98.23% |
[12/07 22:10:17    442s] (I)      |     6 |  487500 |   478848 |        98.23% |
[12/07 22:10:17    442s] (I)      |     7 |  487435 |        0 |         0.00% |
[12/07 22:10:17    442s] (I)      |     8 |  121875 |        0 |         0.00% |
[12/07 22:10:17    442s] (I)      |     9 |  121875 |        0 |         0.00% |
[12/07 22:10:17    442s] (I)      |    10 |   14950 |        0 |         0.00% |
[12/07 22:10:17    442s] (I)      +-------+---------+----------+---------------+
[12/07 22:10:17    442s] (I)      Finished Import and model ( CPU: 0.85 sec, Real: 0.85 sec, Curr Mem: 3480.40 MB )
[12/07 22:10:17    442s] (I)      Reset routing kernel
[12/07 22:10:17    442s] (I)      numLocalWires=617180  numGlobalNetBranches=211101  numLocalNetBranches=98351
[12/07 22:10:17    442s] (I)      totalPins=463054  totalGlobalPin=63266 (13.66%)
[12/07 22:10:17    442s] (I)      total 2D Cap : 2767845 = (1391248 H, 1376597 V)
[12/07 22:10:17    442s] (I)      
[12/07 22:10:17    442s] (I)      ============  Phase 1a Route ============
[12/07 22:10:17    442s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:10:17    442s] (I)      Usage: 87542 = (43499 H, 44043 V) = (3.13% H, 3.20% V) = (1.018e+06um H, 1.031e+06um V)
[12/07 22:10:17    442s] (I)      
[12/07 22:10:17    442s] (I)      ============  Phase 1b Route ============
[12/07 22:10:17    442s] (I)      Usage: 87542 = (43499 H, 44043 V) = (3.13% H, 3.20% V) = (1.018e+06um H, 1.031e+06um V)
[12/07 22:10:17    442s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 22:10:17    442s] 
[12/07 22:10:17    442s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 22:10:17    442s] Finished Early Global Route rough congestion estimation: mem = 3480.4M
[12/07 22:10:17    442s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.975, REAL:0.977, MEM:3480.4M, EPOCH TIME: 1733627417.717484
[12/07 22:10:17    442s] earlyGlobalRoute rough estimation gcell size 13 row height
[12/07 22:10:17    442s] OPERPROF: Starting CDPad at level 1, MEM:3480.4M, EPOCH TIME: 1733627417.719531
[12/07 22:10:18    443s] CDPadU 0.361 -> 0.363. R=0.344, N=106618, GS=23.400
[12/07 22:10:18    443s] OPERPROF: Finished CDPad at level 1, CPU:0.445, REAL:0.447, MEM:3480.4M, EPOCH TIME: 1733627418.166270
[12/07 22:10:18    443s] OPERPROF: Starting npMain at level 1, MEM:3480.4M, EPOCH TIME: 1733627418.186891
[12/07 22:10:19    444s] OPERPROF:   Starting npPlace at level 2, MEM:3480.4M, EPOCH TIME: 1733627419.070053
[12/07 22:10:19    444s] Total number of setup views is 1.
[12/07 22:10:19    444s] Total number of active setup views is 1.
[12/07 22:10:19    444s] Active setup views:
[12/07 22:10:19    444s]     view_functional_wcl_slow
[12/07 22:10:19    444s] AB param 96.8% (103241/106602).
[12/07 22:10:19    444s] OPERPROF:   Finished npPlace at level 2, CPU:0.667, REAL:0.670, MEM:3480.4M, EPOCH TIME: 1733627419.739688
[12/07 22:10:19    444s] OPERPROF: Finished npMain at level 1, CPU:1.662, REAL:1.668, MEM:3480.4M, EPOCH TIME: 1733627419.855381
[12/07 22:10:19    444s] Global placement CDP is working on the selected area.
[12/07 22:10:19    444s] OPERPROF: Starting npMain at level 1, MEM:3480.4M, EPOCH TIME: 1733627419.874683
[12/07 22:10:20    445s] OPERPROF:   Starting npPlace at level 2, MEM:3480.4M, EPOCH TIME: 1733627420.754554
[12/07 22:10:21    446s] Total number of setup views is 1.
[12/07 22:10:21    446s] Total number of active setup views is 1.
[12/07 22:10:21    446s] Active setup views:
[12/07 22:10:21    446s]     view_functional_wcl_slow
[12/07 22:10:45    470s] OPERPROF:   Finished npPlace at level 2, CPU:24.660, REAL:24.931, MEM:3480.4M, EPOCH TIME: 1733627445.686006
[12/07 22:10:45    470s] OPERPROF: Finished npMain at level 1, CPU:25.673, REAL:25.949, MEM:3480.4M, EPOCH TIME: 1733627445.824130
[12/07 22:10:45    470s] Iteration 11: Total net bbox = 1.924e+06 (9.41e+05 9.83e+05)
[12/07 22:10:45    470s]               Est.  stn bbox = 3.049e+06 (1.67e+06 1.38e+06)
[12/07 22:10:45    470s]               cpu = 0:00:42.6 real = 0:00:43.0 mem = 3480.4M
[12/07 22:11:04    489s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/07 22:11:04    489s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/07 22:11:04    489s] Iteration 12: Total net bbox = 1.924e+06 (9.41e+05 9.83e+05)
[12/07 22:11:04    489s]               Est.  stn bbox = 3.049e+06 (1.67e+06 1.38e+06)
[12/07 22:11:04    489s]               cpu = 0:00:18.7 real = 0:00:19.0 mem = 3480.4M
[12/07 22:11:04    489s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3480.4M, EPOCH TIME: 1733627464.655040
[12/07 22:11:04    489s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 22:11:04    489s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3480.4M, EPOCH TIME: 1733627464.666142
[12/07 22:11:04    489s] OPERPROF: Starting npMain at level 1, MEM:3480.4M, EPOCH TIME: 1733627464.685990
[12/07 22:11:05    490s] OPERPROF:   Starting npPlace at level 2, MEM:3480.4M, EPOCH TIME: 1733627465.549927
[12/07 22:11:06    491s] Total number of setup views is 1.
[12/07 22:11:06    491s] Total number of active setup views is 1.
[12/07 22:11:06    491s] Active setup views:
[12/07 22:11:06    491s]     view_functional_wcl_slow
[12/07 22:11:23    507s] OPERPROF:   Finished npPlace at level 2, CPU:17.309, REAL:17.483, MEM:3480.4M, EPOCH TIME: 1733627483.032631
[12/07 22:11:23    507s] OPERPROF: Finished npMain at level 1, CPU:18.294, REAL:18.471, MEM:3480.4M, EPOCH TIME: 1733627483.156998
[12/07 22:11:23    507s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3480.4M, EPOCH TIME: 1733627483.165574
[12/07 22:11:23    507s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 22:11:23    507s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.010, MEM:3480.4M, EPOCH TIME: 1733627483.175712
[12/07 22:11:23    507s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3480.4M, EPOCH TIME: 1733627483.177349
[12/07 22:11:23    507s] Starting Early Global Route rough congestion estimation: mem = 3480.4M
[12/07 22:11:23    507s] (I)      ==================== Layers =====================
[12/07 22:11:23    507s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:11:23    507s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:11:23    507s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:11:23    507s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:11:23    507s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:11:23    507s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:11:23    507s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:11:23    507s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:11:23    507s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:11:23    507s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:11:23    507s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:11:23    507s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:11:23    507s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:11:23    507s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:11:23    507s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:11:23    507s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:11:23    507s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:11:23    507s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:11:23    507s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:11:23    507s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:11:23    507s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:11:23    507s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:11:23    507s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:11:23    507s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:11:23    507s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:11:23    507s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:11:23    507s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:11:23    507s] (I)      Started Import and model ( Curr Mem: 3480.40 MB )
[12/07 22:11:23    507s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:11:23    508s] (I)      == Non-default Options ==
[12/07 22:11:23    508s] (I)      Print mode                                         : 2
[12/07 22:11:23    508s] (I)      Stop if highly congested                           : false
[12/07 22:11:23    508s] (I)      Maximum routing layer                              : 10
[12/07 22:11:23    508s] (I)      Assign partition pins                              : false
[12/07 22:11:23    508s] (I)      Support large GCell                                : true
[12/07 22:11:23    508s] (I)      Number of threads                                  : 1
[12/07 22:11:23    508s] (I)      Number of rows per GCell                           : 7
[12/07 22:11:23    508s] (I)      Max num rows per GCell                             : 32
[12/07 22:11:23    508s] (I)      Method to set GCell size                           : row
[12/07 22:11:23    508s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:11:23    508s] (I)      Use row-based GCell size
[12/07 22:11:23    508s] (I)      Use row-based GCell align
[12/07 22:11:23    508s] (I)      layer 0 area = 168000
[12/07 22:11:23    508s] (I)      layer 1 area = 208000
[12/07 22:11:23    508s] (I)      layer 2 area = 208000
[12/07 22:11:23    508s] (I)      layer 3 area = 208000
[12/07 22:11:23    508s] (I)      layer 4 area = 208000
[12/07 22:11:23    508s] (I)      layer 5 area = 208000
[12/07 22:11:23    508s] (I)      layer 6 area = 208000
[12/07 22:11:23    508s] (I)      layer 7 area = 2259999
[12/07 22:11:23    508s] (I)      layer 8 area = 2259999
[12/07 22:11:23    508s] (I)      layer 9 area = 0
[12/07 22:11:23    508s] (I)      GCell unit size   : 3600
[12/07 22:11:23    508s] (I)      GCell multiplier  : 7
[12/07 22:11:23    508s] (I)      GCell row height  : 3600
[12/07 22:11:23    508s] (I)      Actual row height : 3600
[12/07 22:11:23    508s] (I)      GCell align ref   : 4000 4000
[12/07 22:11:23    508s] [NR-eGR] Track table information for default rule: 
[12/07 22:11:23    508s] [NR-eGR] M1 has single uniform track structure
[12/07 22:11:23    508s] [NR-eGR] M2 has single uniform track structure
[12/07 22:11:23    508s] [NR-eGR] M3 has single uniform track structure
[12/07 22:11:23    508s] [NR-eGR] M4 has single uniform track structure
[12/07 22:11:23    508s] [NR-eGR] M5 has single uniform track structure
[12/07 22:11:23    508s] [NR-eGR] M6 has single uniform track structure
[12/07 22:11:23    508s] [NR-eGR] M7 has single uniform track structure
[12/07 22:11:23    508s] [NR-eGR] M8 has single uniform track structure
[12/07 22:11:23    508s] [NR-eGR] M9 has single uniform track structure
[12/07 22:11:23    508s] [NR-eGR] AP has single uniform track structure
[12/07 22:11:23    508s] (I)      ================== Default via ==================
[12/07 22:11:23    508s] (I)      +---+--------------------+----------------------+
[12/07 22:11:23    508s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 22:11:23    508s] (I)      +---+--------------------+----------------------+
[12/07 22:11:23    508s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 22:11:23    508s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 22:11:23    508s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 22:11:23    508s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 22:11:23    508s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 22:11:23    508s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 22:11:23    508s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 22:11:23    508s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 22:11:23    508s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 22:11:23    508s] (I)      +---+--------------------+----------------------+
[12/07 22:11:23    508s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:11:23    508s] [NR-eGR] Read 2100180 PG shapes
[12/07 22:11:23    508s] [NR-eGR] Read 0 clock shapes
[12/07 22:11:23    508s] [NR-eGR] Read 0 other shapes
[12/07 22:11:23    508s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:11:23    508s] [NR-eGR] #Instance Blockages : 3792
[12/07 22:11:23    508s] [NR-eGR] #PG Blockages       : 2100180
[12/07 22:11:23    508s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:11:23    508s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:11:23    508s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:11:23    508s] [NR-eGR] #Other Blockages    : 0
[12/07 22:11:23    508s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:11:23    508s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 22:11:23    508s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/07 22:11:23    508s] (I)      early_global_route_priority property id does not exist.
[12/07 22:11:23    508s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=0  Num CS=0
[12/07 22:11:23    508s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 0
[12/07 22:11:23    508s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 22:11:23    508s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 22:11:24    508s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 22:11:24    508s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 22:11:24    508s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 22:11:24    508s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 22:11:24    508s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:11:24    508s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:11:24    508s] (I)      Number of ignored nets                =      0
[12/07 22:11:24    508s] (I)      Number of connected nets              =      0
[12/07 22:11:24    508s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 22:11:24    508s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 22:11:24    508s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:11:24    508s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:11:24    508s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:11:24    508s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:11:24    508s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:11:24    508s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:11:24    508s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:11:24    508s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 22:11:24    508s] (I)      Ndr track 0 does not exist
[12/07 22:11:24    508s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:11:24    508s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:11:24    508s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:11:24    508s] (I)      Site width          :   400  (dbu)
[12/07 22:11:24    508s] (I)      Row height          :  3600  (dbu)
[12/07 22:11:24    508s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:11:24    508s] (I)      GCell width         : 25200  (dbu)
[12/07 22:11:24    508s] (I)      GCell height        : 25200  (dbu)
[12/07 22:11:24    508s] (I)      Grid                :   120   120    10
[12/07 22:11:24    508s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:11:24    508s] (I)      Vertical capacity   :     0 25200     0 25200     0 25200     0 25200     0 25200
[12/07 22:11:24    508s] (I)      Horizontal capacity :     0     0 25200     0 25200     0 25200     0 25200     0
[12/07 22:11:24    508s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:11:24    508s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:11:24    508s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:11:24    508s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:11:24    508s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:11:24    508s] (I)      Num tracks per GCell: 70.00 63.00 63.00 63.00 63.00 63.00 63.00 15.75 15.75  1.94
[12/07 22:11:24    508s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:11:24    508s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:11:24    508s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:11:24    508s] (I)      --------------------------------------------------------
[12/07 22:11:24    508s] 
[12/07 22:11:24    508s] [NR-eGR] ============ Routing rule table ============
[12/07 22:11:24    508s] [NR-eGR] Rule id: 0  Nets: 107883
[12/07 22:11:24    508s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 22:11:24    508s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:11:24    508s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 22:11:24    508s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:11:24    508s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:11:24    508s] [NR-eGR] ========================================
[12/07 22:11:24    508s] [NR-eGR] 
[12/07 22:11:24    508s] (I)      =============== Blocked Tracks ===============
[12/07 22:11:24    508s] (I)      +-------+---------+----------+---------------+
[12/07 22:11:24    508s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:11:24    508s] (I)      +-------+---------+----------+---------------+
[12/07 22:11:24    508s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:11:24    508s] (I)      |     2 |  900000 |   282051 |        31.34% |
[12/07 22:11:24    508s] (I)      |     3 |  899880 |   296905 |        32.99% |
[12/07 22:11:24    508s] (I)      |     4 |  900000 |   249067 |        27.67% |
[12/07 22:11:24    508s] (I)      |     5 |  899880 |   890239 |        98.93% |
[12/07 22:11:24    508s] (I)      |     6 |  900000 |   890358 |        98.93% |
[12/07 22:11:24    508s] (I)      |     7 |  899880 |        0 |         0.00% |
[12/07 22:11:24    508s] (I)      |     8 |  225000 |        0 |         0.00% |
[12/07 22:11:24    508s] (I)      |     9 |  225000 |        0 |         0.00% |
[12/07 22:11:24    508s] (I)      |    10 |   27600 |        0 |         0.00% |
[12/07 22:11:24    508s] (I)      +-------+---------+----------+---------------+
[12/07 22:11:24    508s] (I)      Finished Import and model ( CPU: 0.89 sec, Real: 0.90 sec, Curr Mem: 3480.40 MB )
[12/07 22:11:24    508s] (I)      Reset routing kernel
[12/07 22:11:24    508s] (I)      numLocalWires=481720  numGlobalNetBranches=168145  numLocalNetBranches=73390
[12/07 22:11:24    508s] (I)      totalPins=463054  totalGlobalPin=153211 (33.09%)
[12/07 22:11:24    508s] (I)      total 2D Cap : 5100088 = (2563919 H, 2536169 V)
[12/07 22:11:24    508s] (I)      
[12/07 22:11:24    508s] (I)      ============  Phase 1a Route ============
[12/07 22:11:24    508s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:11:24    508s] (I)      Usage: 209819 = (102924 H, 106895 V) = (4.01% H, 4.21% V) = (1.297e+06um H, 1.347e+06um V)
[12/07 22:11:24    508s] (I)      
[12/07 22:11:24    508s] (I)      ============  Phase 1b Route ============
[12/07 22:11:24    508s] (I)      Usage: 209819 = (102924 H, 106895 V) = (4.01% H, 4.21% V) = (1.297e+06um H, 1.347e+06um V)
[12/07 22:11:24    508s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 22:11:24    508s] 
[12/07 22:11:24    508s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 22:11:24    508s] Finished Early Global Route rough congestion estimation: mem = 3480.4M
[12/07 22:11:24    508s] OPERPROF: Finished npCallHUMEst at level 1, CPU:1.097, REAL:1.100, MEM:3480.4M, EPOCH TIME: 1733627484.277105
[12/07 22:11:24    508s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/07 22:11:24    508s] OPERPROF: Starting CDPad at level 1, MEM:3480.4M, EPOCH TIME: 1733627484.279150
[12/07 22:11:24    509s] CDPadU 0.363 -> 0.364. R=0.344, N=106618, GS=12.600
[12/07 22:11:24    509s] OPERPROF: Finished CDPad at level 1, CPU:0.508, REAL:0.510, MEM:3480.4M, EPOCH TIME: 1733627484.789636
[12/07 22:11:24    509s] OPERPROF: Starting npMain at level 1, MEM:3480.4M, EPOCH TIME: 1733627484.809930
[12/07 22:11:25    510s] OPERPROF:   Starting npPlace at level 2, MEM:3480.4M, EPOCH TIME: 1733627485.743184
[12/07 22:11:26    510s] Total number of setup views is 1.
[12/07 22:11:26    510s] Total number of active setup views is 1.
[12/07 22:11:26    510s] Active setup views:
[12/07 22:11:26    510s]     view_functional_wcl_slow
[12/07 22:11:26    511s] AB param 96.8% (103241/106602).
[12/07 22:11:26    511s] OPERPROF:   Finished npPlace at level 2, CPU:0.708, REAL:0.710, MEM:3480.4M, EPOCH TIME: 1733627486.453531
[12/07 22:11:26    511s] OPERPROF: Finished npMain at level 1, CPU:1.755, REAL:1.762, MEM:3480.4M, EPOCH TIME: 1733627486.571704
[12/07 22:11:26    511s] Global placement CDP is working on the selected area.
[12/07 22:11:26    511s] OPERPROF: Starting npMain at level 1, MEM:3480.4M, EPOCH TIME: 1733627486.590676
[12/07 22:11:27    512s] OPERPROF:   Starting npPlace at level 2, MEM:3480.4M, EPOCH TIME: 1733627487.510477
[12/07 22:11:28    512s] Total number of setup views is 1.
[12/07 22:11:28    512s] Total number of active setup views is 1.
[12/07 22:11:28    512s] Active setup views:
[12/07 22:11:28    512s]     view_functional_wcl_slow
[12/07 22:11:48    533s] OPERPROF:   Finished npPlace at level 2, CPU:21.106, REAL:21.373, MEM:3480.4M, EPOCH TIME: 1733627508.883424
[12/07 22:11:49    533s] OPERPROF: Finished npMain at level 1, CPU:22.160, REAL:22.431, MEM:3480.4M, EPOCH TIME: 1733627509.021176
[12/07 22:11:49    533s] Iteration 13: Total net bbox = 2.062e+06 (1.01e+06 1.05e+06)
[12/07 22:11:49    533s]               Est.  stn bbox = 3.189e+06 (1.74e+06 1.44e+06)
[12/07 22:11:49    533s]               cpu = 0:00:44.0 real = 0:00:45.0 mem = 3480.4M
[12/07 22:11:49    533s] Iteration 14: Total net bbox = 2.062e+06 (1.01e+06 1.05e+06)
[12/07 22:11:49    533s]               Est.  stn bbox = 3.189e+06 (1.74e+06 1.44e+06)
[12/07 22:11:49    533s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3480.4M
[12/07 22:11:49    533s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3480.4M, EPOCH TIME: 1733627509.280220
[12/07 22:11:49    533s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 22:11:49    533s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3480.4M, EPOCH TIME: 1733627509.291384
[12/07 22:11:49    533s] OPERPROF: Starting npMain at level 1, MEM:3480.4M, EPOCH TIME: 1733627509.311028
[12/07 22:11:50    534s] OPERPROF:   Starting npPlace at level 2, MEM:3480.4M, EPOCH TIME: 1733627510.292902
[12/07 22:11:51    535s] Total number of setup views is 1.
[12/07 22:11:51    535s] Total number of active setup views is 1.
[12/07 22:11:51    535s] Active setup views:
[12/07 22:11:51    535s]     view_functional_wcl_slow
[12/07 22:12:07    551s] OPERPROF:   Finished npPlace at level 2, CPU:17.245, REAL:17.350, MEM:3480.4M, EPOCH TIME: 1733627527.642485
[12/07 22:12:07    551s] OPERPROF: Finished npMain at level 1, CPU:18.343, REAL:18.452, MEM:3480.4M, EPOCH TIME: 1733627527.762932
[12/07 22:12:07    551s] Legalizing MH Cells... 0 / 0 (level 8)
[12/07 22:12:07    551s] No instances found in the vector
[12/07 22:12:07    551s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3480.4M, DRC: 0)
[12/07 22:12:07    551s] 0 (out of 0) MH cells were successfully legalized.
[12/07 22:12:07    551s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3480.4M, EPOCH TIME: 1733627527.776193
[12/07 22:12:07    551s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 22:12:07    551s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.010, MEM:3480.4M, EPOCH TIME: 1733627527.786145
[12/07 22:12:07    551s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3480.4M, EPOCH TIME: 1733627527.787807
[12/07 22:12:07    551s] Starting Early Global Route rough congestion estimation: mem = 3480.4M
[12/07 22:12:07    551s] (I)      ==================== Layers =====================
[12/07 22:12:07    551s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:12:07    551s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:12:07    551s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:12:07    551s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:12:07    551s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:12:07    551s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:12:07    551s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:12:07    551s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:12:07    551s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:12:07    551s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:12:07    551s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:12:07    551s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:12:07    551s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:12:07    551s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:12:07    551s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:12:07    551s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:12:07    551s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:12:07    551s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:12:07    551s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:12:07    551s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:12:07    551s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:12:07    551s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:12:07    551s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:12:07    551s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:12:07    551s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:12:07    551s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:12:07    551s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:12:07    551s] (I)      Started Import and model ( Curr Mem: 3480.40 MB )
[12/07 22:12:07    551s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:12:08    552s] (I)      == Non-default Options ==
[12/07 22:12:08    552s] (I)      Print mode                                         : 2
[12/07 22:12:08    552s] (I)      Stop if highly congested                           : false
[12/07 22:12:08    552s] (I)      Maximum routing layer                              : 10
[12/07 22:12:08    552s] (I)      Assign partition pins                              : false
[12/07 22:12:08    552s] (I)      Support large GCell                                : true
[12/07 22:12:08    552s] (I)      Number of threads                                  : 1
[12/07 22:12:08    552s] (I)      Number of rows per GCell                           : 4
[12/07 22:12:08    552s] (I)      Max num rows per GCell                             : 32
[12/07 22:12:08    552s] (I)      Method to set GCell size                           : row
[12/07 22:12:08    552s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:12:08    552s] (I)      Use row-based GCell size
[12/07 22:12:08    552s] (I)      Use row-based GCell align
[12/07 22:12:08    552s] (I)      layer 0 area = 168000
[12/07 22:12:08    552s] (I)      layer 1 area = 208000
[12/07 22:12:08    552s] (I)      layer 2 area = 208000
[12/07 22:12:08    552s] (I)      layer 3 area = 208000
[12/07 22:12:08    552s] (I)      layer 4 area = 208000
[12/07 22:12:08    552s] (I)      layer 5 area = 208000
[12/07 22:12:08    552s] (I)      layer 6 area = 208000
[12/07 22:12:08    552s] (I)      layer 7 area = 2259999
[12/07 22:12:08    552s] (I)      layer 8 area = 2259999
[12/07 22:12:08    552s] (I)      layer 9 area = 0
[12/07 22:12:08    552s] (I)      GCell unit size   : 3600
[12/07 22:12:08    552s] (I)      GCell multiplier  : 4
[12/07 22:12:08    552s] (I)      GCell row height  : 3600
[12/07 22:12:08    552s] (I)      Actual row height : 3600
[12/07 22:12:08    552s] (I)      GCell align ref   : 4000 4000
[12/07 22:12:08    552s] [NR-eGR] Track table information for default rule: 
[12/07 22:12:08    552s] [NR-eGR] M1 has single uniform track structure
[12/07 22:12:08    552s] [NR-eGR] M2 has single uniform track structure
[12/07 22:12:08    552s] [NR-eGR] M3 has single uniform track structure
[12/07 22:12:08    552s] [NR-eGR] M4 has single uniform track structure
[12/07 22:12:08    552s] [NR-eGR] M5 has single uniform track structure
[12/07 22:12:08    552s] [NR-eGR] M6 has single uniform track structure
[12/07 22:12:08    552s] [NR-eGR] M7 has single uniform track structure
[12/07 22:12:08    552s] [NR-eGR] M8 has single uniform track structure
[12/07 22:12:08    552s] [NR-eGR] M9 has single uniform track structure
[12/07 22:12:08    552s] [NR-eGR] AP has single uniform track structure
[12/07 22:12:08    552s] (I)      ================== Default via ==================
[12/07 22:12:08    552s] (I)      +---+--------------------+----------------------+
[12/07 22:12:08    552s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 22:12:08    552s] (I)      +---+--------------------+----------------------+
[12/07 22:12:08    552s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 22:12:08    552s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 22:12:08    552s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 22:12:08    552s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 22:12:08    552s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 22:12:08    552s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 22:12:08    552s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 22:12:08    552s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 22:12:08    552s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 22:12:08    552s] (I)      +---+--------------------+----------------------+
[12/07 22:12:08    552s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:12:08    552s] [NR-eGR] Read 2100180 PG shapes
[12/07 22:12:08    552s] [NR-eGR] Read 0 clock shapes
[12/07 22:12:08    552s] [NR-eGR] Read 0 other shapes
[12/07 22:12:08    552s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:12:08    552s] [NR-eGR] #Instance Blockages : 3784
[12/07 22:12:08    552s] [NR-eGR] #PG Blockages       : 2100180
[12/07 22:12:08    552s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:12:08    552s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:12:08    552s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:12:08    552s] [NR-eGR] #Other Blockages    : 0
[12/07 22:12:08    552s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:12:08    552s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 22:12:08    552s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/07 22:12:08    552s] (I)      early_global_route_priority property id does not exist.
[12/07 22:12:08    552s] (I)      Read Num Blocks=2103964  Num Prerouted Wires=0  Num CS=0
[12/07 22:12:08    552s] (I)      Layer 1 (V) : #blockages 501320 : #preroutes 0
[12/07 22:12:08    552s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 22:12:08    552s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 22:12:08    552s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 22:12:08    552s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 22:12:08    552s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 22:12:08    552s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 22:12:08    552s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:12:08    552s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:12:08    552s] (I)      Number of ignored nets                =      0
[12/07 22:12:08    552s] (I)      Number of connected nets              =      0
[12/07 22:12:08    552s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 22:12:08    552s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 22:12:08    552s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:12:08    552s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:12:08    552s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:12:08    552s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:12:08    552s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:12:08    552s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:12:08    552s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:12:08    552s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 22:12:08    552s] (I)      Ndr track 0 does not exist
[12/07 22:12:08    552s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:12:08    552s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:12:08    552s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:12:08    552s] (I)      Site width          :   400  (dbu)
[12/07 22:12:08    552s] (I)      Row height          :  3600  (dbu)
[12/07 22:12:08    552s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:12:08    552s] (I)      GCell width         : 14400  (dbu)
[12/07 22:12:08    552s] (I)      GCell height        : 14400  (dbu)
[12/07 22:12:08    552s] (I)      Grid                :   209   209    10
[12/07 22:12:08    552s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:12:08    552s] (I)      Vertical capacity   :     0 14400     0 14400     0 14400     0 14400     0 14400
[12/07 22:12:08    552s] (I)      Horizontal capacity :     0     0 14400     0 14400     0 14400     0 14400     0
[12/07 22:12:08    552s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:12:08    552s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:12:08    552s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:12:08    552s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:12:08    552s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:12:08    552s] (I)      Num tracks per GCell: 40.00 36.00 36.00 36.00 36.00 36.00 36.00  9.00  9.00  1.11
[12/07 22:12:08    552s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:12:08    552s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:12:08    552s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:12:08    552s] (I)      --------------------------------------------------------
[12/07 22:12:08    552s] 
[12/07 22:12:08    552s] [NR-eGR] ============ Routing rule table ============
[12/07 22:12:08    552s] [NR-eGR] Rule id: 0  Nets: 107883
[12/07 22:12:08    552s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 22:12:08    552s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:12:08    552s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 22:12:08    552s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:12:08    552s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:12:08    552s] [NR-eGR] ========================================
[12/07 22:12:08    552s] [NR-eGR] 
[12/07 22:12:08    552s] (I)      =============== Blocked Tracks ===============
[12/07 22:12:08    552s] (I)      +-------+---------+----------+---------------+
[12/07 22:12:08    552s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:12:08    552s] (I)      +-------+---------+----------+---------------+
[12/07 22:12:08    552s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:12:08    552s] (I)      |     2 | 1567500 |   483794 |        30.86% |
[12/07 22:12:08    552s] (I)      |     3 | 1567291 |   518960 |        33.11% |
[12/07 22:12:08    552s] (I)      |     4 | 1567500 |   436241 |        27.83% |
[12/07 22:12:08    552s] (I)      |     5 | 1567291 |  1556048 |        99.28% |
[12/07 22:12:08    552s] (I)      |     6 | 1567500 |  1556256 |        99.28% |
[12/07 22:12:08    552s] (I)      |     7 | 1567291 |        0 |         0.00% |
[12/07 22:12:08    552s] (I)      |     8 |  391875 |        0 |         0.00% |
[12/07 22:12:08    552s] (I)      |     9 |  391875 |        0 |         0.00% |
[12/07 22:12:08    552s] (I)      |    10 |   48070 |        0 |         0.00% |
[12/07 22:12:08    552s] (I)      +-------+---------+----------+---------------+
[12/07 22:12:08    552s] (I)      Finished Import and model ( CPU: 0.92 sec, Real: 0.92 sec, Curr Mem: 3480.40 MB )
[12/07 22:12:08    552s] (I)      Reset routing kernel
[12/07 22:12:08    552s] (I)      numLocalWires=360490  numGlobalNetBranches=128406  numLocalNetBranches=52493
[12/07 22:12:08    552s] (I)      totalPins=463054  totalGlobalPin=231628 (50.02%)
[12/07 22:12:08    553s] (I)      total 2D Cap : 8857162 = (4451777 H, 4405385 V)
[12/07 22:12:08    553s] (I)      
[12/07 22:12:08    553s] (I)      ============  Phase 1a Route ============
[12/07 22:12:08    553s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:12:08    553s] (I)      Usage: 376368 = (183968 H, 192400 V) = (4.13% H, 4.37% V) = (1.325e+06um H, 1.385e+06um V)
[12/07 22:12:08    553s] (I)      
[12/07 22:12:08    553s] (I)      ============  Phase 1b Route ============
[12/07 22:12:08    553s] (I)      Usage: 376368 = (183968 H, 192400 V) = (4.13% H, 4.37% V) = (1.325e+06um H, 1.385e+06um V)
[12/07 22:12:08    553s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 22:12:08    553s] 
[12/07 22:12:08    553s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 22:12:08    553s] Finished Early Global Route rough congestion estimation: mem = 3480.4M
[12/07 22:12:09    553s] OPERPROF: Finished npCallHUMEst at level 1, CPU:1.214, REAL:1.216, MEM:3480.4M, EPOCH TIME: 1733627529.004110
[12/07 22:12:09    553s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/07 22:12:09    553s] OPERPROF: Starting CDPad at level 1, MEM:3480.4M, EPOCH TIME: 1733627529.006131
[12/07 22:12:09    553s] CDPadU 0.364 -> 0.365. R=0.344, N=106618, GS=7.200
[12/07 22:12:09    553s] OPERPROF: Finished CDPad at level 1, CPU:0.585, REAL:0.588, MEM:3480.4M, EPOCH TIME: 1733627529.594221
[12/07 22:12:09    553s] OPERPROF: Starting npMain at level 1, MEM:3480.4M, EPOCH TIME: 1733627529.614832
[12/07 22:12:10    554s] OPERPROF:   Starting npPlace at level 2, MEM:3480.4M, EPOCH TIME: 1733627530.551270
[12/07 22:12:11    555s] Total number of setup views is 1.
[12/07 22:12:11    555s] Total number of active setup views is 1.
[12/07 22:12:11    555s] Active setup views:
[12/07 22:12:11    555s]     view_functional_wcl_slow
[12/07 22:12:11    555s] AB param 96.9% (103349/106602).
[12/07 22:12:11    555s] OPERPROF:   Finished npPlace at level 2, CPU:0.810, REAL:0.812, MEM:3480.4M, EPOCH TIME: 1733627531.363725
[12/07 22:12:11    555s] OPERPROF: Finished npMain at level 1, CPU:1.860, REAL:1.867, MEM:3480.4M, EPOCH TIME: 1733627531.481509
[12/07 22:12:11    555s] Global placement CDP is working on the selected area.
[12/07 22:12:11    555s] OPERPROF: Starting npMain at level 1, MEM:3480.4M, EPOCH TIME: 1733627531.500949
[12/07 22:12:12    556s] OPERPROF:   Starting npPlace at level 2, MEM:3480.4M, EPOCH TIME: 1733627532.445429
[12/07 22:12:13    557s] Total number of setup views is 1.
[12/07 22:12:13    557s] Total number of active setup views is 1.
[12/07 22:12:13    557s] Active setup views:
[12/07 22:12:13    557s]     view_functional_wcl_slow
[12/07 22:12:19    563s] OPERPROF:   Finished npPlace at level 2, CPU:7.134, REAL:7.209, MEM:3480.4M, EPOCH TIME: 1733627539.654288
[12/07 22:12:19    563s] OPERPROF: Finished npMain at level 1, CPU:8.196, REAL:8.275, MEM:3480.4M, EPOCH TIME: 1733627539.775816
[12/07 22:12:19    563s] Iteration 15: Total net bbox = 2.069e+06 (1.02e+06 1.05e+06)
[12/07 22:12:19    563s]               Est.  stn bbox = 3.186e+06 (1.75e+06 1.44e+06)
[12/07 22:12:19    563s]               cpu = 0:00:30.4 real = 0:00:30.0 mem = 3480.4M
[12/07 22:12:38    582s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/07 22:12:38    582s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/07 22:12:38    582s] Iteration 16: Total net bbox = 2.069e+06 (1.02e+06 1.05e+06)
[12/07 22:12:38    582s]               Est.  stn bbox = 3.186e+06 (1.75e+06 1.44e+06)
[12/07 22:12:38    582s]               cpu = 0:00:18.8 real = 0:00:19.0 mem = 3480.4M
[12/07 22:12:38    582s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3480.4M, EPOCH TIME: 1733627558.695136
[12/07 22:12:38    582s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 22:12:38    582s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3480.4M, EPOCH TIME: 1733627558.706341
[12/07 22:12:38    582s] Legalizing MH Cells... 0 / 0 (level 11)
[12/07 22:12:38    582s] No instances found in the vector
[12/07 22:12:38    582s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3480.4M, DRC: 0)
[12/07 22:12:38    582s] 0 (out of 0) MH cells were successfully legalized.
[12/07 22:12:38    582s] OPERPROF: Starting npMain at level 1, MEM:3480.4M, EPOCH TIME: 1733627558.718453
[12/07 22:12:39    583s] OPERPROF:   Starting npPlace at level 2, MEM:3480.4M, EPOCH TIME: 1733627559.684777
[12/07 22:12:40    585s] Total number of setup views is 1.
[12/07 22:12:40    585s] Total number of active setup views is 1.
[12/07 22:12:40    585s] Active setup views:
[12/07 22:12:40    585s]     view_functional_wcl_slow
[12/07 22:13:10    613s] Total number of setup views is 1.
[12/07 22:13:10    613s] Total number of active setup views is 1.
[12/07 22:13:10    613s] Active setup views:
[12/07 22:13:10    613s]     view_functional_wcl_slow
[12/07 22:13:38    642s] GP RA stats: MHOnly 0 nrInst 106618 nrDH 1840 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 1840, nrHgtY0Cnt 1840
[12/07 22:13:39    642s] Total number of setup views is 1.
[12/07 22:13:39    642s] Total number of active setup views is 1.
[12/07 22:13:39    642s] Active setup views:
[12/07 22:13:39    642s]     view_functional_wcl_slow
[12/07 22:14:03    667s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3496.4M, EPOCH TIME: 1733627643.822318
[12/07 22:14:04    667s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.251, REAL:0.251, MEM:3512.4M, EPOCH TIME: 1733627644.073513
[12/07 22:14:04    667s] OPERPROF:   Finished npPlace at level 2, CPU:83.665, REAL:84.396, MEM:3512.4M, EPOCH TIME: 1733627644.081095
[12/07 22:14:04    667s] OPERPROF: Finished npMain at level 1, CPU:84.767, REAL:85.503, MEM:3496.4M, EPOCH TIME: 1733627644.221493
[12/07 22:14:04    667s] Iteration 17: Total net bbox = 2.144e+06 (1.02e+06 1.12e+06)
[12/07 22:14:04    667s]               Est.  stn bbox = 3.254e+06 (1.74e+06 1.52e+06)
[12/07 22:14:04    667s]               cpu = 0:01:25 real = 0:01:26 mem = 3496.4M
[12/07 22:14:04    667s] [adp] clock
[12/07 22:14:04    667s] [adp] weight, nr nets, wire length
[12/07 22:14:04    667s] [adp]      0        1  2957.249000
[12/07 22:14:04    667s] [adp] data
[12/07 22:14:04    667s] [adp] weight, nr nets, wire length
[12/07 22:14:04    667s] [adp]      0   107883  2140610.524500
[12/07 22:14:04    667s] [adp] 0.000000|0.000000|0.000000
[12/07 22:14:04    667s] Iteration 18: Total net bbox = 2.144e+06 (1.02e+06 1.12e+06)
[12/07 22:14:04    667s]               Est.  stn bbox = 3.254e+06 (1.74e+06 1.52e+06)
[12/07 22:14:04    667s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3496.4M
[12/07 22:14:04    667s] *** cost = 2.144e+06 (1.02e+06 1.12e+06) (cpu for global=0:08:00) real=0:08:05***
[12/07 22:14:04    667s] Info: 0 clock gating cells identified, 0 (on average) moved 0/10
[12/07 22:14:04    668s] Saved padding area to DB
[12/07 22:14:04    668s] All LLGs are deleted
[12/07 22:14:04    668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:04    668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:04    668s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3496.4M, EPOCH TIME: 1733627644.952493
[12/07 22:14:04    668s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3466.0M, EPOCH TIME: 1733627644.953052
[12/07 22:14:04    668s] Solver runtime cpu: 0:05:32 real: 0:05:36
[12/07 22:14:04    668s] Core Placement runtime cpu: 0:06:26 real: 0:06:32
[12/07 22:14:04    668s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/07 22:14:04    668s] Type 'man IMPSP-9025' for more detail.
[12/07 22:14:04    668s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3466.0M, EPOCH TIME: 1733627644.964157
[12/07 22:14:04    668s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3466.0M, EPOCH TIME: 1733627644.964265
[12/07 22:14:04    668s] Processing tracks to init pin-track alignment.
[12/07 22:14:04    668s] z: 2, totalTracks: 1
[12/07 22:14:04    668s] z: 4, totalTracks: 1
[12/07 22:14:04    668s] z: 6, totalTracks: 1
[12/07 22:14:04    668s] z: 8, totalTracks: 1
[12/07 22:14:04    668s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:14:05    668s] All LLGs are deleted
[12/07 22:14:05    668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:05    668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:05    668s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3466.0M, EPOCH TIME: 1733627645.014026
[12/07 22:14:05    668s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3466.0M, EPOCH TIME: 1733627645.014374
[12/07 22:14:05    668s] # Building torus_credit_D_W32 llgBox search-tree.
[12/07 22:14:05    668s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:14:05    668s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3466.0M, EPOCH TIME: 1733627645.038002
[12/07 22:14:05    668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:05    668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:05    668s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3466.0M, EPOCH TIME: 1733627645.040794
[12/07 22:14:05    668s] Max number of tech site patterns supported in site array is 256.
[12/07 22:14:05    668s] Core basic site is core
[12/07 22:14:05    668s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:14:05    668s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3466.0M, EPOCH TIME: 1733627645.060269
[12/07 22:14:05    668s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 22:14:05    668s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 22:14:05    668s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.190, REAL:0.190, MEM:3466.0M, EPOCH TIME: 1733627645.250365
[12/07 22:14:05    668s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 22:14:05    668s] SiteArray: use 31,911,936 bytes
[12/07 22:14:05    668s] SiteArray: current memory after site array memory allocation 3496.4M
[12/07 22:14:05    668s] SiteArray: FP blocked sites are writable
[12/07 22:14:05    668s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 22:14:05    668s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:3496.4M, EPOCH TIME: 1733627645.322716
[12/07 22:14:06    670s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.576, REAL:1.577, MEM:3496.4M, EPOCH TIME: 1733627646.900051
[12/07 22:14:06    670s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 22:14:06    670s] Atter site array init, number of instance map data is 0.
[12/07 22:14:06    670s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.916, REAL:1.918, MEM:3496.4M, EPOCH TIME: 1733627646.959013
[12/07 22:14:06    670s] 
[12/07 22:14:06    670s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:14:06    670s] OPERPROF:       Starting CMU at level 4, MEM:3496.4M, EPOCH TIME: 1733627646.994729
[12/07 22:14:07    670s] OPERPROF:       Finished CMU at level 4, CPU:0.008, REAL:0.008, MEM:3496.4M, EPOCH TIME: 1733627647.002274
[12/07 22:14:07    670s] 
[12/07 22:14:07    670s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:14:07    670s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.979, REAL:1.982, MEM:3496.4M, EPOCH TIME: 1733627647.020377
[12/07 22:14:07    670s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3496.4M, EPOCH TIME: 1733627647.020427
[12/07 22:14:07    670s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:3496.4M, EPOCH TIME: 1733627647.021021
[12/07 22:14:07    670s] 
[12/07 22:14:07    670s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:03.0, mem=3496.4MB).
[12/07 22:14:07    670s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.157, REAL:2.161, MEM:3496.4M, EPOCH TIME: 1733627647.124808
[12/07 22:14:07    670s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.157, REAL:2.161, MEM:3496.4M, EPOCH TIME: 1733627647.124884
[12/07 22:14:07    670s] TDRefine: refinePlace mode is spiral
[12/07 22:14:07    670s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.1
[12/07 22:14:07    670s] OPERPROF: Starting RefinePlace at level 1, MEM:3496.4M, EPOCH TIME: 1733627647.124968
[12/07 22:14:07    670s] *** Starting refinePlace (0:11:10 mem=3496.4M) ***
[12/07 22:14:07    670s] Total net bbox length = 2.144e+06 (1.023e+06 1.120e+06) (ext = 1.458e+04)
[12/07 22:14:07    670s] 
[12/07 22:14:07    670s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:14:07    670s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:14:07    670s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:14:07    670s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:14:07    670s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3496.4M, EPOCH TIME: 1733627647.299153
[12/07 22:14:07    670s] Starting refinePlace ...
[12/07 22:14:07    670s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:14:07    670s] High fence density, enabling CRLP fence handling
[12/07 22:14:07    670s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:14:07    670s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3496.4M, EPOCH TIME: 1733627647.517061
[12/07 22:14:07    670s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:14:07    670s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.517152
[12/07 22:14:07    670s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.011, REAL:0.011, MEM:3496.4M, EPOCH TIME: 1733627647.528579
[12/07 22:14:07    670s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.528616
[12/07 22:14:07    670s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:07    670s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627647.528809
[12/07 22:14:07    670s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.528841
[12/07 22:14:07    670s] DDP markSite nrRow 831 nrJob 831
[12/07 22:14:07    670s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:3496.4M, EPOCH TIME: 1733627647.543682
[12/07 22:14:07    670s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.027, MEM:3496.4M, EPOCH TIME: 1733627647.543728
[12/07 22:14:07    670s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627647.556945
[12/07 22:14:07    670s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627647.556993
[12/07 22:14:07    670s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627647.557370
[12/07 22:14:07    670s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.557405
[12/07 22:14:07    670s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627647.559836
[12/07 22:14:07    670s] ** Cut row section cpu time 0:00:00.0.
[12/07 22:14:07    670s]  ** Cut row section real time 0:00:00.0.
[12/07 22:14:07    670s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.003, MEM:3496.4M, EPOCH TIME: 1733627647.559890
[12/07 22:14:07    671s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3496.4M, EPOCH TIME: 1733627647.676010
[12/07 22:14:07    671s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:14:07    671s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.676088
[12/07 22:14:07    671s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3496.4M, EPOCH TIME: 1733627647.688362
[12/07 22:14:07    671s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.688434
[12/07 22:14:07    671s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:07    671s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627647.688608
[12/07 22:14:07    671s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.688650
[12/07 22:14:07    671s] DDP markSite nrRow 831 nrJob 831
[12/07 22:14:07    671s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3496.4M, EPOCH TIME: 1733627647.702847
[12/07 22:14:07    671s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.027, MEM:3496.4M, EPOCH TIME: 1733627647.702939
[12/07 22:14:07    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627647.714929
[12/07 22:14:07    671s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627647.714993
[12/07 22:14:07    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627647.715605
[12/07 22:14:07    671s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.715672
[12/07 22:14:07    671s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627647.717620
[12/07 22:14:07    671s] ** Cut row section cpu time 0:00:00.0.
[12/07 22:14:07    671s]  ** Cut row section real time 0:00:00.0.
[12/07 22:14:07    671s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627647.717700
[12/07 22:14:07    671s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3496.4M, EPOCH TIME: 1733627647.858264
[12/07 22:14:07    671s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:14:07    671s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.858338
[12/07 22:14:07    671s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3496.4M, EPOCH TIME: 1733627647.870185
[12/07 22:14:07    671s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.870338
[12/07 22:14:07    671s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:07    671s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627647.870726
[12/07 22:14:07    671s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.870816
[12/07 22:14:07    671s] DDP markSite nrRow 831 nrJob 831
[12/07 22:14:07    671s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3496.4M, EPOCH TIME: 1733627647.885071
[12/07 22:14:07    671s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.027, MEM:3496.4M, EPOCH TIME: 1733627647.885162
[12/07 22:14:07    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627647.898305
[12/07 22:14:07    671s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627647.898376
[12/07 22:14:07    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627647.898891
[12/07 22:14:07    671s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3496.4M, EPOCH TIME: 1733627647.898926
[12/07 22:14:07    671s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627647.901337
[12/07 22:14:07    671s] ** Cut row section cpu time 0:00:00.0.
[12/07 22:14:07    671s]  ** Cut row section real time 0:00:00.0.
[12/07 22:14:07    671s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627647.901389
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.038623
[12/07 22:14:08    671s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.038696
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:3496.4M, EPOCH TIME: 1733627648.051696
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.051769
[12/07 22:14:08    671s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627648.051940
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.051978
[12/07 22:14:08    671s] DDP markSite nrRow 831 nrJob 831
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3496.4M, EPOCH TIME: 1733627648.066143
[12/07 22:14:08    671s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.028, REAL:0.028, MEM:3496.4M, EPOCH TIME: 1733627648.066249
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.079442
[12/07 22:14:08    671s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627648.079515
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.080177
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.080235
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627648.082731
[12/07 22:14:08    671s] ** Cut row section cpu time 0:00:00.0.
[12/07 22:14:08    671s]  ** Cut row section real time 0:00:00.0.
[12/07 22:14:08    671s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3496.4M, EPOCH TIME: 1733627648.082787
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.200432
[12/07 22:14:08    671s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.200508
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:3496.4M, EPOCH TIME: 1733627648.213468
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.213512
[12/07 22:14:08    671s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627648.213674
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.213717
[12/07 22:14:08    671s] DDP markSite nrRow 831 nrJob 831
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3496.4M, EPOCH TIME: 1733627648.227808
[12/07 22:14:08    671s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.027, MEM:3496.4M, EPOCH TIME: 1733627648.227860
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.240552
[12/07 22:14:08    671s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627648.240625
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.241255
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.241316
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627648.243473
[12/07 22:14:08    671s] ** Cut row section cpu time 0:00:00.0.
[12/07 22:14:08    671s]  ** Cut row section real time 0:00:00.0.
[12/07 22:14:08    671s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627648.243530
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.396578
[12/07 22:14:08    671s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.396648
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3496.4M, EPOCH TIME: 1733627648.408775
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.408804
[12/07 22:14:08    671s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627648.409014
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.409040
[12/07 22:14:08    671s] DDP markSite nrRow 831 nrJob 831
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:3496.4M, EPOCH TIME: 1733627648.423612
[12/07 22:14:08    671s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.027, MEM:3496.4M, EPOCH TIME: 1733627648.423688
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.434665
[12/07 22:14:08    671s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627648.434701
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.435022
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.435056
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627648.437532
[12/07 22:14:08    671s] ** Cut row section cpu time 0:00:00.0.
[12/07 22:14:08    671s]  ** Cut row section real time 0:00:00.0.
[12/07 22:14:08    671s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3496.4M, EPOCH TIME: 1733627648.437584
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.581156
[12/07 22:14:08    671s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.581235
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.014, MEM:3496.4M, EPOCH TIME: 1733627648.595103
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.595172
[12/07 22:14:08    671s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627648.595476
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.595509
[12/07 22:14:08    671s] DDP markSite nrRow 831 nrJob 831
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:3496.4M, EPOCH TIME: 1733627648.610146
[12/07 22:14:08    671s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.029, REAL:0.029, MEM:3496.4M, EPOCH TIME: 1733627648.610198
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.620792
[12/07 22:14:08    671s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627648.620839
[12/07 22:14:08    671s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.621292
[12/07 22:14:08    671s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.621337
[12/07 22:14:08    671s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627648.623219
[12/07 22:14:08    671s] ** Cut row section cpu time 0:00:00.0.
[12/07 22:14:08    671s]  ** Cut row section real time 0:00:00.0.
[12/07 22:14:08    671s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627648.623327
[12/07 22:14:08    672s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.762129
[12/07 22:14:08    672s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:14:08    672s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.762202
[12/07 22:14:08    672s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.008, REAL:0.008, MEM:3496.4M, EPOCH TIME: 1733627648.770073
[12/07 22:14:08    672s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.770104
[12/07 22:14:08    672s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:08    672s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627648.770289
[12/07 22:14:08    672s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.770314
[12/07 22:14:08    672s] DDP markSite nrRow 831 nrJob 831
[12/07 22:14:08    672s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:3496.4M, EPOCH TIME: 1733627648.785670
[12/07 22:14:08    672s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.024, REAL:0.024, MEM:3496.4M, EPOCH TIME: 1733627648.785744
[12/07 22:14:08    672s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.796442
[12/07 22:14:08    672s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627648.796508
[12/07 22:14:08    672s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.797066
[12/07 22:14:08    672s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.797130
[12/07 22:14:08    672s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627648.799267
[12/07 22:14:08    672s] ** Cut row section cpu time 0:00:00.0.
[12/07 22:14:08    672s]  ** Cut row section real time 0:00:00.0.
[12/07 22:14:08    672s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3496.4M, EPOCH TIME: 1733627648.799319
[12/07 22:14:08    672s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3496.4M, EPOCH TIME: 1733627648.996280
[12/07 22:14:08    672s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:14:08    672s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3496.4M, EPOCH TIME: 1733627648.996373
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.014, MEM:3496.4M, EPOCH TIME: 1733627649.010549
[12/07 22:14:09    672s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627649.010623
[12/07 22:14:09    672s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627649.010791
[12/07 22:14:09    672s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627649.010829
[12/07 22:14:09    672s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627649.010987
[12/07 22:14:09    672s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627649.011022
[12/07 22:14:09    672s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627649.011181
[12/07 22:14:09    672s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627649.011215
[12/07 22:14:09    672s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627649.011371
[12/07 22:14:09    672s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627649.011405
[12/07 22:14:09    672s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627649.011563
[12/07 22:14:09    672s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627649.011599
[12/07 22:14:09    672s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627649.011756
[12/07 22:14:09    672s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627649.011789
[12/07 22:14:09    672s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627649.011943
[12/07 22:14:09    672s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3496.4M, EPOCH TIME: 1733627649.011977
[12/07 22:14:09    672s] DDP initSite2 nrRow 109 nrJob 109
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627649.012131
[12/07 22:14:09    672s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3496.4M, EPOCH TIME: 1733627649.012165
[12/07 22:14:09    672s] DDP markSite nrRow 831 nrJob 831
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.018, REAL:0.018, MEM:3496.4M, EPOCH TIME: 1733627649.030661
[12/07 22:14:09    672s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.034, REAL:0.035, MEM:3496.4M, EPOCH TIME: 1733627649.030780
[12/07 22:14:09    672s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627649.056630
[12/07 22:14:09    672s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3496.4M, EPOCH TIME: 1733627649.056676
[12/07 22:14:09    672s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3496.4M, EPOCH TIME: 1733627649.059900
[12/07 22:14:09    672s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3496.4M, EPOCH TIME: 1733627649.059950
[12/07 22:14:09    672s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.088, REAL:0.088, MEM:3496.4M, EPOCH TIME: 1733627649.148038
[12/07 22:14:09    672s] ** Cut row section cpu time 0:00:00.1.
[12/07 22:14:09    672s]  ** Cut row section real time 0:00:00.0.
[12/07 22:14:09    672s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.089, REAL:0.089, MEM:3496.4M, EPOCH TIME: 1733627649.148870
[12/07 22:14:10    673s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 22:14:10    673s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.1, real=0:00:03.0, mem=3496.4MB) @(0:11:11 - 0:11:14).
[12/07 22:14:10    673s] Move report: preRPlace moves 104777 insts, mean move: 6.99 um, max move: 210.15 um 
[12/07 22:14:10    673s] 	Max move on inst (ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U92): (271.25, 1465.40) --> (310.40, 1294.40)
[12/07 22:14:10    673s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: MUX2ND0, constraint:Fence
[12/07 22:14:10    673s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 22:14:10    673s] Placement tweakage begins.
[12/07 22:14:10    674s] wire length = 3.922e+06
[12/07 22:14:19    683s] wire length = 3.650e+06
[12/07 22:14:20    683s] Placement tweakage ends.
[12/07 22:14:20    683s] Move report: tweak moves 58021 insts, mean move: 6.70 um, max move: 90.60 um 
[12/07 22:14:20    683s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U682): (1358.20, 1303.40) --> (1380.40, 1371.80)
[12/07 22:14:20    683s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:09.6, real=0:00:10.0, mem=3496.4MB) @(0:11:14 - 0:11:23).
[12/07 22:14:20    683s] 
[12/07 22:14:20    683s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 22:14:20    683s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[0].xs[2].conns_vc_info[0].west_tx_g'.
[12/07 22:14:20    683s] Type 'man IMPSP-266' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[3].xs[2].conns_vc_info[1].west_tx_g'.
[12/07 22:14:20    683s] Type 'man IMPSP-266' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[1].xs[2].conns_vc_info[1].west_tx_g'.
[12/07 22:14:20    683s] Type 'man IMPSP-266' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[2].xs[2].conns_vc_info[1].west_tx_g'.
[12/07 22:14:20    683s] Type 'man IMPSP-266' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[0].xs[2].conns_vc_info[1].west_tx_g'.
[12/07 22:14:20    683s] Type 'man IMPSP-266' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[3].xs[2].conns_vc_info[0].west_tx_g'.
[12/07 22:14:20    683s] Type 'man IMPSP-266' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[1].xs[2].conns_vc_info[0].west_tx_g'.
[12/07 22:14:20    683s] Type 'man IMPSP-266' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[2].xs[2].conns_vc_info[0].west_tx_g'.
[12/07 22:14:20    683s] Type 'man IMPSP-266' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[2].conns_vc_info[0].west_tx_g' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[2].conns_vc_info[1].west_tx_g' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].conns_vc_info[1].west_tx_g' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].conns_vc_info[1].west_tx_g' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[2].conns_vc_info[1].west_tx_g' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[2].conns_vc_info[0].west_tx_g' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].conns_vc_info[0].west_tx_g' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].conns_vc_info[0].west_tx_g' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[14].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[2].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[0].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[13].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[19].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[33].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[16].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[30].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[9].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[34].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:20    683s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[1].msg_txrx[33].south_tx' (Cell low_swing_tx).
[12/07 22:14:20    683s] Type 'man IMPSP-2020' for more detail.
[12/07 22:14:28    692s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 22:14:28    692s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 22:14:28    692s] 
[12/07 22:14:28    692s] mha: 0.999812 mhc: 0.979592
[12/07 22:14:28    692s] Move report: legalization moves 41869 insts, mean move: 30.61 um, max move: 334.80 um spiral
[12/07 22:14:28    692s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/dor_credit_inst/U8): (1289.00, 326.00) --> (1478.00, 180.20)
[12/07 22:14:28    692s] [CPU] RefinePlace/Spiral (cpu=0:00:05.8, real=0:00:06.0)
[12/07 22:14:28    692s] [CPU] RefinePlace/Commit (cpu=0:00:02.9, real=0:00:02.0), EEQ(cpu=0:00:00.1, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:01.0), leftOver(cpu=0:00:01.0, real=0:00:01.0)
[12/07 22:14:28    692s] [CPU] RefinePlace/Legalization (cpu=0:00:08.9, real=0:00:08.0, mem=3464.4MB) @(0:11:23 - 0:11:32).
[12/07 22:14:28    692s] **ERROR: (IMPSP-2021):	Could not legalize <21637> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[12/07 22:14:28    692s] Move report: Detail placement moves 106562 insts, mean move: 16.96 um, max move: 329.97 um 
[12/07 22:14:28    692s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/dor_credit_inst/U8): (1293.83, 326.00) --> (1478.00, 180.20)
[12/07 22:14:28    692s] 	Runtime: CPU: 0:00:21.7 REAL: 0:00:21.0 MEM: 3464.4MB
[12/07 22:14:29    692s] Statistics of distance of Instance movement in refine placement:
[12/07 22:14:29    692s]   maximum (X+Y) =       329.97 um
[12/07 22:14:29    692s]   inst (ys[0].xs[2].torus_switch_xy/dor_credit_inst/U8) with max move: (1293.83, 326.004) -> (1478, 180.2)
[12/07 22:14:29    692s]   mean    (X+Y) =        16.96 um
[12/07 22:14:29    692s] Total instances flipped for WireLenOpt: 7
[12/07 22:14:29    692s] Total instances flipped, including legalization: 19
[12/07 22:14:29    692s] Summary Report:
[12/07 22:14:29    692s] Instances move: 106562 (out of 106618 movable)
[12/07 22:14:29    692s] Instances flipped: 19
[12/07 22:14:29    692s] Mean displacement: 16.96 um
[12/07 22:14:29    692s] Max displacement: 329.97 um (Instance: ys[0].xs[2].torus_switch_xy/dor_credit_inst/U8) (1293.83, 326.004) -> (1478, 180.2)
[12/07 22:14:29    692s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: OR3D1, constraint:Fence
[12/07 22:14:29    692s] Total instances moved : 106562
[12/07 22:14:29    692s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:21.712, REAL:21.716, MEM:3464.4M, EPOCH TIME: 1733627669.015530
[12/07 22:14:29    692s] Total net bbox length = 4.505e+06 (2.253e+06 2.252e+06) (ext = 1.438e+04)
[12/07 22:14:29    692s] Runtime: CPU: 0:00:21.9 REAL: 0:00:22.0 MEM: 3464.4MB
[12/07 22:14:29    692s] [CPU] RefinePlace/total (cpu=0:00:21.9, real=0:00:22.0, mem=3464.4MB) @(0:11:10 - 0:11:32).
[12/07 22:14:29    692s] *** Finished refinePlace (0:11:32 mem=3464.4M) ***
[12/07 22:14:29    692s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.1
[12/07 22:14:29    692s] OPERPROF: Finished RefinePlace at level 1, CPU:21.926, REAL:21.931, MEM:3464.4M, EPOCH TIME: 1733627669.056354
[12/07 22:14:29    692s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3464.4M, EPOCH TIME: 1733627669.056393
[12/07 22:14:29    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:107386).
[12/07 22:14:29    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:29    692s] All LLGs are deleted
[12/07 22:14:29    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:29    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:29    692s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3464.4M, EPOCH TIME: 1733627669.151021
[12/07 22:14:29    692s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3434.0M, EPOCH TIME: 1733627669.151432
[12/07 22:14:29    692s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.117, REAL:0.118, MEM:2923.0M, EPOCH TIME: 1733627669.174019
[12/07 22:14:29    692s] *** End of Placement (cpu=0:09:11, real=0:09:16, mem=2923.0M) ***
[12/07 22:14:29    692s] Processing tracks to init pin-track alignment.
[12/07 22:14:29    692s] z: 2, totalTracks: 1
[12/07 22:14:29    692s] z: 4, totalTracks: 1
[12/07 22:14:29    692s] z: 6, totalTracks: 1
[12/07 22:14:29    692s] z: 8, totalTracks: 1
[12/07 22:14:29    692s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:14:29    692s] All LLGs are deleted
[12/07 22:14:29    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:29    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:29    692s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2923.0M, EPOCH TIME: 1733627669.221628
[12/07 22:14:29    692s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2923.0M, EPOCH TIME: 1733627669.221980
[12/07 22:14:29    692s] # Building torus_credit_D_W32 llgBox search-tree.
[12/07 22:14:29    692s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:14:29    692s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2923.0M, EPOCH TIME: 1733627669.240924
[12/07 22:14:29    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:29    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:29    692s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2923.0M, EPOCH TIME: 1733627669.241312
[12/07 22:14:29    692s] Max number of tech site patterns supported in site array is 256.
[12/07 22:14:29    692s] Core basic site is core
[12/07 22:14:29    692s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:14:29    692s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2923.0M, EPOCH TIME: 1733627669.260309
[12/07 22:14:29    692s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 22:14:29    692s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 22:14:29    692s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.172, REAL:0.172, MEM:2923.0M, EPOCH TIME: 1733627669.432604
[12/07 22:14:29    692s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 22:14:29    692s] SiteArray: use 31,911,936 bytes
[12/07 22:14:29    692s] SiteArray: current memory after site array memory allocation 2953.4M
[12/07 22:14:29    692s] SiteArray: FP blocked sites are writable
[12/07 22:14:29    692s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 22:14:29    692s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2953.4M, EPOCH TIME: 1733627669.505036
[12/07 22:14:31    694s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.577, REAL:1.579, MEM:2953.4M, EPOCH TIME: 1733627671.084318
[12/07 22:14:31    694s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 22:14:31    694s] Atter site array init, number of instance map data is 0.
[12/07 22:14:31    694s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.896, REAL:1.899, MEM:2953.4M, EPOCH TIME: 1733627671.140761
[12/07 22:14:31    694s] 
[12/07 22:14:31    694s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:14:31    694s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.948, REAL:1.951, MEM:2953.4M, EPOCH TIME: 1733627671.191772
[12/07 22:14:31    694s] 
[12/07 22:14:31    694s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2953.4M, EPOCH TIME: 1733627671.248212
[12/07 22:14:31    694s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2953.4M, EPOCH TIME: 1733627671.270908
[12/07 22:14:31    694s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.046, REAL:0.047, MEM:2969.4M, EPOCH TIME: 1733627671.317586
[12/07 22:14:31    694s] default core: bins with density > 0.750 = 28.19 % ( 1989 / 7056 )
[12/07 22:14:31    694s] Density distribution unevenness ratio = 63.586%
[12/07 22:14:31    694s] Density distribution unevenness ratio (U70) = 32.190%
[12/07 22:14:31    694s] Density distribution unevenness ratio (U80) = 24.580%
[12/07 22:14:31    694s] Density distribution unevenness ratio (U90) = 17.404%
[12/07 22:14:31    694s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.069, REAL:0.070, MEM:2969.4M, EPOCH TIME: 1733627671.317877
[12/07 22:14:31    694s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2969.4M, EPOCH TIME: 1733627671.317929
[12/07 22:14:31    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:31    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:31    694s] All LLGs are deleted
[12/07 22:14:31    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:31    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:14:31    694s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2969.4M, EPOCH TIME: 1733627671.379589
[12/07 22:14:31    694s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2939.0M, EPOCH TIME: 1733627671.380210
[12/07 22:14:31    694s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.071, REAL:0.071, MEM:2939.0M, EPOCH TIME: 1733627671.388774
[12/07 22:14:31    694s] *** Free Virtual Timing Model ...(mem=2939.0M)
[12/07 22:14:32    695s] **INFO: Enable pre-place timing setting for timing analysis
[12/07 22:14:32    695s] Set Using Default Delay Limit as 101.
[12/07 22:14:32    695s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/07 22:14:32    695s] Set Default Net Delay as 0 ps.
[12/07 22:14:32    695s] Set Default Net Load as 0 pF. 
[12/07 22:14:32    695s] **INFO: Analyzing IO path groups for slack adjustment
[12/07 22:14:38    701s] Effort level <high> specified for reg2reg_tmp.3579361 path_group
[12/07 22:14:38    701s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 22:14:38    701s] #################################################################################
[12/07 22:14:38    701s] # Design Stage: PreRoute
[12/07 22:14:38    701s] # Design Name: torus_credit_D_W32
[12/07 22:14:38    701s] # Design Mode: 90nm
[12/07 22:14:38    701s] # Analysis Mode: MMMC Non-OCV 
[12/07 22:14:38    701s] # Parasitics Mode: No SPEF/RCDB 
[12/07 22:14:38    701s] # Signoff Settings: SI Off 
[12/07 22:14:38    701s] #################################################################################
[12/07 22:14:39    702s] Calculate delays in Single mode...
[12/07 22:14:39    702s] Topological Sorting (REAL = 0:00:00.0, MEM = 2914.2M, InitMEM = 2914.2M)
[12/07 22:14:39    702s] Start delay calculation (fullDC) (1 T). (MEM=2914.16)
[12/07 22:14:39    703s] End AAE Lib Interpolated Model. (MEM=2930.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:14:51    715s] Total number of fetched objects 108529
[12/07 22:14:52    716s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/07 22:14:52    716s] End delay calculation. (MEM=3134.36 CPU=0:00:11.4 REAL=0:00:11.0)
[12/07 22:14:52    716s] End delay calculation (fullDC). (MEM=3134.36 CPU=0:00:13.7 REAL=0:00:13.0)
[12/07 22:14:52    716s] *** CDM Built up (cpu=0:00:14.4  real=0:00:14.0  mem= 3134.4M) ***
[12/07 22:14:57    720s] **INFO: Disable pre-place timing setting for timing analysis
[12/07 22:14:57    721s] Set Using Default Delay Limit as 1000.
[12/07 22:14:57    721s] Set Default Net Delay as 1000 ps.
[12/07 22:14:57    721s] Set Default Net Load as 0.5 pF. 
[12/07 22:14:57    721s] Info: Disable timing driven in postCTS congRepair.
[12/07 22:14:57    721s] 
[12/07 22:14:57    721s] Starting congRepair ...
[12/07 22:14:57    721s] User Input Parameters:
[12/07 22:14:57    721s] - Congestion Driven    : On
[12/07 22:14:57    721s] - Timing Driven        : Off
[12/07 22:14:57    721s] - Area-Violation Based : On
[12/07 22:14:57    721s] - Start Rollback Level : -5
[12/07 22:14:57    721s] - Legalized            : On
[12/07 22:14:57    721s] - Window Based         : Off
[12/07 22:14:57    721s] - eDen incr mode       : Off
[12/07 22:14:57    721s] - Small incr mode      : Off
[12/07 22:14:57    721s] 
[12/07 22:14:57    721s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3119.6M, EPOCH TIME: 1733627697.692055
[12/07 22:14:57    721s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.028, REAL:0.028, MEM:3119.6M, EPOCH TIME: 1733627697.720101
[12/07 22:14:57    721s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3119.6M, EPOCH TIME: 1733627697.720179
[12/07 22:14:57    721s] Starting Early Global Route congestion estimation: mem = 3119.6M
[12/07 22:14:57    721s] (I)      ==================== Layers =====================
[12/07 22:14:57    721s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:14:57    721s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:14:57    721s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:14:57    721s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:14:57    721s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:14:57    721s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:14:57    721s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:14:57    721s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:14:57    721s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:14:57    721s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:14:57    721s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:14:57    721s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:14:57    721s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:14:57    721s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:14:57    721s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:14:57    721s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:14:57    721s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:14:57    721s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:14:57    721s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:14:57    721s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:14:57    721s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:14:57    721s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:14:57    721s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:14:57    721s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:14:57    721s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:14:57    721s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:14:57    721s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:14:57    721s] (I)      Started Import and model ( Curr Mem: 3119.56 MB )
[12/07 22:14:57    721s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:14:58    721s] (I)      == Non-default Options ==
[12/07 22:14:58    721s] (I)      Maximum routing layer                              : 10
[12/07 22:14:58    721s] (I)      Number of threads                                  : 1
[12/07 22:14:58    721s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 22:14:58    721s] (I)      Method to set GCell size                           : row
[12/07 22:14:58    721s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:14:58    721s] (I)      Use row-based GCell size
[12/07 22:14:58    721s] (I)      Use row-based GCell align
[12/07 22:14:58    721s] (I)      layer 0 area = 168000
[12/07 22:14:58    721s] (I)      layer 1 area = 208000
[12/07 22:14:58    721s] (I)      layer 2 area = 208000
[12/07 22:14:58    721s] (I)      layer 3 area = 208000
[12/07 22:14:58    721s] (I)      layer 4 area = 208000
[12/07 22:14:58    721s] (I)      layer 5 area = 208000
[12/07 22:14:58    721s] (I)      layer 6 area = 208000
[12/07 22:14:58    721s] (I)      layer 7 area = 2259999
[12/07 22:14:58    721s] (I)      layer 8 area = 2259999
[12/07 22:14:58    721s] (I)      layer 9 area = 0
[12/07 22:14:58    721s] (I)      GCell unit size   : 3600
[12/07 22:14:58    721s] (I)      GCell multiplier  : 1
[12/07 22:14:58    721s] (I)      GCell row height  : 3600
[12/07 22:14:58    721s] (I)      Actual row height : 3600
[12/07 22:14:58    721s] (I)      GCell align ref   : 4000 4000
[12/07 22:14:58    721s] [NR-eGR] Track table information for default rule: 
[12/07 22:14:58    721s] [NR-eGR] M1 has single uniform track structure
[12/07 22:14:58    721s] [NR-eGR] M2 has single uniform track structure
[12/07 22:14:58    721s] [NR-eGR] M3 has single uniform track structure
[12/07 22:14:58    721s] [NR-eGR] M4 has single uniform track structure
[12/07 22:14:58    721s] [NR-eGR] M5 has single uniform track structure
[12/07 22:14:58    721s] [NR-eGR] M6 has single uniform track structure
[12/07 22:14:58    721s] [NR-eGR] M7 has single uniform track structure
[12/07 22:14:58    721s] [NR-eGR] M8 has single uniform track structure
[12/07 22:14:58    721s] [NR-eGR] M9 has single uniform track structure
[12/07 22:14:58    721s] [NR-eGR] AP has single uniform track structure
[12/07 22:14:58    721s] (I)      ================== Default via ==================
[12/07 22:14:58    721s] (I)      +---+--------------------+----------------------+
[12/07 22:14:58    721s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 22:14:58    721s] (I)      +---+--------------------+----------------------+
[12/07 22:14:58    721s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 22:14:58    721s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 22:14:58    721s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 22:14:58    721s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 22:14:58    721s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 22:14:58    721s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 22:14:58    721s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 22:14:58    721s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 22:14:58    721s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 22:14:58    721s] (I)      +---+--------------------+----------------------+
[12/07 22:14:58    721s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:14:58    721s] [NR-eGR] Read 2100180 PG shapes
[12/07 22:14:58    721s] [NR-eGR] Read 0 clock shapes
[12/07 22:14:58    721s] [NR-eGR] Read 0 other shapes
[12/07 22:14:58    721s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:14:58    721s] [NR-eGR] #Instance Blockages : 3784
[12/07 22:14:58    721s] [NR-eGR] #PG Blockages       : 2100180
[12/07 22:14:58    721s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:14:58    721s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:14:58    721s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:14:58    721s] [NR-eGR] #Other Blockages    : 0
[12/07 22:14:58    721s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:14:58    721s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 22:14:58    721s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/07 22:14:58    721s] (I)      early_global_route_priority property id does not exist.
[12/07 22:14:58    721s] (I)      Read Num Blocks=2103964  Num Prerouted Wires=0  Num CS=0
[12/07 22:14:58    722s] (I)      Layer 1 (V) : #blockages 501320 : #preroutes 0
[12/07 22:14:58    722s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 22:14:58    722s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 22:14:58    722s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 22:14:58    722s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 22:14:58    722s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 22:14:58    722s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 22:14:58    722s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:14:58    722s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:14:58    722s] (I)      Number of ignored nets                =      0
[12/07 22:14:58    722s] (I)      Number of connected nets              =      0
[12/07 22:14:58    722s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 22:14:58    722s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 22:14:58    722s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:14:58    722s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:14:58    722s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:14:58    722s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:14:58    722s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:14:58    722s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:14:58    722s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:14:58    722s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 22:14:58    722s] (I)      Ndr track 0 does not exist
[12/07 22:14:59    722s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:14:59    722s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:14:59    722s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:14:59    722s] (I)      Site width          :   400  (dbu)
[12/07 22:14:59    722s] (I)      Row height          :  3600  (dbu)
[12/07 22:14:59    722s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:14:59    722s] (I)      GCell width         :  3600  (dbu)
[12/07 22:14:59    722s] (I)      GCell height        :  3600  (dbu)
[12/07 22:14:59    722s] (I)      Grid                :   834   834    10
[12/07 22:14:59    722s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:14:59    722s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 22:14:59    722s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 22:14:59    722s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:14:59    722s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:14:59    722s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:14:59    722s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:14:59    722s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:14:59    722s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 22:14:59    722s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:14:59    722s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:14:59    722s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:14:59    722s] (I)      --------------------------------------------------------
[12/07 22:14:59    722s] 
[12/07 22:14:59    722s] [NR-eGR] ============ Routing rule table ============
[12/07 22:14:59    722s] [NR-eGR] Rule id: 0  Nets: 107856
[12/07 22:14:59    722s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 22:14:59    722s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:14:59    722s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 22:14:59    722s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:14:59    722s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:14:59    722s] [NR-eGR] ========================================
[12/07 22:14:59    722s] [NR-eGR] 
[12/07 22:14:59    722s] (I)      =============== Blocked Tracks ===============
[12/07 22:14:59    722s] (I)      +-------+---------+----------+---------------+
[12/07 22:14:59    722s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:14:59    722s] (I)      +-------+---------+----------+---------------+
[12/07 22:14:59    722s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:14:59    722s] (I)      |     2 | 6255000 |  1882954 |        30.10% |
[12/07 22:14:59    722s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 22:14:59    722s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 22:14:59    722s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 22:14:59    722s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 22:14:59    722s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 22:14:59    722s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 22:14:59    722s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 22:14:59    722s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 22:14:59    722s] (I)      +-------+---------+----------+---------------+
[12/07 22:14:59    722s] (I)      Finished Import and model ( CPU: 1.31 sec, Real: 1.31 sec, Curr Mem: 3119.56 MB )
[12/07 22:14:59    722s] (I)      Reset routing kernel
[12/07 22:14:59    722s] (I)      Started Global Routing ( Curr Mem: 3119.56 MB )
[12/07 22:14:59    722s] (I)      totalPins=463000  totalGlobalPin=451126 (97.44%)
[12/07 22:14:59    722s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 22:14:59    722s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 22:14:59    722s] (I)      
[12/07 22:14:59    722s] (I)      ============  Phase 1a Route ============
[12/07 22:14:59    722s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:14:59    722s] (I)      Usage: 207071 = (9833 H, 197238 V) = (0.16% H, 12.61% V) = (1.770e+04um H, 3.550e+05um V)
[12/07 22:14:59    722s] (I)      
[12/07 22:14:59    722s] (I)      ============  Phase 1b Route ============
[12/07 22:14:59    722s] (I)      Usage: 207075 = (9837 H, 197238 V) = (0.16% H, 12.61% V) = (1.771e+04um H, 3.550e+05um V)
[12/07 22:14:59    722s] (I)      Overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 3.727350e+05um
[12/07 22:14:59    722s] (I)      
[12/07 22:14:59    722s] (I)      ============  Phase 1c Route ============
[12/07 22:14:59    722s] (I)      Level2 Grid: 167 x 167
[12/07 22:14:59    722s] (I)      Usage: 207097 = (9859 H, 197238 V) = (0.16% H, 12.61% V) = (1.775e+04um H, 3.550e+05um V)
[12/07 22:14:59    722s] (I)      
[12/07 22:14:59    722s] (I)      ============  Phase 1d Route ============
[12/07 22:14:59    722s] (I)      Usage: 207097 = (9859 H, 197238 V) = (0.16% H, 12.61% V) = (1.775e+04um H, 3.550e+05um V)
[12/07 22:14:59    722s] (I)      
[12/07 22:14:59    722s] (I)      ============  Phase 1e Route ============
[12/07 22:14:59    722s] (I)      Usage: 207097 = (9859 H, 197238 V) = (0.16% H, 12.61% V) = (1.775e+04um H, 3.550e+05um V)
[12/07 22:14:59    722s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.727746e+05um
[12/07 22:14:59    722s] (I)      
[12/07 22:14:59    722s] (I)      ============  Phase 1l Route ============
[12/07 22:14:59    722s] (I)      total 2D Cap : 34340041 = (17412463 H, 16927578 V)
[12/07 22:14:59    722s] [NR-eGR] Layer group 2: route 107264 net(s) in layer range [2, 10]
[12/07 22:14:59    722s] (I)      
[12/07 22:14:59    722s] (I)      ============  Phase 1a Route ============
[12/07 22:15:00    723s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:15:00    723s] (I)      Usage: 3057584 = (1520793 H, 1536791 V) = (8.73% H, 9.08% V) = (2.737e+06um H, 2.766e+06um V)
[12/07 22:15:00    723s] (I)      
[12/07 22:15:00    723s] (I)      ============  Phase 1b Route ============
[12/07 22:15:00    724s] (I)      Usage: 3065438 = (1525592 H, 1539846 V) = (8.76% H, 9.10% V) = (2.746e+06um H, 2.772e+06um V)
[12/07 22:15:00    724s] (I)      Overflow of layer group 2: 0.62% H + 0.98% V. EstWL: 5.517788e+06um
[12/07 22:15:00    724s] (I)      Congestion metric : 0.62%H 0.98%V, 1.60%HV
[12/07 22:15:00    724s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 22:15:00    724s] (I)      
[12/07 22:15:00    724s] (I)      ============  Phase 1c Route ============
[12/07 22:15:00    724s] (I)      Level2 Grid: 167 x 167
[12/07 22:15:01    724s] (I)      Usage: 3065455 = (1525599 H, 1539856 V) = (8.76% H, 9.10% V) = (2.746e+06um H, 2.772e+06um V)
[12/07 22:15:01    724s] (I)      
[12/07 22:15:01    724s] (I)      ============  Phase 1d Route ============
[12/07 22:15:03    726s] (I)      Usage: 3075959 = (1531873 H, 1544086 V) = (8.80% H, 9.12% V) = (2.757e+06um H, 2.779e+06um V)
[12/07 22:15:03    726s] (I)      
[12/07 22:15:03    726s] (I)      ============  Phase 1e Route ============
[12/07 22:15:03    726s] (I)      Usage: 3075959 = (1531873 H, 1544086 V) = (8.80% H, 9.12% V) = (2.757e+06um H, 2.779e+06um V)
[12/07 22:15:03    726s] [NR-eGR] Early Global Route overflow of layer group 2: 0.55% H + 0.80% V. EstWL: 5.536726e+06um
[12/07 22:15:03    726s] (I)      
[12/07 22:15:03    726s] (I)      ============  Phase 1l Route ============
[12/07 22:15:05    728s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 22:15:05    728s] (I)      Layer  2:    5556216    732946     11985       64899     6187599    ( 1.04%) 
[12/07 22:15:05    728s] (I)      Layer  3:    5717469    807980      4834           0     6252498    ( 0.00%) 
[12/07 22:15:05    728s] (I)      Layer  4:    5655432    582179      1610           0     6252498    ( 0.00%) 
[12/07 22:15:05    728s] (I)      Layer  5:    4127728    199965      3717           0     6252498    ( 0.00%) 
[12/07 22:15:05    728s] (I)      Layer  6:    4332235    274004      6926           0     6252498    ( 0.00%) 
[12/07 22:15:05    728s] (I)      Layer  7:    6246667    631183       707           0     6252498    ( 0.00%) 
[12/07 22:15:05    728s] (I)      Layer  8:    1561875    251368        61           0     1563124    ( 0.00%) 
[12/07 22:15:05    728s] (I)      Layer  9:    1561875     31168         0           0     1563124    ( 0.00%) 
[12/07 22:15:05    728s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 22:15:05    728s] (I)      Total:      34951087   3510793     29840      204227    40629392    ( 0.50%) 
[12/07 22:15:05    728s] (I)      
[12/07 22:15:05    728s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 22:15:05    728s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/07 22:15:05    728s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/07 22:15:05    728s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/07 22:15:05    728s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 22:15:05    728s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:15:05    728s] [NR-eGR]      M2 ( 2)      5553( 0.81%)       341( 0.05%)        14( 0.00%)   ( 0.86%) 
[12/07 22:15:05    728s] [NR-eGR]      M3 ( 3)      2841( 0.41%)        70( 0.01%)         0( 0.00%)   ( 0.42%) 
[12/07 22:15:05    728s] [NR-eGR]      M4 ( 4)      1137( 0.16%)         4( 0.00%)         0( 0.00%)   ( 0.16%) 
[12/07 22:15:05    728s] [NR-eGR]      M5 ( 5)      2965( 0.43%)         2( 0.00%)         0( 0.00%)   ( 0.43%) 
[12/07 22:15:05    728s] [NR-eGR]      M6 ( 6)      4683( 0.67%)        18( 0.00%)         0( 0.00%)   ( 0.68%) 
[12/07 22:15:05    728s] [NR-eGR]      M7 ( 7)       470( 0.07%)         4( 0.00%)         2( 0.00%)   ( 0.07%) 
[12/07 22:15:05    728s] [NR-eGR]      M8 ( 8)        57( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/07 22:15:05    728s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:15:05    728s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:15:05    728s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 22:15:05    728s] [NR-eGR]        Total     17706( 0.31%)       439( 0.01%)        16( 0.00%)   ( 0.32%) 
[12/07 22:15:05    728s] [NR-eGR] 
[12/07 22:15:05    728s] (I)      Finished Global Routing ( CPU: 6.12 sec, Real: 6.13 sec, Curr Mem: 3199.56 MB )
[12/07 22:15:05    728s] (I)      total 2D Cap : 35026632 = (17696835 H, 17329797 V)
[12/07 22:15:05    728s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.11% V
[12/07 22:15:05    728s] Early Global Route congestion estimation runtime: 7.65 seconds, mem = 3199.6M
[12/07 22:15:05    728s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:7.633, REAL:7.647, MEM:3199.6M, EPOCH TIME: 1733627705.367396
[12/07 22:15:05    728s] OPERPROF: Starting HotSpotCal at level 1, MEM:3199.6M, EPOCH TIME: 1733627705.367444
[12/07 22:15:05    728s] [hotspot] +------------+---------------+---------------+
[12/07 22:15:05    728s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 22:15:05    728s] [hotspot] +------------+---------------+---------------+
[12/07 22:15:05    728s] [hotspot] | normalized |          4.64 |         15.13 |
[12/07 22:15:05    728s] [hotspot] +------------+---------------+---------------+
[12/07 22:15:05    728s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.64, normalized total congestion hotspot area = 15.13 (area is in unit of 4 std-cell row bins)
[12/07 22:15:05    728s] [hotspot] max/total 4.64/15.13, big hotspot (>10) total 5.42
[12/07 22:15:05    728s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/07 22:15:05    728s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:15:05    728s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/07 22:15:05    728s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:15:05    728s] [hotspot] |  1  |   288.20   921.80   345.80   979.40 |        5.85   |
[12/07 22:15:05    728s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:15:05    728s] [hotspot] |  2  |   950.60   921.80  1008.20   979.40 |        3.56   |
[12/07 22:15:05    728s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:15:05    728s] [hotspot] |  3  |   230.60   921.80   288.20   979.40 |        1.73   |
[12/07 22:15:05    728s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:15:05    728s] [hotspot] |  4  |   230.60  1353.80   288.20  1411.40 |        0.69   |
[12/07 22:15:05    728s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:15:05    728s] [hotspot] |  5  |  1008.20   893.00  1065.80   950.60 |        0.52   |
[12/07 22:15:05    728s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:15:05    728s] Top 5 hotspots total area: 12.36
[12/07 22:15:05    728s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.041, REAL:0.041, MEM:3215.6M, EPOCH TIME: 1733627705.408617
[12/07 22:15:05    728s] Skipped repairing congestion.
[12/07 22:15:05    728s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3215.6M, EPOCH TIME: 1733627705.408706
[12/07 22:15:05    728s] Starting Early Global Route wiring: mem = 3215.6M
[12/07 22:15:05    728s] (I)      ============= Track Assignment ============
[12/07 22:15:05    728s] (I)      Started Track Assignment (1T) ( Curr Mem: 3215.56 MB )
[12/07 22:15:05    728s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 22:15:05    728s] (I)      Run Multi-thread track assignment
[12/07 22:15:07    731s] (I)      Finished Track Assignment (1T) ( CPU: 2.22 sec, Real: 2.22 sec, Curr Mem: 3215.56 MB )
[12/07 22:15:07    731s] (I)      Started Export ( Curr Mem: 3215.56 MB )
[12/07 22:15:08    731s] [NR-eGR]             Length (um)     Vias 
[12/07 22:15:08    731s] [NR-eGR] ---------------------------------
[12/07 22:15:08    731s] [NR-eGR]  M1  (1H)             0   462416 
[12/07 22:15:08    731s] [NR-eGR]  M2  (2V)        985226   740266 
[12/07 22:15:08    731s] [NR-eGR]  M3  (3H)       1375445   153931 
[12/07 22:15:08    731s] [NR-eGR]  M4  (4V)        956992    85046 
[12/07 22:15:08    731s] [NR-eGR]  M5  (5H)        286175    54078 
[12/07 22:15:08    731s] [NR-eGR]  M6  (6V)        452933    52058 
[12/07 22:15:08    731s] [NR-eGR]  M7  (7H)       1110617     5720 
[12/07 22:15:08    731s] [NR-eGR]  M8  (8V)        451975      951 
[12/07 22:15:08    731s] [NR-eGR]  M9  (9H)         56127        0 
[12/07 22:15:08    731s] [NR-eGR]  AP  (10V)            0        0 
[12/07 22:15:08    731s] [NR-eGR] ---------------------------------
[12/07 22:15:08    731s] [NR-eGR]      Total      5675490  1554466 
[12/07 22:15:08    731s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:15:08    731s] [NR-eGR] Total half perimeter of net bounding box: 4505069um
[12/07 22:15:08    731s] [NR-eGR] Total length: 5675490um, number of vias: 1554466
[12/07 22:15:08    731s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:15:08    731s] [NR-eGR] Total eGR-routed clock nets wire length: 180326um, number of vias: 170390
[12/07 22:15:08    731s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:15:08    732s] (I)      Finished Export ( CPU: 0.96 sec, Real: 0.97 sec, Curr Mem: 3215.56 MB )
[12/07 22:15:08    732s] Early Global Route wiring runtime: 3.25 seconds, mem = 3052.6M
[12/07 22:15:08    732s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.249, REAL:3.255, MEM:3052.6M, EPOCH TIME: 1733627708.663711
[12/07 22:15:08    732s] Tdgp not successfully inited but do clear! skip clearing
[12/07 22:15:08    732s] End of congRepair (cpu=0:00:11.0, real=0:00:11.0)
[12/07 22:15:08    732s] *** Finishing placeDesign default flow ***
[12/07 22:15:08    732s] **placeDesign ... cpu = 0:10:55, real = 0:10:59, mem = 2869.6M **
[12/07 22:15:08    732s] 
[12/07 22:15:08    732s] Optimization is working on the following views:
[12/07 22:15:08    732s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/07 22:15:08    732s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/07 22:15:08    732s] Tdgp not successfully inited but do clear! skip clearing
[12/07 22:15:08    732s] 
[12/07 22:15:08    732s] *** Summary of all messages that are not suppressed in this session:
[12/07 22:15:08    732s] Severity  ID               Count  Summary                                  
[12/07 22:15:08    732s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/07 22:15:08    732s] WARNING   IMPSP-266            8  Constraint box too small for instance '%...
[12/07 22:15:08    732s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/07 22:15:08    732s] WARNING   IMPSP-452           16  Density for module '%s' (%s = {%.3f %.3f...
[12/07 22:15:08    732s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[12/07 22:15:08    732s] WARNING   IMPSP-2020          19  Cannot find a legal location for instanc...
[12/07 22:15:08    732s] WARNING   NRDB-530             1  Cannot find %s matching "%s"             
[12/07 22:15:08    732s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[12/07 22:15:08    732s] *** Message Summary: 48 warning(s), 1 error(s)
[12/07 22:15:08    732s] 
[12/07 22:15:08    732s] *** placeDesign #1 [finish] : cpu/real = 0:10:55.2/0:11:00.0 (1.0), totSession cpu/real = 0:12:12.4/0:12:17.7 (1.0), mem = 2869.6M
[12/07 22:15:08    732s] 
[12/07 22:15:08    732s] =============================================================================================
[12/07 22:15:08    732s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[12/07 22:15:08    732s] =============================================================================================
[12/07 22:15:08    732s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:15:08    732s] ---------------------------------------------------------------------------------------------
[12/07 22:15:08    732s] [ ViewPruning            ]      1   0:00:07.4  (   1.1 % )     0:00:15.1 /  0:00:15.1    1.0
[12/07 22:15:08    732s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.0
[12/07 22:15:08    732s] [ TimingUpdate           ]     12   0:00:41.4  (   6.3 % )     0:00:41.4 /  0:00:41.4    1.0
[12/07 22:15:08    732s] [ FullDelayCalc          ]      7   0:02:20.5  (  21.3 % )     0:02:20.5 /  0:02:20.9    1.0
[12/07 22:15:08    732s] [ MISC                   ]          0:07:50.5  (  71.3 % )     0:07:50.5 /  0:07:45.5    1.0
[12/07 22:15:08    732s] ---------------------------------------------------------------------------------------------
[12/07 22:15:08    732s]  placeDesign #1 TOTAL               0:11:00.0  ( 100.0 % )     0:11:00.0 /  0:10:55.2    1.0
[12/07 22:15:08    732s] ---------------------------------------------------------------------------------------------
[12/07 22:15:08    732s] 
[12/07 22:15:08    732s] <CMD> ccopt_design
[12/07 22:15:09    732s] #% Begin ccopt_design (date=12/07 22:15:08, mem=2509.6M)
[12/07 22:15:09    732s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:12:12.5/0:12:17.7 (1.0), mem = 2869.6M
[12/07 22:15:09    732s] Runtime...
[12/07 22:15:09    732s] **INFO: User's settings:
[12/07 22:15:09    732s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/07 22:15:09    732s] setExtractRCMode -engine                       preRoute
[12/07 22:15:09    732s] setDelayCalMode -engine                        aae
[12/07 22:15:09    732s] setDelayCalMode -ignoreNetLoad                 false
[12/07 22:15:09    732s] setOptMode -preserveAllSequential              true
[12/07 22:15:09    732s] 
[12/07 22:15:09    732s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/07 22:15:09    732s] (ccopt_design): create_ccopt_clock_tree_spec
[12/07 22:15:09    732s] Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
[12/07 22:15:09    732s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/07 22:15:09    732s] Reset timing graph...
[12/07 22:15:09    732s] Ignoring AAE DB Resetting ...
[12/07 22:15:09    732s] Reset timing graph done.
[12/07 22:15:09    732s] Ignoring AAE DB Resetting ...
[12/07 22:15:15    738s] Analyzing clock structure...
[12/07 22:15:19    742s] Analyzing clock structure done.
[12/07 22:15:19    742s] Reset timing graph...
[12/07 22:15:20    743s] Ignoring AAE DB Resetting ...
[12/07 22:15:20    743s] Reset timing graph done.
[12/07 22:15:20    743s] Extracting original clock gating for ideal_clock...
[12/07 22:15:21    745s]   clock_tree ideal_clock contains 58160 sinks and 0 clock gates.
[12/07 22:15:21    745s] Extracting original clock gating for ideal_clock done.
[12/07 22:15:21    745s] The skew group ideal_clock/functional_wcl_slow was created. It contains 58160 sinks and 1 sources.
[12/07 22:15:21    745s] The skew group ideal_clock/functional_wcl_fast was created. It contains 58160 sinks and 1 sources.
[12/07 22:15:21    745s] The skew group ideal_clock/functional_wcl_typical was created. It contains 58160 sinks and 1 sources.
[12/07 22:15:21    745s] Checking clock tree convergence...
[12/07 22:15:21    745s] Checking clock tree convergence done.
[12/07 22:15:21    745s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/07 22:15:21    745s] Set place::cacheFPlanSiteMark to 1
[12/07 22:15:21    745s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/07 22:15:21    745s] Using CCOpt effort standard.
[12/07 22:15:21    745s] CCOpt::Phase::Initialization...
[12/07 22:15:21    745s] Check Prerequisites...
[12/07 22:15:21    745s] Leaving CCOpt scope - CheckPlace...
[12/07 22:15:21    745s] OPERPROF: Starting checkPlace at level 1, MEM:2920.2M, EPOCH TIME: 1733627721.969211
[12/07 22:15:21    745s] Processing tracks to init pin-track alignment.
[12/07 22:15:21    745s] z: 2, totalTracks: 1
[12/07 22:15:21    745s] z: 4, totalTracks: 1
[12/07 22:15:21    745s] z: 6, totalTracks: 1
[12/07 22:15:21    745s] z: 8, totalTracks: 1
[12/07 22:15:21    745s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:15:22    745s] All LLGs are deleted
[12/07 22:15:22    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:22    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:22    745s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2920.2M, EPOCH TIME: 1733627722.025448
[12/07 22:15:22    745s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2920.2M, EPOCH TIME: 1733627722.025965
[12/07 22:15:22    745s] # Building torus_credit_D_W32 llgBox search-tree.
[12/07 22:15:22    745s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:15:22    745s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2920.2M, EPOCH TIME: 1733627722.028650
[12/07 22:15:22    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:22    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:22    745s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2920.2M, EPOCH TIME: 1733627722.031405
[12/07 22:15:22    745s] Max number of tech site patterns supported in site array is 256.
[12/07 22:15:22    745s] Core basic site is core
[12/07 22:15:22    745s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2920.2M, EPOCH TIME: 1733627722.034338
[12/07 22:15:22    745s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 22:15:22    745s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 22:15:22    745s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.197, REAL:0.197, MEM:2920.2M, EPOCH TIME: 1733627722.231651
[12/07 22:15:22    745s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 22:15:22    745s] SiteArray: use 31,911,936 bytes
[12/07 22:15:22    745s] SiteArray: current memory after site array memory allocation 2950.7M
[12/07 22:15:22    745s] SiteArray: FP blocked sites are writable
[12/07 22:15:22    745s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 22:15:22    745s] Atter site array init, number of instance map data is 0.
[12/07 22:15:22    745s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.320, REAL:0.321, MEM:2950.7M, EPOCH TIME: 1733627722.352318
[12/07 22:15:22    745s] 
[12/07 22:15:22    745s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:15:22    745s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.352, REAL:0.353, MEM:2950.7M, EPOCH TIME: 1733627722.381966
[12/07 22:15:22    745s] 
[12/07 22:15:22    745s] Begin checking placement ... (start mem=2920.2M, init mem=2950.7M)
[12/07 22:15:22    745s] Begin checking exclusive groups violation ...
[12/07 22:15:22    745s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 22:15:22    745s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 22:15:22    746s] 
[12/07 22:15:22    746s] Running CheckPlace using 1 thread in normal mode...
[12/07 22:15:23    746s] 
[12/07 22:15:23    746s] ...checkPlace normal is done!
[12/07 22:15:23    746s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2950.7M, EPOCH TIME: 1733627723.370347
[12/07 22:15:23    746s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.050, REAL:0.050, MEM:2950.7M, EPOCH TIME: 1733627723.420808
[12/07 22:15:23    746s] Region/Fence Violation:	1220
[12/07 22:15:23    746s] Not Placed on Placement Grid:	30
[12/07 22:15:23    746s] Row Orientation Violation:	137
[12/07 22:15:23    746s] Overlapping with other instance:	40793
[12/07 22:15:23    746s] Orientation Violation:	11020
[12/07 22:15:23    747s] *info: Placed = 106618        
[12/07 22:15:23    747s] *info: Unplaced = 0           
[12/07 22:15:23    747s] Placement Density:34.43%(770420/2237717)
[12/07 22:15:23    747s] Placement Density (including fixed std cells):34.43%(770420/2237717)
[12/07 22:15:23    747s] All LLGs are deleted
[12/07 22:15:23    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:108458).
[12/07 22:15:23    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:23    747s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2950.7M, EPOCH TIME: 1733627723.641257
[12/07 22:15:23    747s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2950.7M, EPOCH TIME: 1733627723.641797
[12/07 22:15:23    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:23    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:23    747s] Finished checkPlace (total: cpu=0:00:01.7, real=0:00:02.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=2950.7M)
[12/07 22:15:23    747s] OPERPROF: Finished checkPlace at level 1, CPU:1.678, REAL:1.682, MEM:2950.7M, EPOCH TIME: 1733627723.650773
[12/07 22:15:23    747s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[12/07 22:15:23    747s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/07 22:15:23    747s] Innovus will update I/O latencies
[12/07 22:15:23    747s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/07 22:15:23    747s] 
[12/07 22:15:23    747s] 
[12/07 22:15:23    747s] 
[12/07 22:15:23    747s] Check Prerequisites done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/07 22:15:23    747s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/07 22:15:23    747s] Info: 1 threads available for lower-level modules during optimization.
[12/07 22:15:23    747s] Executing ccopt post-processing.
[12/07 22:15:23    747s] Synthesizing clock trees with CCOpt...
[12/07 22:15:23    747s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:27.2/0:12:32.4 (1.0), mem = 2950.7M
[12/07 22:15:23    747s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 22:15:23    747s] CCOpt::Phase::PreparingToBalance...
[12/07 22:15:23    747s] Leaving CCOpt scope - Initializing power interface...
[12/07 22:15:23    747s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 22:15:23    747s] 
[12/07 22:15:23    747s] Positive (advancing) pin insertion delays
[12/07 22:15:23    747s] =========================================
[12/07 22:15:23    747s] 
[12/07 22:15:23    747s] Found 0 advancing pin insertion delay (0.000% of 58160 clock tree sinks)
[12/07 22:15:23    747s] 
[12/07 22:15:23    747s] Negative (delaying) pin insertion delays
[12/07 22:15:23    747s] ========================================
[12/07 22:15:23    747s] 
[12/07 22:15:23    747s] Found 0 delaying pin insertion delay (0.000% of 58160 clock tree sinks)
[12/07 22:15:23    747s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/07 22:15:23    747s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/07 22:15:23    747s] The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/07 22:15:23    747s] The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/07 22:15:23    747s] Notify start of optimization...
[12/07 22:15:23    747s] Notify start of optimization done.
[12/07 22:15:23    747s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/07 22:15:23    747s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2950.7M, EPOCH TIME: 1733627723.885658
[12/07 22:15:23    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:23    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:23    747s] All LLGs are deleted
[12/07 22:15:23    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:23    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:23    747s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2950.7M, EPOCH TIME: 1733627723.885760
[12/07 22:15:23    747s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2950.7M, EPOCH TIME: 1733627723.885796
[12/07 22:15:23    747s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:2908.7M, EPOCH TIME: 1733627723.892065
[12/07 22:15:24    747s] ### Creating LA Mngr. totSessionCpu=0:12:28 mem=2908.7M
[12/07 22:15:24    747s] 
[12/07 22:15:24    747s] Trim Metal Layers:
[12/07 22:15:24    747s] LayerId::1 widthSet size::4
[12/07 22:15:24    747s] LayerId::2 widthSet size::4
[12/07 22:15:24    747s] LayerId::3 widthSet size::4
[12/07 22:15:24    747s] LayerId::4 widthSet size::4
[12/07 22:15:24    747s] LayerId::5 widthSet size::4
[12/07 22:15:24    747s] LayerId::6 widthSet size::4
[12/07 22:15:24    747s] LayerId::7 widthSet size::4
[12/07 22:15:24    747s] LayerId::8 widthSet size::4
[12/07 22:15:24    747s] LayerId::9 widthSet size::4
[12/07 22:15:24    747s] LayerId::10 widthSet size::2
[12/07 22:15:24    747s] Updating RC grid for preRoute extraction ...
[12/07 22:15:24    747s] eee: pegSigSF::1.070000
[12/07 22:15:24    747s] Initializing multi-corner capacitance tables ... 
[12/07 22:15:24    747s] Initializing multi-corner resistance tables ...
[12/07 22:15:24    747s] eee: l::1 avDens::0.110517 usedTrk::70004.888911 availTrk::633429.661145 sigTrk::70004.888911
[12/07 22:15:24    747s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:15:24    747s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:15:24    747s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:15:24    747s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 22:15:24    747s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 22:15:24    747s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:15:24    747s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:15:24    747s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:15:24    747s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:15:24    747s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:15:24    747s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 22:15:24    747s] ### Creating LA Mngr, finished. totSessionCpu=0:12:28 mem=2900.7M
[12/07 22:15:24    747s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2900.67 MB )
[12/07 22:15:24    747s] (I)      ==================== Layers =====================
[12/07 22:15:24    747s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:15:24    747s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:15:24    747s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:15:24    747s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:15:24    747s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:15:24    747s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:15:24    747s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:15:24    747s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:15:24    747s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:15:24    747s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:15:24    747s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:15:24    747s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:15:24    747s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:15:24    747s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:15:24    747s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:15:24    747s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:15:24    747s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:15:24    747s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:15:24    747s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:15:24    747s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:15:24    747s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:15:24    747s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:15:24    747s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:15:24    747s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:15:24    747s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:15:24    747s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:15:24    747s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:15:24    747s] (I)      Started Import and model ( Curr Mem: 2900.67 MB )
[12/07 22:15:24    747s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:15:24    748s] (I)      == Non-default Options ==
[12/07 22:15:24    748s] (I)      Maximum routing layer                              : 10
[12/07 22:15:24    748s] (I)      Number of threads                                  : 1
[12/07 22:15:24    748s] (I)      Method to set GCell size                           : row
[12/07 22:15:24    748s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:15:24    748s] (I)      Use row-based GCell size
[12/07 22:15:24    748s] (I)      Use row-based GCell align
[12/07 22:15:24    748s] (I)      layer 0 area = 168000
[12/07 22:15:24    748s] (I)      layer 1 area = 208000
[12/07 22:15:24    748s] (I)      layer 2 area = 208000
[12/07 22:15:24    748s] (I)      layer 3 area = 208000
[12/07 22:15:24    748s] (I)      layer 4 area = 208000
[12/07 22:15:24    748s] (I)      layer 5 area = 208000
[12/07 22:15:24    748s] (I)      layer 6 area = 208000
[12/07 22:15:24    748s] (I)      layer 7 area = 2259999
[12/07 22:15:24    748s] (I)      layer 8 area = 2259999
[12/07 22:15:24    748s] (I)      layer 9 area = 0
[12/07 22:15:24    748s] (I)      GCell unit size   : 3600
[12/07 22:15:24    748s] (I)      GCell multiplier  : 1
[12/07 22:15:24    748s] (I)      GCell row height  : 3600
[12/07 22:15:24    748s] (I)      Actual row height : 3600
[12/07 22:15:24    748s] (I)      GCell align ref   : 4000 4000
[12/07 22:15:24    748s] [NR-eGR] Track table information for default rule: 
[12/07 22:15:24    748s] [NR-eGR] M1 has single uniform track structure
[12/07 22:15:24    748s] [NR-eGR] M2 has single uniform track structure
[12/07 22:15:24    748s] [NR-eGR] M3 has single uniform track structure
[12/07 22:15:24    748s] [NR-eGR] M4 has single uniform track structure
[12/07 22:15:24    748s] [NR-eGR] M5 has single uniform track structure
[12/07 22:15:24    748s] [NR-eGR] M6 has single uniform track structure
[12/07 22:15:24    748s] [NR-eGR] M7 has single uniform track structure
[12/07 22:15:24    748s] [NR-eGR] M8 has single uniform track structure
[12/07 22:15:24    748s] [NR-eGR] M9 has single uniform track structure
[12/07 22:15:24    748s] [NR-eGR] AP has single uniform track structure
[12/07 22:15:24    748s] (I)      ================== Default via ==================
[12/07 22:15:24    748s] (I)      +---+--------------------+----------------------+
[12/07 22:15:24    748s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 22:15:24    748s] (I)      +---+--------------------+----------------------+
[12/07 22:15:24    748s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 22:15:24    748s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 22:15:24    748s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 22:15:24    748s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 22:15:24    748s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 22:15:24    748s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 22:15:24    748s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 22:15:24    748s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 22:15:24    748s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 22:15:24    748s] (I)      +---+--------------------+----------------------+
[12/07 22:15:24    748s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:15:25    748s] [NR-eGR] Read 2100180 PG shapes
[12/07 22:15:25    748s] [NR-eGR] Read 0 clock shapes
[12/07 22:15:25    748s] [NR-eGR] Read 0 other shapes
[12/07 22:15:25    748s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:15:25    748s] [NR-eGR] #Instance Blockages : 3784
[12/07 22:15:25    748s] [NR-eGR] #PG Blockages       : 2100180
[12/07 22:15:25    748s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:15:25    748s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:15:25    748s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:15:25    748s] [NR-eGR] #Other Blockages    : 0
[12/07 22:15:25    748s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:15:25    748s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 22:15:25    748s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/07 22:15:25    748s] (I)      early_global_route_priority property id does not exist.
[12/07 22:15:25    748s] (I)      Read Num Blocks=2103964  Num Prerouted Wires=0  Num CS=0
[12/07 22:15:25    748s] (I)      Layer 1 (V) : #blockages 501320 : #preroutes 0
[12/07 22:15:25    748s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 22:15:25    748s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 22:15:25    748s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 22:15:25    748s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 22:15:25    748s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 22:15:25    748s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 22:15:25    748s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:15:25    748s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:15:25    749s] (I)      Number of ignored nets                =      0
[12/07 22:15:25    749s] (I)      Number of connected nets              =      0
[12/07 22:15:25    749s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 22:15:25    749s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 22:15:25    749s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:15:25    749s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:15:25    749s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:15:25    749s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:15:25    749s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:15:25    749s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:15:25    749s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:15:25    749s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 22:15:25    749s] (I)      Ndr track 0 does not exist
[12/07 22:15:25    749s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:15:25    749s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:15:25    749s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:15:25    749s] (I)      Site width          :   400  (dbu)
[12/07 22:15:25    749s] (I)      Row height          :  3600  (dbu)
[12/07 22:15:25    749s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:15:25    749s] (I)      GCell width         :  3600  (dbu)
[12/07 22:15:25    749s] (I)      GCell height        :  3600  (dbu)
[12/07 22:15:25    749s] (I)      Grid                :   834   834    10
[12/07 22:15:25    749s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:15:25    749s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 22:15:25    749s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 22:15:25    749s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:15:25    749s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:15:25    749s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:15:25    749s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:15:25    749s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:15:25    749s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 22:15:25    749s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:15:25    749s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:15:25    749s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:15:25    749s] (I)      --------------------------------------------------------
[12/07 22:15:25    749s] 
[12/07 22:15:25    749s] [NR-eGR] ============ Routing rule table ============
[12/07 22:15:25    749s] [NR-eGR] Rule id: 0  Nets: 107856
[12/07 22:15:25    749s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 22:15:25    749s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:15:25    749s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 22:15:25    749s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:15:25    749s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:15:25    749s] [NR-eGR] ========================================
[12/07 22:15:25    749s] [NR-eGR] 
[12/07 22:15:25    749s] (I)      =============== Blocked Tracks ===============
[12/07 22:15:25    749s] (I)      +-------+---------+----------+---------------+
[12/07 22:15:25    749s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:15:25    749s] (I)      +-------+---------+----------+---------------+
[12/07 22:15:25    749s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:15:25    749s] (I)      |     2 | 6255000 |  1882954 |        30.10% |
[12/07 22:15:25    749s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 22:15:25    749s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 22:15:25    749s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 22:15:25    749s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 22:15:25    749s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 22:15:25    749s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 22:15:25    749s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 22:15:25    749s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 22:15:25    749s] (I)      +-------+---------+----------+---------------+
[12/07 22:15:25    749s] (I)      Finished Import and model ( CPU: 1.32 sec, Real: 1.32 sec, Curr Mem: 3104.95 MB )
[12/07 22:15:25    749s] (I)      Reset routing kernel
[12/07 22:15:25    749s] (I)      Started Global Routing ( Curr Mem: 3104.95 MB )
[12/07 22:15:25    749s] (I)      totalPins=463000  totalGlobalPin=451126 (97.44%)
[12/07 22:15:25    749s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 22:15:25    749s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 22:15:25    749s] (I)      
[12/07 22:15:25    749s] (I)      ============  Phase 1a Route ============
[12/07 22:15:25    749s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:15:25    749s] (I)      Usage: 207071 = (9833 H, 197238 V) = (0.16% H, 12.61% V) = (1.770e+04um H, 3.550e+05um V)
[12/07 22:15:25    749s] (I)      
[12/07 22:15:25    749s] (I)      ============  Phase 1b Route ============
[12/07 22:15:25    749s] (I)      Usage: 207075 = (9837 H, 197238 V) = (0.16% H, 12.61% V) = (1.771e+04um H, 3.550e+05um V)
[12/07 22:15:25    749s] (I)      Overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 3.727350e+05um
[12/07 22:15:25    749s] (I)      
[12/07 22:15:25    749s] (I)      ============  Phase 1c Route ============
[12/07 22:15:25    749s] (I)      Level2 Grid: 167 x 167
[12/07 22:15:25    749s] (I)      Usage: 207097 = (9859 H, 197238 V) = (0.16% H, 12.61% V) = (1.775e+04um H, 3.550e+05um V)
[12/07 22:15:25    749s] (I)      
[12/07 22:15:25    749s] (I)      ============  Phase 1d Route ============
[12/07 22:15:25    749s] (I)      Usage: 207097 = (9859 H, 197238 V) = (0.16% H, 12.61% V) = (1.775e+04um H, 3.550e+05um V)
[12/07 22:15:25    749s] (I)      
[12/07 22:15:25    749s] (I)      ============  Phase 1e Route ============
[12/07 22:15:25    749s] (I)      Usage: 207097 = (9859 H, 197238 V) = (0.16% H, 12.61% V) = (1.775e+04um H, 3.550e+05um V)
[12/07 22:15:25    749s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.727746e+05um
[12/07 22:15:25    749s] (I)      
[12/07 22:15:25    749s] (I)      ============  Phase 1l Route ============
[12/07 22:15:26    749s] (I)      total 2D Cap : 34340041 = (17412463 H, 16927578 V)
[12/07 22:15:26    749s] [NR-eGR] Layer group 2: route 107264 net(s) in layer range [2, 10]
[12/07 22:15:26    749s] (I)      
[12/07 22:15:26    749s] (I)      ============  Phase 1a Route ============
[12/07 22:15:26    750s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:15:26    750s] (I)      Usage: 3057584 = (1520793 H, 1536791 V) = (8.73% H, 9.08% V) = (2.737e+06um H, 2.766e+06um V)
[12/07 22:15:26    750s] (I)      
[12/07 22:15:26    750s] (I)      ============  Phase 1b Route ============
[12/07 22:15:27    750s] (I)      Usage: 3065438 = (1525592 H, 1539846 V) = (8.76% H, 9.10% V) = (2.746e+06um H, 2.772e+06um V)
[12/07 22:15:27    750s] (I)      Overflow of layer group 2: 0.62% H + 0.98% V. EstWL: 5.517788e+06um
[12/07 22:15:27    750s] (I)      Congestion metric : 0.62%H 0.98%V, 1.60%HV
[12/07 22:15:27    750s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 22:15:27    750s] (I)      
[12/07 22:15:27    750s] (I)      ============  Phase 1c Route ============
[12/07 22:15:27    750s] (I)      Level2 Grid: 167 x 167
[12/07 22:15:27    751s] (I)      Usage: 3065455 = (1525599 H, 1539856 V) = (8.76% H, 9.10% V) = (2.746e+06um H, 2.772e+06um V)
[12/07 22:15:27    751s] (I)      
[12/07 22:15:27    751s] (I)      ============  Phase 1d Route ============
[12/07 22:15:29    753s] (I)      Usage: 3075959 = (1531873 H, 1544086 V) = (8.80% H, 9.12% V) = (2.757e+06um H, 2.779e+06um V)
[12/07 22:15:29    753s] (I)      
[12/07 22:15:29    753s] (I)      ============  Phase 1e Route ============
[12/07 22:15:29    753s] (I)      Usage: 3075959 = (1531873 H, 1544086 V) = (8.80% H, 9.12% V) = (2.757e+06um H, 2.779e+06um V)
[12/07 22:15:29    753s] [NR-eGR] Early Global Route overflow of layer group 2: 0.55% H + 0.80% V. EstWL: 5.536726e+06um
[12/07 22:15:29    753s] (I)      
[12/07 22:15:29    753s] (I)      ============  Phase 1l Route ============
[12/07 22:15:31    755s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 22:15:31    755s] (I)      Layer  2:    5556216    732946     11985       64899     6187599    ( 1.04%) 
[12/07 22:15:31    755s] (I)      Layer  3:    5717469    807980      4834           0     6252498    ( 0.00%) 
[12/07 22:15:31    755s] (I)      Layer  4:    5655432    582179      1610           0     6252498    ( 0.00%) 
[12/07 22:15:31    755s] (I)      Layer  5:    4127728    199965      3717           0     6252498    ( 0.00%) 
[12/07 22:15:31    755s] (I)      Layer  6:    4332235    274004      6926           0     6252498    ( 0.00%) 
[12/07 22:15:31    755s] (I)      Layer  7:    6246667    631183       707           0     6252498    ( 0.00%) 
[12/07 22:15:31    755s] (I)      Layer  8:    1561875    251368        61           0     1563124    ( 0.00%) 
[12/07 22:15:31    755s] (I)      Layer  9:    1561875     31168         0           0     1563124    ( 0.00%) 
[12/07 22:15:31    755s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 22:15:31    755s] (I)      Total:      34951087   3510793     29840      204227    40629392    ( 0.50%) 
[12/07 22:15:31    755s] (I)      
[12/07 22:15:31    755s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 22:15:31    755s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/07 22:15:31    755s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/07 22:15:31    755s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/07 22:15:31    755s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 22:15:31    755s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:15:31    755s] [NR-eGR]      M2 ( 2)      5553( 0.81%)       341( 0.05%)        14( 0.00%)   ( 0.86%) 
[12/07 22:15:31    755s] [NR-eGR]      M3 ( 3)      2841( 0.41%)        70( 0.01%)         0( 0.00%)   ( 0.42%) 
[12/07 22:15:31    755s] [NR-eGR]      M4 ( 4)      1137( 0.16%)         4( 0.00%)         0( 0.00%)   ( 0.16%) 
[12/07 22:15:31    755s] [NR-eGR]      M5 ( 5)      2965( 0.43%)         2( 0.00%)         0( 0.00%)   ( 0.43%) 
[12/07 22:15:31    755s] [NR-eGR]      M6 ( 6)      4683( 0.67%)        18( 0.00%)         0( 0.00%)   ( 0.68%) 
[12/07 22:15:31    755s] [NR-eGR]      M7 ( 7)       470( 0.07%)         4( 0.00%)         2( 0.00%)   ( 0.07%) 
[12/07 22:15:31    755s] [NR-eGR]      M8 ( 8)        57( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/07 22:15:31    755s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:15:31    755s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:15:31    755s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 22:15:31    755s] [NR-eGR]        Total     17706( 0.31%)       439( 0.01%)        16( 0.00%)   ( 0.32%) 
[12/07 22:15:31    755s] [NR-eGR] 
[12/07 22:15:31    755s] (I)      Finished Global Routing ( CPU: 6.06 sec, Real: 6.07 sec, Curr Mem: 3176.95 MB )
[12/07 22:15:31    755s] (I)      total 2D Cap : 35026632 = (17696835 H, 17329797 V)
[12/07 22:15:31    755s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.11% V
[12/07 22:15:31    755s] (I)      ============= Track Assignment ============
[12/07 22:15:31    755s] (I)      Started Track Assignment (1T) ( Curr Mem: 3176.95 MB )
[12/07 22:15:31    755s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 22:15:32    755s] (I)      Run Multi-thread track assignment
[12/07 22:15:34    757s] (I)      Finished Track Assignment (1T) ( CPU: 2.19 sec, Real: 2.20 sec, Curr Mem: 3176.95 MB )
[12/07 22:15:34    757s] (I)      Started Export ( Curr Mem: 3176.95 MB )
[12/07 22:15:34    758s] [NR-eGR]             Length (um)     Vias 
[12/07 22:15:34    758s] [NR-eGR] ---------------------------------
[12/07 22:15:34    758s] [NR-eGR]  M1  (1H)             0   462416 
[12/07 22:15:34    758s] [NR-eGR]  M2  (2V)        985226   740266 
[12/07 22:15:34    758s] [NR-eGR]  M3  (3H)       1375445   153931 
[12/07 22:15:34    758s] [NR-eGR]  M4  (4V)        956992    85046 
[12/07 22:15:34    758s] [NR-eGR]  M5  (5H)        286175    54078 
[12/07 22:15:34    758s] [NR-eGR]  M6  (6V)        452933    52058 
[12/07 22:15:34    758s] [NR-eGR]  M7  (7H)       1110617     5720 
[12/07 22:15:34    758s] [NR-eGR]  M8  (8V)        451975      951 
[12/07 22:15:34    758s] [NR-eGR]  M9  (9H)         56127        0 
[12/07 22:15:34    758s] [NR-eGR]  AP  (10V)            0        0 
[12/07 22:15:34    758s] [NR-eGR] ---------------------------------
[12/07 22:15:34    758s] [NR-eGR]      Total      5675490  1554466 
[12/07 22:15:34    758s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:15:34    758s] [NR-eGR] Total half perimeter of net bounding box: 4505108um
[12/07 22:15:34    758s] [NR-eGR] Total length: 5675490um, number of vias: 1554466
[12/07 22:15:34    758s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:15:34    758s] [NR-eGR] Total eGR-routed clock nets wire length: 180326um, number of vias: 170390
[12/07 22:15:34    758s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:15:35    758s] (I)      Finished Export ( CPU: 0.96 sec, Real: 0.96 sec, Curr Mem: 3176.95 MB )
[12/07 22:15:35    758s] [NR-eGR] Finished Early Global Route kernel ( CPU: 10.83 sec, Real: 10.85 sec, Curr Mem: 3137.95 MB )
[12/07 22:15:35    758s] (I)      ========================================= Runtime Summary =========================================
[12/07 22:15:35    758s] (I)       Step                                              %       Start      Finish       Real        CPU 
[12/07 22:15:35    758s] (I)      ---------------------------------------------------------------------------------------------------
[12/07 22:15:35    758s] (I)       Early Global Route kernel                   100.00%  366.98 sec  377.83 sec  10.85 sec  10.83 sec 
[12/07 22:15:35    758s] (I)       +-Import and model                           12.16%  366.98 sec  368.30 sec   1.32 sec   1.32 sec 
[12/07 22:15:35    758s] (I)       | +-Create place DB                           3.94%  366.98 sec  367.41 sec   0.43 sec   0.43 sec 
[12/07 22:15:35    758s] (I)       | | +-Import place data                       3.94%  366.98 sec  367.41 sec   0.43 sec   0.43 sec 
[12/07 22:15:35    758s] (I)       | | | +-Read instances and placement          0.95%  366.98 sec  367.09 sec   0.10 sec   0.10 sec 
[12/07 22:15:35    758s] (I)       | | | +-Read nets                             2.98%  367.09 sec  367.41 sec   0.32 sec   0.32 sec 
[12/07 22:15:35    758s] (I)       | +-Create route DB                           7.49%  367.41 sec  368.22 sec   0.81 sec   0.81 sec 
[12/07 22:15:35    758s] (I)       | | +-Import route data (1T)                  7.49%  367.41 sec  368.22 sec   0.81 sec   0.81 sec 
[12/07 22:15:35    758s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.10%  367.44 sec  367.67 sec   0.23 sec   0.23 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Read routing blockages              0.00%  367.44 sec  367.44 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Read instance blockages             0.17%  367.45 sec  367.46 sec   0.02 sec   0.02 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Read PG blockages                   1.91%  367.46 sec  367.67 sec   0.21 sec   0.21 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Read clock blockages                0.00%  367.67 sec  367.67 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Read other blockages                0.00%  367.67 sec  367.67 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Read halo blockages                 0.02%  367.67 sec  367.67 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Read boundary cut boxes             0.00%  367.67 sec  367.67 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | | +-Read blackboxes                       0.00%  367.67 sec  367.67 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | | +-Read prerouted                        0.03%  367.67 sec  367.68 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | | +-Read unlegalized nets                 0.18%  367.68 sec  367.70 sec   0.02 sec   0.02 sec 
[12/07 22:15:35    758s] (I)       | | | +-Read nets                             0.34%  367.70 sec  367.73 sec   0.04 sec   0.04 sec 
[12/07 22:15:35    758s] (I)       | | | +-Set up via pillars                    0.01%  367.74 sec  367.74 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | | +-Initialize 3D grid graph              0.14%  367.75 sec  367.77 sec   0.02 sec   0.02 sec 
[12/07 22:15:35    758s] (I)       | | | +-Model blockage capacity               4.14%  367.77 sec  368.22 sec   0.45 sec   0.45 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Initialize 3D capacity              3.92%  367.77 sec  368.19 sec   0.43 sec   0.42 sec 
[12/07 22:15:35    758s] (I)       | +-Read aux data                             0.00%  368.23 sec  368.23 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | +-Others data preparation                   0.10%  368.23 sec  368.24 sec   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)       | +-Create route kernel                       0.48%  368.24 sec  368.29 sec   0.05 sec   0.05 sec 
[12/07 22:15:35    758s] (I)       +-Global Routing                             55.96%  368.30 sec  374.38 sec   6.07 sec   6.06 sec 
[12/07 22:15:35    758s] (I)       | +-Initialization                            0.57%  368.30 sec  368.37 sec   0.06 sec   0.06 sec 
[12/07 22:15:35    758s] (I)       | +-Net group 1                               1.34%  368.37 sec  368.52 sec   0.15 sec   0.15 sec 
[12/07 22:15:35    758s] (I)       | | +-Generate topology                       0.00%  368.37 sec  368.37 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1a                                0.23%  368.40 sec  368.42 sec   0.03 sec   0.03 sec 
[12/07 22:15:35    758s] (I)       | | | +-Pattern routing (1T)                  0.13%  368.40 sec  368.41 sec   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.10%  368.41 sec  368.42 sec   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1b                                0.09%  368.42 sec  368.43 sec   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)       | | | +-Monotonic routing (1T)                0.07%  368.42 sec  368.43 sec   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1c                                0.21%  368.43 sec  368.46 sec   0.02 sec   0.02 sec 
[12/07 22:15:35    758s] (I)       | | | +-Two level Routing                     0.21%  368.43 sec  368.46 sec   0.02 sec   0.02 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  368.44 sec  368.45 sec   0.02 sec   0.01 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  368.45 sec  368.46 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1d                                0.07%  368.46 sec  368.47 sec   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)       | | | +-Detoured routing (1T)                 0.07%  368.46 sec  368.47 sec   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1e                                0.02%  368.47 sec  368.47 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | | +-Route legalization                    0.00%  368.47 sec  368.47 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1l                                0.45%  368.47 sec  368.52 sec   0.05 sec   0.05 sec 
[12/07 22:15:35    758s] (I)       | | | +-Layer assignment (1T)                 0.45%  368.47 sec  368.52 sec   0.05 sec   0.05 sec 
[12/07 22:15:35    758s] (I)       | +-Net group 2                              52.62%  368.52 sec  374.22 sec   5.71 sec   5.70 sec 
[12/07 22:15:35    758s] (I)       | | +-Generate topology                       1.93%  368.52 sec  368.73 sec   0.21 sec   0.21 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1a                                6.81%  368.80 sec  369.54 sec   0.74 sec   0.74 sec 
[12/07 22:15:35    758s] (I)       | | | +-Pattern routing (1T)                  5.33%  368.80 sec  369.38 sec   0.58 sec   0.58 sec 
[12/07 22:15:35    758s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.95%  369.39 sec  369.49 sec   0.10 sec   0.10 sec 
[12/07 22:15:35    758s] (I)       | | | +-Add via demand to 2D                  0.50%  369.49 sec  369.54 sec   0.05 sec   0.05 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1b                                5.98%  369.54 sec  370.19 sec   0.65 sec   0.65 sec 
[12/07 22:15:35    758s] (I)       | | | +-Monotonic routing (1T)                5.95%  369.54 sec  370.19 sec   0.64 sec   0.64 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1c                                1.66%  370.19 sec  370.37 sec   0.18 sec   0.18 sec 
[12/07 22:15:35    758s] (I)       | | | +-Two level Routing                     1.66%  370.19 sec  370.37 sec   0.18 sec   0.18 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Two Level Routing (Regular)         1.51%  370.20 sec  370.36 sec   0.16 sec   0.16 sec 
[12/07 22:15:35    758s] (I)       | | | | +-Two Level Routing (Strong)          0.11%  370.36 sec  370.37 sec   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1d                               17.80%  370.37 sec  372.30 sec   1.93 sec   1.93 sec 
[12/07 22:15:35    758s] (I)       | | | +-Detoured routing (1T)                17.80%  370.37 sec  372.30 sec   1.93 sec   1.93 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1e                                0.02%  372.30 sec  372.31 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | | +-Route legalization                    0.00%  372.30 sec  372.30 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       | | +-Phase 1l                               17.68%  372.31 sec  374.22 sec   1.92 sec   1.91 sec 
[12/07 22:15:35    758s] (I)       | | | +-Layer assignment (1T)                17.15%  372.36 sec  374.22 sec   1.86 sec   1.86 sec 
[12/07 22:15:35    758s] (I)       | +-Clean cong LA                             0.00%  374.22 sec  374.22 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       +-Export 3D cong map                          1.88%  374.38 sec  374.58 sec   0.20 sec   0.20 sec 
[12/07 22:15:35    758s] (I)       | +-Export 2D cong map                        0.15%  374.56 sec  374.58 sec   0.02 sec   0.02 sec 
[12/07 22:15:35    758s] (I)       +-Extract Global 3D Wires                     0.47%  374.58 sec  374.63 sec   0.05 sec   0.05 sec 
[12/07 22:15:35    758s] (I)       +-Track Assignment (1T)                      20.23%  374.63 sec  376.83 sec   2.20 sec   2.19 sec 
[12/07 22:15:35    758s] (I)       | +-Initialization                            0.05%  374.63 sec  374.64 sec   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)       | +-Track Assignment Kernel                  19.92%  374.64 sec  376.80 sec   2.16 sec   2.16 sec 
[12/07 22:15:35    758s] (I)       | +-Free Memory                               0.00%  376.83 sec  376.83 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       +-Export                                      8.88%  376.83 sec  377.79 sec   0.96 sec   0.96 sec 
[12/07 22:15:35    758s] (I)       | +-Export DB wires                           5.23%  376.83 sec  377.40 sec   0.57 sec   0.57 sec 
[12/07 22:15:35    758s] (I)       | | +-Export all nets                         4.03%  376.86 sec  377.29 sec   0.44 sec   0.44 sec 
[12/07 22:15:35    758s] (I)       | | +-Set wire vias                           0.95%  377.29 sec  377.40 sec   0.10 sec   0.10 sec 
[12/07 22:15:35    758s] (I)       | +-Report wirelength                         1.76%  377.40 sec  377.59 sec   0.19 sec   0.19 sec 
[12/07 22:15:35    758s] (I)       | +-Update net boxes                          1.88%  377.59 sec  377.79 sec   0.20 sec   0.20 sec 
[12/07 22:15:35    758s] (I)       | +-Update timing                             0.00%  377.79 sec  377.79 sec   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)       +-Postprocess design                          0.05%  377.79 sec  377.80 sec   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)      ======================== Summary by functions =========================
[12/07 22:15:35    758s] (I)       Lv  Step                                      %       Real        CPU 
[12/07 22:15:35    758s] (I)      -----------------------------------------------------------------------
[12/07 22:15:35    758s] (I)        0  Early Global Route kernel           100.00%  10.85 sec  10.83 sec 
[12/07 22:15:35    758s] (I)        1  Global Routing                       55.96%   6.07 sec   6.06 sec 
[12/07 22:15:35    758s] (I)        1  Track Assignment (1T)                20.23%   2.20 sec   2.19 sec 
[12/07 22:15:35    758s] (I)        1  Import and model                     12.16%   1.32 sec   1.32 sec 
[12/07 22:15:35    758s] (I)        1  Export                                8.88%   0.96 sec   0.96 sec 
[12/07 22:15:35    758s] (I)        1  Export 3D cong map                    1.88%   0.20 sec   0.20 sec 
[12/07 22:15:35    758s] (I)        1  Extract Global 3D Wires               0.47%   0.05 sec   0.05 sec 
[12/07 22:15:35    758s] (I)        1  Postprocess design                    0.05%   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)        2  Net group 2                          52.62%   5.71 sec   5.70 sec 
[12/07 22:15:35    758s] (I)        2  Track Assignment Kernel              19.92%   2.16 sec   2.16 sec 
[12/07 22:15:35    758s] (I)        2  Create route DB                       7.49%   0.81 sec   0.81 sec 
[12/07 22:15:35    758s] (I)        2  Export DB wires                       5.23%   0.57 sec   0.57 sec 
[12/07 22:15:35    758s] (I)        2  Create place DB                       3.94%   0.43 sec   0.43 sec 
[12/07 22:15:35    758s] (I)        2  Update net boxes                      1.88%   0.20 sec   0.20 sec 
[12/07 22:15:35    758s] (I)        2  Report wirelength                     1.76%   0.19 sec   0.19 sec 
[12/07 22:15:35    758s] (I)        2  Net group 1                           1.34%   0.15 sec   0.15 sec 
[12/07 22:15:35    758s] (I)        2  Initialization                        0.63%   0.07 sec   0.07 sec 
[12/07 22:15:35    758s] (I)        2  Create route kernel                   0.48%   0.05 sec   0.05 sec 
[12/07 22:15:35    758s] (I)        2  Export 2D cong map                    0.15%   0.02 sec   0.02 sec 
[12/07 22:15:35    758s] (I)        2  Others data preparation               0.10%   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)        2  Free Memory                           0.00%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        2  Clean cong LA                         0.00%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        2  Update timing                         0.00%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        2  Read aux data                         0.00%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        3  Phase 1l                             18.13%   1.97 sec   1.96 sec 
[12/07 22:15:35    758s] (I)        3  Phase 1d                             17.87%   1.94 sec   1.94 sec 
[12/07 22:15:35    758s] (I)        3  Import route data (1T)                7.49%   0.81 sec   0.81 sec 
[12/07 22:15:35    758s] (I)        3  Phase 1a                              7.04%   0.76 sec   0.76 sec 
[12/07 22:15:35    758s] (I)        3  Phase 1b                              6.07%   0.66 sec   0.66 sec 
[12/07 22:15:35    758s] (I)        3  Export all nets                       4.03%   0.44 sec   0.44 sec 
[12/07 22:15:35    758s] (I)        3  Import place data                     3.94%   0.43 sec   0.43 sec 
[12/07 22:15:35    758s] (I)        3  Generate topology                     1.93%   0.21 sec   0.21 sec 
[12/07 22:15:35    758s] (I)        3  Phase 1c                              1.88%   0.20 sec   0.20 sec 
[12/07 22:15:35    758s] (I)        3  Set wire vias                         0.95%   0.10 sec   0.10 sec 
[12/07 22:15:35    758s] (I)        3  Phase 1e                              0.04%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        4  Detoured routing (1T)                17.87%   1.94 sec   1.94 sec 
[12/07 22:15:35    758s] (I)        4  Layer assignment (1T)                17.60%   1.91 sec   1.91 sec 
[12/07 22:15:35    758s] (I)        4  Monotonic routing (1T)                6.02%   0.65 sec   0.65 sec 
[12/07 22:15:35    758s] (I)        4  Pattern routing (1T)                  5.46%   0.59 sec   0.59 sec 
[12/07 22:15:35    758s] (I)        4  Model blockage capacity               4.14%   0.45 sec   0.45 sec 
[12/07 22:15:35    758s] (I)        4  Read nets                             3.32%   0.36 sec   0.36 sec 
[12/07 22:15:35    758s] (I)        4  Read blockages ( Layer 2-10 )         2.10%   0.23 sec   0.23 sec 
[12/07 22:15:35    758s] (I)        4  Two level Routing                     1.88%   0.20 sec   0.20 sec 
[12/07 22:15:35    758s] (I)        4  Pattern Routing Avoiding Blockages    1.05%   0.11 sec   0.11 sec 
[12/07 22:15:35    758s] (I)        4  Read instances and placement          0.95%   0.10 sec   0.10 sec 
[12/07 22:15:35    758s] (I)        4  Add via demand to 2D                  0.50%   0.05 sec   0.05 sec 
[12/07 22:15:35    758s] (I)        4  Read unlegalized nets                 0.18%   0.02 sec   0.02 sec 
[12/07 22:15:35    758s] (I)        4  Initialize 3D grid graph              0.14%   0.02 sec   0.02 sec 
[12/07 22:15:35    758s] (I)        4  Read prerouted                        0.03%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        4  Set up via pillars                    0.01%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        4  Read blackboxes                       0.00%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        4  Route legalization                    0.00%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        5  Initialize 3D capacity                3.92%   0.43 sec   0.42 sec 
[12/07 22:15:35    758s] (I)        5  Read PG blockages                     1.91%   0.21 sec   0.21 sec 
[12/07 22:15:35    758s] (I)        5  Two Level Routing (Regular)           1.65%   0.18 sec   0.18 sec 
[12/07 22:15:35    758s] (I)        5  Read instance blockages               0.17%   0.02 sec   0.02 sec 
[12/07 22:15:35    758s] (I)        5  Two Level Routing (Strong)            0.14%   0.01 sec   0.01 sec 
[12/07 22:15:35    758s] (I)        5  Read halo blockages                   0.02%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        5  Read clock blockages                  0.00%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        5  Read other blockages                  0.00%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        5  Read routing blockages                0.00%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] (I)        5  Read boundary cut boxes               0.00%   0.00 sec   0.00 sec 
[12/07 22:15:35    758s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:11.3 real=0:00:11.3)
[12/07 22:15:35    758s] Legalization setup...
[12/07 22:15:35    758s] Using cell based legalization.
[12/07 22:15:35    758s] Initializing placement interface...
[12/07 22:15:35    758s]   Use check_library -place or consult logv if problems occur.
[12/07 22:15:35    758s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 22:15:35    758s] OPERPROF: Starting DPlace-Init at level 1, MEM:2969.9M, EPOCH TIME: 1733627735.241314
[12/07 22:15:35    758s] Processing tracks to init pin-track alignment.
[12/07 22:15:35    758s] z: 2, totalTracks: 1
[12/07 22:15:35    758s] z: 4, totalTracks: 1
[12/07 22:15:35    758s] z: 6, totalTracks: 1
[12/07 22:15:35    758s] z: 8, totalTracks: 1
[12/07 22:15:35    758s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:15:35    758s] All LLGs are deleted
[12/07 22:15:35    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:35    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:35    758s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2969.9M, EPOCH TIME: 1733627735.292562
[12/07 22:15:35    758s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2969.9M, EPOCH TIME: 1733627735.292962
[12/07 22:15:35    758s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:15:35    758s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2969.9M, EPOCH TIME: 1733627735.316213
[12/07 22:15:35    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:35    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:35    758s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2969.9M, EPOCH TIME: 1733627735.318903
[12/07 22:15:35    758s] Max number of tech site patterns supported in site array is 256.
[12/07 22:15:35    758s] Core basic site is core
[12/07 22:15:35    758s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:15:35    758s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2969.9M, EPOCH TIME: 1733627735.339479
[12/07 22:15:35    758s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 22:15:35    758s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 22:15:35    758s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.186, REAL:0.187, MEM:2969.9M, EPOCH TIME: 1733627735.526367
[12/07 22:15:35    758s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 22:15:35    758s] SiteArray: use 31,911,936 bytes
[12/07 22:15:35    758s] SiteArray: current memory after site array memory allocation 2969.9M
[12/07 22:15:35    758s] SiteArray: FP blocked sites are writable
[12/07 22:15:35    759s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 22:15:35    759s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2969.9M, EPOCH TIME: 1733627735.598774
[12/07 22:15:37    760s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.581, REAL:1.583, MEM:2969.9M, EPOCH TIME: 1733627737.181994
[12/07 22:15:37    760s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 22:15:37    760s] Atter site array init, number of instance map data is 0.
[12/07 22:15:37    760s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.917, REAL:1.920, MEM:2969.9M, EPOCH TIME: 1733627737.238652
[12/07 22:15:37    760s] 
[12/07 22:15:37    760s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:15:37    760s] OPERPROF:     Starting CMU at level 3, MEM:2969.9M, EPOCH TIME: 1733627737.272827
[12/07 22:15:37    760s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2969.9M, EPOCH TIME: 1733627737.279010
[12/07 22:15:37    760s] 
[12/07 22:15:37    760s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:15:37    760s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.978, REAL:1.981, MEM:2969.9M, EPOCH TIME: 1733627737.297027
[12/07 22:15:37    760s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2969.9M, EPOCH TIME: 1733627737.297077
[12/07 22:15:37    760s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2969.9M, EPOCH TIME: 1733627737.297745
[12/07 22:15:37    760s] 
[12/07 22:15:37    760s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=2969.9MB).
[12/07 22:15:37    760s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.154, REAL:2.158, MEM:2969.9M, EPOCH TIME: 1733627737.399406
[12/07 22:15:37    760s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/07 22:15:37    760s] Initializing placement interface done.
[12/07 22:15:37    760s] Leaving CCOpt scope - Cleaning up placement interface...
[12/07 22:15:37    760s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2969.9M, EPOCH TIME: 1733627737.399599
[12/07 22:15:37    760s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:37    760s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:37    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:37    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:37    761s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.243, REAL:0.244, MEM:2969.9M, EPOCH TIME: 1733627737.643377
[12/07 22:15:37    761s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 22:15:37    761s] Leaving CCOpt scope - Initializing placement interface...
[12/07 22:15:37    761s] OPERPROF: Starting DPlace-Init at level 1, MEM:2969.9M, EPOCH TIME: 1733627737.693371
[12/07 22:15:37    761s] Processing tracks to init pin-track alignment.
[12/07 22:15:37    761s] z: 2, totalTracks: 1
[12/07 22:15:37    761s] z: 4, totalTracks: 1
[12/07 22:15:37    761s] z: 6, totalTracks: 1
[12/07 22:15:37    761s] z: 8, totalTracks: 1
[12/07 22:15:37    761s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:15:37    761s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:15:37    761s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2969.9M, EPOCH TIME: 1733627737.764255
[12/07 22:15:37    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:37    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:37    761s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:15:37    761s] 
[12/07 22:15:37    761s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:15:37    761s] OPERPROF:     Starting CMU at level 3, MEM:2969.9M, EPOCH TIME: 1733627737.848140
[12/07 22:15:37    761s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2969.9M, EPOCH TIME: 1733627737.853719
[12/07 22:15:37    761s] 
[12/07 22:15:37    761s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:15:37    761s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.107, REAL:0.107, MEM:2969.9M, EPOCH TIME: 1733627737.871703
[12/07 22:15:37    761s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2969.9M, EPOCH TIME: 1733627737.871755
[12/07 22:15:37    761s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2969.9M, EPOCH TIME: 1733627737.872139
[12/07 22:15:37    761s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2969.9MB).
[12/07 22:15:37    761s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.206, REAL:0.207, MEM:2969.9M, EPOCH TIME: 1733627737.900483
[12/07 22:15:37    761s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 22:15:37    761s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:15:37    761s] (I)      Load db... (mem=2969.9M)
[12/07 22:15:37    761s] (I)      Read data from FE... (mem=2969.9M)
[12/07 22:15:38    761s] (I)      Number of ignored instance 0
[12/07 22:15:38    761s] (I)      Number of inbound cells 0
[12/07 22:15:38    761s] (I)      Number of opened ILM blockages 0
[12/07 22:15:38    761s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/07 22:15:38    761s] (I)      numMoveCells=104778, numMacros=0  numPads=0  numMultiRowHeightInsts=1840
[12/07 22:15:38    761s] (I)      cell height: 3600, count: 104778
[12/07 22:15:38    761s] (I)      Read rows... (mem=3001.8M)
[12/07 22:15:38    761s] (I)      rowRegion is not equal to core box, resetting core box
[12/07 22:15:38    761s] (I)      rowRegion : (4000, 4000) - (2996000, 2995600)
[12/07 22:15:38    761s] (I)      coreBox   : (4000, 4000) - (2996000, 2996000)
[12/07 22:15:38    761s] (I)      Done Read rows (cpu=0.000s, mem=3001.8M)
[12/07 22:15:38    761s] (I)      Done Read data from FE (cpu=0.112s, mem=3001.8M)
[12/07 22:15:38    761s] (I)      Done Load db (cpu=0.112s, mem=3001.8M)
[12/07 22:15:38    761s] (I)      Constructing placeable region... (mem=3001.8M)
[12/07 22:15:38    761s] (I)      Constructing bin map
[12/07 22:15:38    761s] (I)      Initialize bin information with width=36000 height=36000
[12/07 22:15:38    761s] (I)      Done constructing bin map
[12/07 22:15:38    761s] (I)      Compute region effective width... (mem=3001.8M)
[12/07 22:15:38    761s] (I)      Done Compute region effective width (cpu=0.000s, mem=3001.8M)
[12/07 22:15:38    761s] (I)      Done Constructing placeable region (cpu=0.033s, mem=3001.8M)
[12/07 22:15:38    761s] Legalization setup done. (took cpu=0:00:02.8 real=0:00:02.8)
[12/07 22:15:38    761s] Validating CTS configuration...
[12/07 22:15:38    761s] Checking module port directions...
[12/07 22:15:38    761s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 22:15:38    761s] Non-default CCOpt properties:
[12/07 22:15:38    761s]   Public non-default CCOpt properties:
[12/07 22:15:38    761s]     cts_merge_clock_gates is set for at least one object
[12/07 22:15:38    761s]     cts_merge_clock_logic is set for at least one object
[12/07 22:15:38    761s]     route_type is set for at least one object
[12/07 22:15:38    761s]   No private non-default CCOpt properties
[12/07 22:15:38    761s] Route type trimming info:
[12/07 22:15:38    761s]   No route type modifications were made.
[12/07 22:15:38    761s] 
[12/07 22:15:38    761s] Trim Metal Layers:
[12/07 22:15:38    762s] LayerId::1 widthSet size::4
[12/07 22:15:38    762s] LayerId::2 widthSet size::4
[12/07 22:15:38    762s] LayerId::3 widthSet size::4
[12/07 22:15:38    762s] LayerId::4 widthSet size::4
[12/07 22:15:38    762s] LayerId::5 widthSet size::4
[12/07 22:15:38    762s] LayerId::6 widthSet size::4
[12/07 22:15:38    762s] LayerId::7 widthSet size::4
[12/07 22:15:38    762s] LayerId::8 widthSet size::4
[12/07 22:15:38    762s] LayerId::9 widthSet size::4
[12/07 22:15:38    762s] LayerId::10 widthSet size::2
[12/07 22:15:38    762s] Updating RC grid for preRoute extraction ...
[12/07 22:15:38    762s] eee: pegSigSF::1.070000
[12/07 22:15:38    762s] Initializing multi-corner capacitance tables ... 
[12/07 22:15:38    762s] Initializing multi-corner resistance tables ...
[12/07 22:15:38    762s] eee: l::1 avDens::0.110517 usedTrk::70004.888911 availTrk::633429.661145 sigTrk::70004.888911
[12/07 22:15:38    762s] eee: l::2 avDens::0.212891 usedTrk::54746.141652 availTrk::257155.263539 sigTrk::54746.141652
[12/07 22:15:38    762s] eee: l::3 avDens::0.220574 usedTrk::76607.544478 availTrk::347310.000000 sigTrk::76607.544478
[12/07 22:15:38    762s] eee: l::4 avDens::0.220045 usedTrk::53173.773612 availTrk::241650.000000 sigTrk::53173.773612
[12/07 22:15:38    762s] eee: l::5 avDens::0.026853 usedTrk::17052.566704 availTrk::635040.000000 sigTrk::17052.566704
[12/07 22:15:38    762s] eee: l::6 avDens::0.041451 usedTrk::26323.141396 availTrk::635040.000000 sigTrk::26323.141396
[12/07 22:15:38    762s] eee: l::7 avDens::0.186464 usedTrk::61756.766640 availTrk::331200.000000 sigTrk::61756.766640
[12/07 22:15:38    762s] eee: l::8 avDens::0.313993 usedTrk::25115.536950 availTrk::79987.500000 sigTrk::25115.536950
[12/07 22:15:38    762s] eee: l::9 avDens::0.114391 usedTrk::3119.438888 availTrk::27270.000000 sigTrk::3119.438888
[12/07 22:15:38    762s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:15:39    762s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:15:39    762s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.374345 uaWl=0.934270 uaWlH=0.518329 aWlH=0.065729 lMod=0 pMax=0.887400 pMod=79 wcR=0.693800 newSi=0.002800 wHLS=1.876607 siPrev=0 viaL=0.000000 crit=0.094738 shortMod=0.473689 fMod=0.023684 
[12/07 22:15:39    762s] End AAE Lib Interpolated Model. (MEM=3001.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000187
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000222
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00025
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000276
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000302
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000328
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000354
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00038
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000405
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00043
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000455
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00048
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000505
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00053
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000555
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000581
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000606
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000631
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000657
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000683
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000709
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000734
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00076
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000785
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000812
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000837
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000862
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000887
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000912
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000937
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000962
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.000987
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00101
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00104
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00106
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00108
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0011
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00112
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00114
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00116
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00118
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0012
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00122
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00124
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00126
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00128
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0013
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00132
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00134
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00136
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00138
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0014
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00142
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00144
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00146
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00148
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0015
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00152
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00154
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00156
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00158
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0016
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00162
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00164
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00166
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00168
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0017
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00172
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00173
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00175
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00176
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00178
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0018
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00181
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00183
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00184
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00186
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00188
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00189
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00191
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00192
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00194
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00196
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00197
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00199
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.002
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00202
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00204
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00205
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00207
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00208
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0021
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00211
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00213
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00215
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00216
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00218
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00219
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00221
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00223
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00224
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00226
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00227
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00229
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00231
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00232
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00234
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00235
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00237
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00239
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0024
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00242
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00243
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00245
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00247
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00248
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0025
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00251
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00253
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00255
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00256
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00258
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00259
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00261
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00262
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00264
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00266
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00267
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00269
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.0027
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00272
[12/07 22:15:39    762s] Accumulated time to calculate placeable region: 0.00273
[12/07 22:15:39    762s] (I)      Initializing Steiner engine. 
[12/07 22:15:39    762s] (I)      ==================== Layers =====================
[12/07 22:15:39    762s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:15:39    762s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:15:39    762s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:15:39    762s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:15:39    762s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:15:39    762s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:15:39    762s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:15:39    762s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:15:39    762s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:15:39    762s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:15:39    762s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:15:39    762s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:15:39    762s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:15:39    762s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:15:39    762s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:15:39    762s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:15:39    762s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:15:39    762s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:15:39    762s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:15:39    762s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:15:39    762s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:15:39    762s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:15:39    762s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:15:39    762s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:15:39    762s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:15:39    762s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:15:39    762s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:15:40    764s] Library trimming buffers in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 1 of 4 cells
[12/07 22:15:40    764s] Original list had 4 cells:
[12/07 22:15:40    764s] CKBD4 low_swing_rx CKBD2 CKBD1 
[12/07 22:15:40    764s] New trimmed list has 3 cells:
[12/07 22:15:40    764s] CKBD4 CKBD2 CKBD1 
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00285
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00288
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00289
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00291
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00293
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00295
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00296
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00298
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.003
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00301
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00303
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00305
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00306
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00308
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0031
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00311
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00313
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00315
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00316
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00318
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0032
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00321
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00323
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00324
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00326
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00328
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00329
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00331
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00333
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00334
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00336
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00338
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00339
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00342
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00344
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00346
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00349
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00351
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00353
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00355
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00357
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00359
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00361
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00363
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00365
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00367
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00369
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00371
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00373
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00375
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00377
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00379
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00381
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00383
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00385
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00387
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00389
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00391
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00393
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00395
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00397
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00399
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00401
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00403
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00405
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00407
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00409
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00411
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00413
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00414
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00416
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00418
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00419
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00421
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00423
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00425
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00426
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00428
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0043
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00431
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00433
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00435
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00436
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00438
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0044
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00441
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00443
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00445
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00446
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00448
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0045
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00451
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00453
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00455
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00456
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00458
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0046
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00462
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00463
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00465
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00467
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00469
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00471
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00473
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00475
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00477
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00479
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00481
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00483
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00485
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00487
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00489
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00491
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00493
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00495
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00497
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00499
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.005
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00502
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00504
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00506
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00508
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0051
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00512
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00514
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00516
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00518
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0052
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00522
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00524
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00526
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00528
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0053
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00531
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00533
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00534
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00536
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00537
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00539
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00541
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00542
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00544
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00545
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00547
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00548
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0055
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00552
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00553
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00555
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00556
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00558
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0056
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00561
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00563
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00564
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00566
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00568
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00569
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00571
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00573
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00574
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00576
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00577
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00579
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0058
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00583
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00584
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00586
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00588
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00589
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00591
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00592
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00594
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00596
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00597
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00599
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00601
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00603
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00604
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00606
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00607
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00609
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00611
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00612
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00614
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00616
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00618
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00619
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00621
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00623
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00624
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00626
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00627
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00629
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00631
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00632
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00634
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00635
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00637
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00639
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00641
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00642
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00644
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00646
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00647
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00649
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0065
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00652
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00654
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00655
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00657
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00658
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0066
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00662
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00664
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00665
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00667
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00668
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0067
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00672
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00673
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00675
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00676
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00678
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0068
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00681
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00683
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00685
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00686
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00688
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00689
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00691
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00693
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00694
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00696
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00697
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00699
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.007
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00702
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00704
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00705
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00707
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00708
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0071
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00711
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00713
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00715
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00716
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00718
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00719
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00721
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00722
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00724
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00726
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00727
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00729
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0073
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00732
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00733
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00735
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00737
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00738
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0074
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00741
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00743
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00745
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00746
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00748
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00749
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00751
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00752
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00754
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00756
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00757
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00759
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0076
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00762
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00764
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00765
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00767
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00768
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0077
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00771
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00773
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00775
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00776
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00778
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00779
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00781
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00782
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00784
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00786
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00787
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00789
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0079
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00792
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00793
[12/07 22:15:40    764s] Library trimming inverters in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 0 of 9 cells
[12/07 22:15:40    764s] Original list had 9 cells:
[12/07 22:15:40    764s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/07 22:15:40    764s] Library trimming was not able to trim any cells:
[12/07 22:15:40    764s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00802
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00805
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00808
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00811
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00814
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00817
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0082
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00822
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00825
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00828
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00831
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00834
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00836
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00839
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00842
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00845
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00847
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0085
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00853
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00856
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00858
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00861
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00864
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00867
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00869
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00872
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00875
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00878
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0088
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00883
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00886
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00889
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00892
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00895
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00897
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.009
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00903
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00906
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00908
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00911
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00914
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00916
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00919
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00922
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00925
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00927
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0093
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00933
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00935
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00938
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00941
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00944
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00946
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00949
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00952
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00954
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00957
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0096
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00963
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00965
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00968
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00971
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00974
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00976
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00979
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00982
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00985
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00988
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00991
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00994
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00997
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.00999
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.01
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0101
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0101
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0101
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0101
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0102
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0102
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0102
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0103
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0103
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0103
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0103
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0104
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0104
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0104
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0105
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0105
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0105
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0105
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0106
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0106
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0106
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0106
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0107
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0107
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0107
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0108
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0108
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0108
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0108
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0109
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0109
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0109
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.011
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.011
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.011
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.011
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0111
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0111
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0111
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0112
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0112
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0112
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0112
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0113
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0113
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0113
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0114
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0114
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0114
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0114
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0115
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0115
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0115
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0116
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0116
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0116
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0116
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0117
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0117
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0117
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0118
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0118
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0118
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0118
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0119
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0119
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0119
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.012
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.012
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.012
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.012
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0121
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0121
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0121
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0122
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0122
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0122
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0122
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0123
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0123
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0123
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0124
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0124
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0124
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0124
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0125
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0125
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0125
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0126
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0126
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0126
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0126
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0127
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0127
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0127
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0128
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0128
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0128
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0129
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0129
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0129
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.013
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.013
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.013
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.013
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0131
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0131
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0131
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0132
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0132
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0132
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0133
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0133
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0133
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0133
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0134
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0134
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0134
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0135
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0135
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0135
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0136
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0136
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0136
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0136
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0137
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0137
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0137
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0138
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0138
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0138
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0139
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0139
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0139
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0139
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.014
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.014
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.014
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0141
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0141
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0141
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0142
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0142
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0142
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0142
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0143
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0143
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0143
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0144
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0144
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0144
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0144
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0145
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0145
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0145
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0146
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0146
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0146
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0147
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0147
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0147
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0147
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0148
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0148
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0148
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0149
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0149
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0149
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0149
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.015
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.015
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.015
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0151
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0151
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0151
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0151
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0152
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0152
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0152
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0153
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0153
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0153
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0153
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0154
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0154
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0154
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0155
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0155
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0155
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0155
[12/07 22:15:40    764s] Accumulated time to calculate placeable region: 0.0156
[12/07 22:15:41    765s] Clock tree balancer configuration for clock_tree ideal_clock:
[12/07 22:15:41    765s] Non-default CCOpt properties:
[12/07 22:15:41    765s]   Public non-default CCOpt properties:
[12/07 22:15:41    765s]     cts_merge_clock_gates: true (default: false)
[12/07 22:15:41    765s]     cts_merge_clock_logic: true (default: false)
[12/07 22:15:41    765s]     route_type (leaf): default_route_type_leaf (default: default)
[12/07 22:15:41    765s]     route_type (top): default_route_type_nonleaf (default: default)
[12/07 22:15:41    765s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/07 22:15:41    765s]   No private non-default CCOpt properties
[12/07 22:15:41    765s] For power domain auto-default:
[12/07 22:15:41    765s]   Buffers:     {CKBD4 CKBD2 CKBD1}
[12/07 22:15:41    765s]   Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/07 22:15:41    765s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[12/07 22:15:41    765s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
[12/07 22:15:41    765s] Top Routing info:
[12/07 22:15:41    765s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 22:15:41    765s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/07 22:15:41    765s] Trunk Routing info:
[12/07 22:15:41    765s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 22:15:41    765s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 22:15:41    765s] Leaf Routing info:
[12/07 22:15:41    765s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/07 22:15:41    765s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 22:15:41    765s] For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
[12/07 22:15:41    765s]   Slew time target (leaf):    0.133ns
[12/07 22:15:41    765s]   Slew time target (trunk):   0.133ns
[12/07 22:15:41    765s]   Slew time target (top):     0.134ns (Note: no nets are considered top nets in this clock tree)
[12/07 22:15:41    765s]   Buffer unit delay: 0.058ns
[12/07 22:15:41    765s]   Buffer max distance: 303.515um
[12/07 22:15:41    765s] Fastest wire driving cells and distances:
[12/07 22:15:41    765s]   Buffer    : {lib_cell:CKBD4, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=303.515um, saturatedSlew=0.113ns, speed=2784.542um per ns, cellArea=10.675um^2 per 1000um}
[12/07 22:15:41    765s]   Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=583.312um, saturatedSlew=0.083ns, speed=8273.936um per ns, cellArea=13.578um^2 per 1000um}
[12/07 22:15:41    765s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=713.714um, saturatedSlew=0.118ns, speed=3919.352um per ns, cellArea=21.185um^2 per 1000um}
[12/07 22:15:41    765s] 
[12/07 22:15:41    765s] 
[12/07 22:15:41    765s] Logic Sizing Table:
[12/07 22:15:41    765s] 
[12/07 22:15:41    765s] ----------------------------------------------------------
[12/07 22:15:41    765s] Cell    Instance count    Source    Eligible library cells
[12/07 22:15:41    765s] ----------------------------------------------------------
[12/07 22:15:41    765s]   (empty table)
[12/07 22:15:41    765s] ----------------------------------------------------------
[12/07 22:15:41    765s] 
[12/07 22:15:41    765s] 
[12/07 22:15:42    765s] Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
[12/07 22:15:42    765s]   Sources:                     pin clk
[12/07 22:15:42    765s]   Total number of sinks:       58160
[12/07 22:15:42    765s]   Delay constrained sinks:     58160
[12/07 22:15:42    765s]   Constrains:                  default
[12/07 22:15:42    765s]   Non-leaf sinks:              0
[12/07 22:15:42    765s]   Ignore pins:                 0
[12/07 22:15:42    765s]  Timing corner delay_corner_wcl_slow:both.late:
[12/07 22:15:42    765s]   Skew target:                 0.058ns
[12/07 22:15:42    765s] Primary reporting skew groups are:
[12/07 22:15:42    765s] skew_group ideal_clock/functional_wcl_fast with 58160 clock sinks
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] Clock DAG stats initial state:
[12/07 22:15:42    765s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 22:15:42    765s]   sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:15:42    765s]   misc counts      : r=1, pp=0
[12/07 22:15:42    765s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 22:15:42    765s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 22:15:42    765s] Clock DAG hash initial state: 15047810310738218301 17772566909193590230
[12/07 22:15:42    765s] CTS services accumulated run-time stats initial state:
[12/07 22:15:42    765s]   delay calculator: calls=8713, total_wall_time=0.212s, mean_wall_time=0.024ms
[12/07 22:15:42    765s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 22:15:42    765s]   steiner router: calls=6177, total_wall_time=0.053s, mean_wall_time=0.009ms
[12/07 22:15:42    765s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/07 22:15:42    765s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] Layer information for route type default_route_type_leaf:
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] Layer    Preferred    Route    Res.          Cap.          RC
[12/07 22:15:42    765s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] M1       N            H          1.003         0.168         0.168
[12/07 22:15:42    765s] M2       N            V          0.831         0.186         0.154
[12/07 22:15:42    765s] M3       Y            H          0.831         0.185         0.154
[12/07 22:15:42    765s] M4       Y            V          0.831         0.185         0.154
[12/07 22:15:42    765s] M5       N            H          0.831         0.185         0.154
[12/07 22:15:42    765s] M6       N            V          0.831         0.185         0.154
[12/07 22:15:42    765s] M7       N            H          0.831         0.174         0.144
[12/07 22:15:42    765s] M8       N            V          0.054         0.269         0.015
[12/07 22:15:42    765s] M9       N            H          0.054         0.257         0.014
[12/07 22:15:42    765s] AP       N            V          0.007         0.360         0.003
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 22:15:42    765s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] Layer information for route type default_route_type_nonleaf:
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] Layer    Preferred    Route    Res.          Cap.          RC
[12/07 22:15:42    765s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] M1       N            H          1.648         0.242         0.399
[12/07 22:15:42    765s] M2       N            V          1.397         0.246         0.344
[12/07 22:15:42    765s] M3       Y            H          1.397         0.246         0.343
[12/07 22:15:42    765s] M4       Y            V          1.397         0.246         0.343
[12/07 22:15:42    765s] M5       N            H          1.397         0.246         0.343
[12/07 22:15:42    765s] M6       N            V          1.397         0.246         0.343
[12/07 22:15:42    765s] M7       N            H          1.397         0.244         0.341
[12/07 22:15:42    765s] M8       N            V          0.054         0.379         0.021
[12/07 22:15:42    765s] M9       N            H          0.054         0.375         0.020
[12/07 22:15:42    765s] AP       N            V          0.007         0.369         0.003
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 22:15:42    765s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] Layer information for route type default_route_type_nonleaf:
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] Layer    Preferred    Route    Res.          Cap.          RC
[12/07 22:15:42    765s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] M1       N            H          1.003         0.168         0.168
[12/07 22:15:42    765s] M2       N            V          0.831         0.186         0.154
[12/07 22:15:42    765s] M3       Y            H          0.831         0.185         0.154
[12/07 22:15:42    765s] M4       Y            V          0.831         0.185         0.154
[12/07 22:15:42    765s] M5       N            H          0.831         0.185         0.154
[12/07 22:15:42    765s] M6       N            V          0.831         0.185         0.154
[12/07 22:15:42    765s] M7       N            H          0.831         0.174         0.144
[12/07 22:15:42    765s] M8       N            V          0.054         0.269         0.015
[12/07 22:15:42    765s] M9       N            H          0.054         0.257         0.014
[12/07 22:15:42    765s] AP       N            V          0.007         0.360         0.003
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] Via selection for estimated routes (rule default):
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] Layer    Via Cell            Res.     Cap.     RC       Top of Stack
[12/07 22:15:42    765s] Range                        (Ohm)    (fF)     (fs)     Only
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] M1-M2    VIA12_1cut          1.500    0.015    0.022    false
[12/07 22:15:42    765s] M2-M3    VIA23_1cut          1.500    0.013    0.020    false
[12/07 22:15:42    765s] M3-M4    VIA34_1cut          1.500    0.013    0.020    false
[12/07 22:15:42    765s] M4-M5    VIA45_1cut          1.500    0.013    0.020    false
[12/07 22:15:42    765s] M5-M6    VIA56_1cut          1.500    0.013    0.020    false
[12/07 22:15:42    765s] M6-M7    VIA67_1cut          1.500    0.013    0.019    false
[12/07 22:15:42    765s] M7-M8    VIA78_1cut_FAT_C    0.220    0.065    0.014    false
[12/07 22:15:42    765s] M8-M9    VIA89_1cut_FAT_C    0.220    0.055    0.012    false
[12/07 22:15:42    765s] M9-AP    VIA9AP_1cut         0.041    1.812    0.074    false
[12/07 22:15:42    765s] --------------------------------------------------------------------
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] No ideal or dont_touch nets found in the clock tree
[12/07 22:15:42    765s] No dont_touch hnets found in the clock tree
[12/07 22:15:42    765s] No dont_touch hpins found in the clock network.
[12/07 22:15:42    765s] Checking for illegal sizes of clock logic instances...
[12/07 22:15:42    765s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] Filtering reasons for cell type: buffer
[12/07 22:15:42    765s] =======================================
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] -------------------------------------------------------------------------------------------------------------
[12/07 22:15:42    765s] Clock trees    Power domain    Reason                         Library cells
[12/07 22:15:42    765s] -------------------------------------------------------------------------------------------------------------
[12/07 22:15:42    765s] all            auto-default    Unbalanced rise/fall delays    { BUFFD12 BUFFD16 BUFFD2 BUFFD4 BUFFD6 BUFFD8 }
[12/07 22:15:42    765s] all            auto-default    Library trimming               { low_swing_rx }
[12/07 22:15:42    765s] -------------------------------------------------------------------------------------------------------------
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] Filtering reasons for cell type: inverter
[12/07 22:15:42    765s] =========================================
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] -------------------------------------------------------------------------------------------------------------------------
[12/07 22:15:42    765s] Clock trees    Power domain    Reason                         Library cells
[12/07 22:15:42    765s] -------------------------------------------------------------------------------------------------------------------------
[12/07 22:15:42    765s] all            auto-default    Unbalanced rise/fall delays    { INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[12/07 22:15:42    765s] -------------------------------------------------------------------------------------------------------------------------
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] 
[12/07 22:15:42    765s] Validating CTS configuration done. (took cpu=0:00:04.3 real=0:00:04.3)
[12/07 22:15:42    765s] CCOpt configuration status: all checks passed.
[12/07 22:15:42    765s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/07 22:15:42    765s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/07 22:15:42    765s]   No exclusion drivers are needed.
[12/07 22:15:42    765s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/07 22:15:42    765s] Antenna diode management...
[12/07 22:15:42    765s]   Found 0 antenna diodes in the clock trees.
[12/07 22:15:42    765s]   
[12/07 22:15:42    765s] Antenna diode management done.
[12/07 22:15:42    765s] Adding driver cells for primary IOs...
[12/07 22:15:42    765s]   
[12/07 22:15:42    765s]   ----------------------------------------------------------------------------------------------
[12/07 22:15:42    765s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/07 22:15:42    765s]   ----------------------------------------------------------------------------------------------
[12/07 22:15:42    765s]     (empty table)
[12/07 22:15:42    765s]   ----------------------------------------------------------------------------------------------
[12/07 22:15:42    765s]   
[12/07 22:15:42    765s]   
[12/07 22:15:42    765s] Adding driver cells for primary IOs done.
[12/07 22:15:42    765s] Adding driver cell for primary IO roots...
[12/07 22:15:42    765s] Adding driver cell for primary IO roots done.
[12/07 22:15:42    765s] Maximizing clock DAG abstraction...
[12/07 22:15:42    765s]   Removing clock DAG drivers
[12/07 22:15:42    765s] Maximizing clock DAG abstraction done.
[12/07 22:15:42    765s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:18.7 real=0:00:18.8)
[12/07 22:15:42    765s] Synthesizing clock trees...
[12/07 22:15:42    765s]   Preparing To Balance...
[12/07 22:15:42    765s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 22:15:42    765s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3208.5M, EPOCH TIME: 1733627742.582650
[12/07 22:15:42    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:42    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:42    766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:42    766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:42    766s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.232, REAL:0.233, MEM:3173.5M, EPOCH TIME: 1733627742.815539
[12/07 22:15:42    766s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 22:15:42    766s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 22:15:42    766s] OPERPROF: Starting DPlace-Init at level 1, MEM:3163.9M, EPOCH TIME: 1733627742.815832
[12/07 22:15:42    766s] Processing tracks to init pin-track alignment.
[12/07 22:15:42    766s] z: 2, totalTracks: 1
[12/07 22:15:42    766s] z: 4, totalTracks: 1
[12/07 22:15:42    766s] z: 6, totalTracks: 1
[12/07 22:15:42    766s] z: 8, totalTracks: 1
[12/07 22:15:42    766s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:15:42    766s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:15:42    766s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3163.9M, EPOCH TIME: 1733627742.884922
[12/07 22:15:42    766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:42    766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:15:42    766s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:15:42    766s] 
[12/07 22:15:42    766s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:15:42    766s] OPERPROF:     Starting CMU at level 3, MEM:3163.9M, EPOCH TIME: 1733627742.968550
[12/07 22:15:42    766s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.006, MEM:3163.9M, EPOCH TIME: 1733627742.974064
[12/07 22:15:42    766s] 
[12/07 22:15:42    766s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:15:42    766s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.107, REAL:0.107, MEM:3163.9M, EPOCH TIME: 1733627742.992057
[12/07 22:15:42    766s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3163.9M, EPOCH TIME: 1733627742.992109
[12/07 22:15:42    766s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3163.9M, EPOCH TIME: 1733627742.992532
[12/07 22:15:43    766s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3163.9MB).
[12/07 22:15:43    766s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.204, REAL:0.205, MEM:3163.9M, EPOCH TIME: 1733627743.020646
[12/07 22:15:43    766s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 22:15:43    766s]   Merging duplicate siblings in DAG...
[12/07 22:15:43    766s]     Clock DAG stats before merging:
[12/07 22:15:43    766s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 22:15:43    766s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:15:43    766s]       misc counts      : r=1, pp=0
[12/07 22:15:43    766s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 22:15:43    766s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 22:15:43    766s]     Clock DAG hash before merging: 15047810310738218301 17772566909193590230
[12/07 22:15:43    766s]     CTS services accumulated run-time stats before merging:
[12/07 22:15:43    766s]       delay calculator: calls=8713, total_wall_time=0.212s, mean_wall_time=0.024ms
[12/07 22:15:43    766s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 22:15:43    766s]       steiner router: calls=6177, total_wall_time=0.053s, mean_wall_time=0.009ms
[12/07 22:15:43    766s]     Resynthesising clock tree into netlist...
[12/07 22:15:43    766s]       Reset timing graph...
[12/07 22:15:43    766s] Ignoring AAE DB Resetting ...
[12/07 22:15:43    766s]       Reset timing graph done.
[12/07 22:15:43    766s]     Resynthesising clock tree into netlist done.
[12/07 22:15:43    766s]     Merging duplicate clock dag driver clones in DAG...
[12/07 22:15:43    766s]     Merging duplicate clock dag driver clones in DAG done.
[12/07 22:15:43    766s]     
[12/07 22:15:43    766s]     Disconnecting clock tree from netlist...
[12/07 22:15:43    766s]     Disconnecting clock tree from netlist done.
[12/07 22:15:43    766s]   Merging duplicate siblings in DAG done.
[12/07 22:15:43    766s]   Applying movement limits...
[12/07 22:15:43    766s]   Applying movement limits done.
[12/07 22:15:43    766s]   Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/07 22:15:43    766s]   CCOpt::Phase::Construction...
[12/07 22:15:43    766s]   Stage::Clustering...
[12/07 22:15:43    766s]   Clustering...
[12/07 22:15:43    766s]     Clock DAG hash before 'Clustering': 15047810310738218301 17772566909193590230
[12/07 22:15:43    766s]     CTS services accumulated run-time stats before 'Clustering':
[12/07 22:15:43    766s]       delay calculator: calls=8713, total_wall_time=0.212s, mean_wall_time=0.024ms
[12/07 22:15:43    766s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 22:15:43    766s]       steiner router: calls=6177, total_wall_time=0.053s, mean_wall_time=0.009ms
[12/07 22:15:43    766s]     Initialize for clustering...
[12/07 22:15:43    766s]     Clock DAG stats before clustering:
[12/07 22:15:43    766s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 22:15:43    766s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:15:43    766s]       misc counts      : r=1, pp=0
[12/07 22:15:43    766s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 22:15:43    766s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 22:15:43    766s]     Clock DAG hash before clustering: 15047810310738218301 17772566909193590230
[12/07 22:15:43    766s]     CTS services accumulated run-time stats before clustering:
[12/07 22:15:43    766s]       delay calculator: calls=8713, total_wall_time=0.212s, mean_wall_time=0.024ms
[12/07 22:15:43    766s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 22:15:43    766s]       steiner router: calls=6177, total_wall_time=0.053s, mean_wall_time=0.009ms
[12/07 22:15:43    766s]     Computing max distances from locked parents...
[12/07 22:15:43    766s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/07 22:15:43    766s]     Computing max distances from locked parents done.
[12/07 22:15:43    766s]     Computing optimal clock node locations...
[12/07 22:15:43    766s]     : ...20% ...40% ...60% ...80% ...100% 
[12/07 22:15:43    766s]     Optimal path computation stats:
[12/07 22:15:43    766s]       Successful          : 0
[12/07 22:15:43    766s]       Unsuccessful        : 0
[12/07 22:15:43    766s]       Immovable           : 140071768424449
[12/07 22:15:43    766s]       lockedParentLocation: 0
[12/07 22:15:43    766s]       Region hash         : e4d0d11cb7a6f7ec
[12/07 22:15:43    766s]     Unsuccessful details:
[12/07 22:15:43    766s]     
[12/07 22:15:43    766s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 22:15:43    766s] End AAE Lib Interpolated Model. (MEM=3163.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:15:43    766s]     Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 22:15:43    766s]     Bottom-up phase...
[12/07 22:15:43    766s]     Clustering bottom-up starting from leaves...
[12/07 22:15:43    766s]       Clustering clock_tree ideal_clock...
[12/07 22:16:15    798s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 22:16:16    799s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/07 22:16:19    802s]       Clustering clock_tree ideal_clock done.
[12/07 22:16:19    802s]     Clustering bottom-up starting from leaves done.
[12/07 22:16:19    802s]     Rebuilding the clock tree after clustering...
[12/07 22:16:19    802s]     Rebuilding the clock tree after clustering done.
[12/07 22:16:19    802s]     Clock DAG stats after bottom-up phase:
[12/07 22:16:19    802s]       cell counts      : b=1409, i=0, icg=0, dcg=0, l=0, total=1409
[12/07 22:16:19    802s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:16:19    802s]       misc counts      : r=1, pp=0
[12/07 22:16:19    802s]       cell areas       : b=4565.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4565.160um^2
[12/07 22:16:19    802s]       hp wire lengths  : top=0.000um, trunk=21020.200um, leaf=60494.700um, total=81514.900um
[12/07 22:16:19    802s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/07 22:16:19    802s]        Bufs: CKBD4: 1409 
[12/07 22:16:19    802s]     Clock DAG hash after bottom-up phase: 10497970311335108308 920181249464854317
[12/07 22:16:19    802s]     CTS services accumulated run-time stats after bottom-up phase:
[12/07 22:16:19    802s]       delay calculator: calls=17333, total_wall_time=0.582s, mean_wall_time=0.034ms
[12/07 22:16:19    802s]       legalizer: calls=17603, total_wall_time=0.273s, mean_wall_time=0.016ms
[12/07 22:16:19    802s]       steiner router: calls=13705, total_wall_time=3.035s, mean_wall_time=0.221ms
[12/07 22:16:19    802s]     Bottom-up phase done. (took cpu=0:00:36.1 real=0:00:36.1)
[12/07 22:16:19    803s]     Legalizing clock trees...
[12/07 22:16:19    803s]     Resynthesising clock tree into netlist...
[12/07 22:16:20    803s]       Reset timing graph...
[12/07 22:16:20    803s] Ignoring AAE DB Resetting ...
[12/07 22:16:20    803s]       Reset timing graph done.
[12/07 22:16:20    803s]     Resynthesising clock tree into netlist done.
[12/07 22:16:20    803s]     Commiting net attributes....
[12/07 22:16:20    803s]     Commiting net attributes. done.
[12/07 22:16:20    803s]     Leaving CCOpt scope - ClockRefiner...
[12/07 22:16:20    803s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3284.6M, EPOCH TIME: 1733627780.646307
[12/07 22:16:20    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:20    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:20    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:20    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:20    804s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.270, REAL:0.271, MEM:3246.6M, EPOCH TIME: 1733627780.917455
[12/07 22:16:20    804s]     Assigned high priority to 59569 instances.
[12/07 22:16:20    804s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/07 22:16:20    804s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/07 22:16:20    804s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3246.6M, EPOCH TIME: 1733627780.982887
[12/07 22:16:20    804s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3246.6M, EPOCH TIME: 1733627780.982979
[12/07 22:16:20    804s] Processing tracks to init pin-track alignment.
[12/07 22:16:20    804s] z: 2, totalTracks: 1
[12/07 22:16:20    804s] z: 4, totalTracks: 1
[12/07 22:16:20    804s] z: 6, totalTracks: 1
[12/07 22:16:20    804s] z: 8, totalTracks: 1
[12/07 22:16:20    804s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:16:21    804s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:16:21    804s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3246.6M, EPOCH TIME: 1733627781.059365
[12/07 22:16:21    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:21    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:21    804s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:16:21    804s] 
[12/07 22:16:21    804s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:16:21    804s] OPERPROF:       Starting CMU at level 4, MEM:3246.6M, EPOCH TIME: 1733627781.133813
[12/07 22:16:21    804s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3246.6M, EPOCH TIME: 1733627781.139506
[12/07 22:16:21    804s] 
[12/07 22:16:21    804s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:16:21    804s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.098, REAL:0.098, MEM:3246.6M, EPOCH TIME: 1733627781.157638
[12/07 22:16:21    804s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3246.6M, EPOCH TIME: 1733627781.157689
[12/07 22:16:21    804s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:3246.6M, EPOCH TIME: 1733627781.158289
[12/07 22:16:21    804s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3246.6MB).
[12/07 22:16:21    804s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.203, REAL:0.204, MEM:3246.6M, EPOCH TIME: 1733627781.186948
[12/07 22:16:21    804s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.203, REAL:0.204, MEM:3246.6M, EPOCH TIME: 1733627781.186977
[12/07 22:16:21    804s] TDRefine: refinePlace mode is spiral
[12/07 22:16:21    804s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.2
[12/07 22:16:21    804s] OPERPROF: Starting RefinePlace at level 1, MEM:3246.6M, EPOCH TIME: 1733627781.187051
[12/07 22:16:21    804s] *** Starting refinePlace (0:13:25 mem=3246.6M) ***
[12/07 22:16:21    804s] Total net bbox length = 4.585e+06 (2.294e+06 2.292e+06) (ext = 1.546e+04)
[12/07 22:16:21    804s] 
[12/07 22:16:21    804s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:16:21    804s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:16:21    804s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:16:21    804s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:16:21    804s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3247.6M, EPOCH TIME: 1733627781.344510
[12/07 22:16:21    804s] Starting refinePlace ...
[12/07 22:16:21    804s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:16:21    804s] One DDP V2 for no tweak run.
[12/07 22:16:21    804s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:16:21    805s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3276.5M, EPOCH TIME: 1733627781.691216
[12/07 22:16:21    805s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:16:21    805s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3276.5M, EPOCH TIME: 1733627781.691308
[12/07 22:16:21    805s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:3276.5M, EPOCH TIME: 1733627781.704158
[12/07 22:16:21    805s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3276.5M, EPOCH TIME: 1733627781.704234
[12/07 22:16:21    805s] DDP markSite nrRow 831 nrJob 831
[12/07 22:16:21    805s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:3276.5M, EPOCH TIME: 1733627781.723704
[12/07 22:16:21    805s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.033, MEM:3276.5M, EPOCH TIME: 1733627781.723798
[12/07 22:16:21    805s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3291.2M, EPOCH TIME: 1733627781.783318
[12/07 22:16:21    805s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3291.2M, EPOCH TIME: 1733627781.783395
[12/07 22:16:21    805s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3291.2M, EPOCH TIME: 1733627781.793632
[12/07 22:16:21    805s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3291.2M, EPOCH TIME: 1733627781.793699
[12/07 22:16:21    805s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.098, REAL:0.098, MEM:3291.2M, EPOCH TIME: 1733627781.891474
[12/07 22:16:21    805s] ** Cut row section cpu time 0:00:00.1.
[12/07 22:16:21    805s]  ** Cut row section real time 0:00:00.0.
[12/07 22:16:21    805s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.098, REAL:0.099, MEM:3291.2M, EPOCH TIME: 1733627781.892222
[12/07 22:16:24    808s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 22:16:24    808s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.5, real=0:00:03.0, mem=3291.2MB) @(0:13:25 - 0:13:28).
[12/07 22:16:24    808s] Move report: preRPlace moves 101796 insts, mean move: 8.32 um, max move: 44.20 um 
[12/07 22:16:24    808s] 	Max move on inst (ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[18][3]): (713.20, 1391.60) --> (753.80, 1395.20)
[12/07 22:16:24    808s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/07 22:16:24    808s] wireLenOptFixPriorityInst 58160 inst fixed
[12/07 22:16:25    808s] 
[12/07 22:16:25    808s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 22:16:30    813s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 22:16:30    813s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 22:16:30    813s] Move report: legalization moves 13348 insts, mean move: 20.87 um, max move: 226.80 um spiral
[12/07 22:16:30    813s] 	Max move on inst (ys[2].xs[2].msg_txrx[8].south_tx): (1439.60, 1494.20) --> (1439.60, 1267.40)
[12/07 22:16:30    813s] [CPU] RefinePlace/Spiral (cpu=0:00:02.3, real=0:00:03.0)
[12/07 22:16:30    813s] [CPU] RefinePlace/Commit (cpu=0:00:02.8, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:01.0), leftOver(cpu=0:00:00.4, real=0:00:01.0)
[12/07 22:16:30    813s] [CPU] RefinePlace/Legalization (cpu=0:00:05.4, real=0:00:06.0, mem=3267.2MB) @(0:13:28 - 0:13:34).
[12/07 22:16:30    813s] Move report: Detail placement moves 103506 insts, mean move: 10.39 um, max move: 226.80 um 
[12/07 22:16:30    813s] 	Max move on inst (ys[2].xs[2].msg_txrx[8].south_tx): (1439.60, 1494.20) --> (1439.60, 1267.40)
[12/07 22:16:30    813s] 	Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 3267.2MB
[12/07 22:16:30    813s] Statistics of distance of Instance movement in refine placement:
[12/07 22:16:30    813s]   maximum (X+Y) =       226.80 um
[12/07 22:16:30    813s]   inst (ys[2].xs[2].msg_txrx[8].south_tx) with max move: (1439.6, 1494.2) -> (1439.6, 1267.4)
[12/07 22:16:30    813s]   mean    (X+Y) =        10.39 um
[12/07 22:16:30    813s] Total instances flipped for legalization: 50
[12/07 22:16:30    813s] Summary Report:
[12/07 22:16:30    813s] Instances move: 103506 (out of 108027 movable)
[12/07 22:16:30    813s] Instances flipped: 50
[12/07 22:16:30    813s] Mean displacement: 10.39 um
[12/07 22:16:30    813s] Max displacement: 226.80 um (Instance: ys[2].xs[2].msg_txrx[8].south_tx) (1439.6, 1494.2) -> (1439.6, 1267.4)
[12/07 22:16:30    813s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 22:16:30    813s] Total instances moved : 103506
[12/07 22:16:30    813s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:9.046, REAL:9.032, MEM:3267.2M, EPOCH TIME: 1733627790.376727
[12/07 22:16:30    813s] Total net bbox length = 5.407e+06 (2.780e+06 2.627e+06) (ext = 1.540e+04)
[12/07 22:16:30    813s] Runtime: CPU: 0:00:09.2 REAL: 0:00:09.0 MEM: 3267.2MB
[12/07 22:16:30    813s] [CPU] RefinePlace/total (cpu=0:00:09.2, real=0:00:09.0, mem=3267.2MB) @(0:13:25 - 0:13:34).
[12/07 22:16:30    813s] *** Finished refinePlace (0:13:34 mem=3267.2M) ***
[12/07 22:16:30    813s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.2
[12/07 22:16:30    813s] OPERPROF: Finished RefinePlace at level 1, CPU:9.247, REAL:9.234, MEM:3267.2M, EPOCH TIME: 1733627790.421197
[12/07 22:16:30    813s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3267.2M, EPOCH TIME: 1733627790.421233
[12/07 22:16:30    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:109867).
[12/07 22:16:30    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:30    814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:30    814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:30    814s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.297, REAL:0.297, MEM:3231.2M, EPOCH TIME: 1733627790.718641
[12/07 22:16:30    814s]     ClockRefiner summary
[12/07 22:16:30    814s]     All clock instances: Moved 57021, flipped 28059 and cell swapped 0 (out of a total of 59569).
[12/07 22:16:30    814s]     The largest move was 72.8 um for ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[23][7].
[12/07 22:16:30    814s]     Non-sink clock instances: Moved 113, flipped 5 and cell swapped 0 (out of a total of 1409).
[12/07 22:16:30    814s]     The largest move was 3.6 um for ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00945.
[12/07 22:16:30    814s]     Clock sinks: Moved 56908, flipped 28054 and cell swapped 0 (out of a total of 58160).
[12/07 22:16:30    814s]     The largest move was 72.8 um for ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[23][7].
[12/07 22:16:30    814s]     Revert refine place priority changes on 0 instances.
[12/07 22:16:30    814s] OPERPROF: Starting DPlace-Init at level 1, MEM:3231.2M, EPOCH TIME: 1733627790.781434
[12/07 22:16:30    814s] Processing tracks to init pin-track alignment.
[12/07 22:16:30    814s] z: 2, totalTracks: 1
[12/07 22:16:30    814s] z: 4, totalTracks: 1
[12/07 22:16:30    814s] z: 6, totalTracks: 1
[12/07 22:16:30    814s] z: 8, totalTracks: 1
[12/07 22:16:30    814s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:16:30    814s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:16:30    814s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3231.2M, EPOCH TIME: 1733627790.858833
[12/07 22:16:30    814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:30    814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:30    814s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:16:30    814s] 
[12/07 22:16:30    814s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:16:30    814s] OPERPROF:     Starting CMU at level 3, MEM:3231.2M, EPOCH TIME: 1733627790.933029
[12/07 22:16:30    814s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3231.2M, EPOCH TIME: 1733627790.938701
[12/07 22:16:30    814s] 
[12/07 22:16:30    814s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:16:30    814s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.098, REAL:0.098, MEM:3231.2M, EPOCH TIME: 1733627790.956946
[12/07 22:16:30    814s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3231.2M, EPOCH TIME: 1733627790.957000
[12/07 22:16:30    814s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3247.2M, EPOCH TIME: 1733627790.957909
[12/07 22:16:30    814s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3247.2MB).
[12/07 22:16:30    814s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.205, REAL:0.206, MEM:3247.2M, EPOCH TIME: 1733627790.986954
[12/07 22:16:30    814s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:10.4 real=0:00:10.3)
[12/07 22:16:30    814s]     Disconnecting clock tree from netlist...
[12/07 22:16:31    814s]     Disconnecting clock tree from netlist done.
[12/07 22:16:31    814s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/07 22:16:31    814s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3247.2M, EPOCH TIME: 1733627791.076118
[12/07 22:16:31    814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:31    814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:31    814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:31    814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:31    814s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.236, REAL:0.237, MEM:3247.2M, EPOCH TIME: 1733627791.312688
[12/07 22:16:31    814s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 22:16:31    814s]     Leaving CCOpt scope - Initializing placement interface...
[12/07 22:16:31    814s] OPERPROF: Starting DPlace-Init at level 1, MEM:3247.2M, EPOCH TIME: 1733627791.314681
[12/07 22:16:31    814s] Processing tracks to init pin-track alignment.
[12/07 22:16:31    814s] z: 2, totalTracks: 1
[12/07 22:16:31    814s] z: 4, totalTracks: 1
[12/07 22:16:31    814s] z: 6, totalTracks: 1
[12/07 22:16:31    814s] z: 8, totalTracks: 1
[12/07 22:16:31    814s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:16:31    814s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:16:31    814s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3247.2M, EPOCH TIME: 1733627791.389485
[12/07 22:16:31    814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:31    814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:31    814s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:16:31    814s] 
[12/07 22:16:31    814s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:16:31    814s] OPERPROF:     Starting CMU at level 3, MEM:3247.2M, EPOCH TIME: 1733627791.566000
[12/07 22:16:31    814s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3247.2M, EPOCH TIME: 1733627791.571750
[12/07 22:16:31    814s] 
[12/07 22:16:31    814s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:16:31    814s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.199, REAL:0.200, MEM:3247.2M, EPOCH TIME: 1733627791.589545
[12/07 22:16:31    814s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3247.2M, EPOCH TIME: 1733627791.589599
[12/07 22:16:31    814s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3247.2M, EPOCH TIME: 1733627791.589985
[12/07 22:16:31    814s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3247.2MB).
[12/07 22:16:31    814s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.297, REAL:0.298, MEM:3247.2M, EPOCH TIME: 1733627791.612507
[12/07 22:16:31    814s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 22:16:31    815s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 22:16:31    815s] End AAE Lib Interpolated Model. (MEM=3247.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:16:33    816s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/07 22:16:33    816s]     
[12/07 22:16:33    816s]     Clock tree legalization - Histogram:
[12/07 22:16:33    816s]     ====================================
[12/07 22:16:33    816s]     
[12/07 22:16:33    816s]     --------------------------------
[12/07 22:16:33    816s]     Movement (um)    Number of cells
[12/07 22:16:33    816s]     --------------------------------
[12/07 22:16:33    816s]     [0.2,0.54)              5
[12/07 22:16:33    816s]     [0.54,0.88)            11
[12/07 22:16:33    816s]     [0.88,1.22)            13
[12/07 22:16:33    816s]     [1.22,1.56)             2
[12/07 22:16:33    816s]     [1.56,1.9)             12
[12/07 22:16:33    816s]     [1.9,2.24)             16
[12/07 22:16:33    816s]     [2.24,2.58)            49
[12/07 22:16:33    816s]     [2.58,2.92)             2
[12/07 22:16:33    816s]     [2.92,3.26)             1
[12/07 22:16:33    816s]     [3.26,3.6)              2
[12/07 22:16:33    816s]     --------------------------------
[12/07 22:16:33    816s]     
[12/07 22:16:33    816s]     
[12/07 22:16:33    816s]     Clock tree legalization - Top 10 Movements:
[12/07 22:16:33    816s]     ===========================================
[12/07 22:16:33    816s]     
[12/07 22:16:33    816s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:16:33    816s]     Movement (um)    Desired                Achieved               Node
[12/07 22:16:33    816s]                      location               location               
[12/07 22:16:33    816s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:16:33    816s]          3.6         (1047.400,279.200)     (1047.400,275.600)     CTS_ccl_a_buf_01177 (a lib_cell CKBD4) at (1047.400,275.600), in power domain auto-default
[12/07 22:16:33    816s]          3.6         (249.600,1051.400)     (249.600,1047.800)     CTS_ccl_a_buf_00945 (a lib_cell CKBD4) at (249.600,1047.800), in power domain auto-default
[12/07 22:16:33    816s]          3           (625.400,1058.600)     (622.400,1058.600)     CTS_ccl_a_buf_01323 (a lib_cell CKBD4) at (622.400,1058.600), in power domain auto-default
[12/07 22:16:33    816s]          2.8         (241.000,299.000)      (238.200,299.000)      CTS_ccl_a_buf_01369 (a lib_cell CKBD4) at (238.200,299.000), in power domain auto-default
[12/07 22:16:33    816s]          2.6         (1398.600,1328.600)    (1396.000,1328.600)    CTS_ccl_a_buf_01301 (a lib_cell CKBD4) at (1396.000,1328.600), in power domain auto-default
[12/07 22:16:33    816s]          2.4         (997.400,1076.600)     (995.000,1076.600)     CTS_ccl_a_buf_01339 (a lib_cell CKBD4) at (995.000,1076.600), in power domain auto-default
[12/07 22:16:33    816s]          2.4         (961.000,1055.000)     (958.600,1055.000)     CTS_ccl_a_buf_01335 (a lib_cell CKBD4) at (958.600,1055.000), in power domain auto-default
[12/07 22:16:33    816s]          2.4         (1403.800,1044.200)    (1401.400,1044.200)    CTS_ccl_a_buf_01332 (a lib_cell CKBD4) at (1401.400,1044.200), in power domain auto-default
[12/07 22:16:33    816s]          2.4         (1200.000,279.200)     (1197.600,279.200)     CTS_ccl_buf_01397 (a lib_cell CKBD4) at (1197.600,279.200), in power domain auto-default
[12/07 22:16:33    816s]          2.4         (626.600,444.800)      (624.200,444.800)      CTS_ccl_buf_01402 (a lib_cell CKBD4) at (624.200,444.800), in power domain auto-default
[12/07 22:16:33    816s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:16:33    816s]     
[12/07 22:16:33    816s]     Legalizing clock trees done. (took cpu=0:00:14.0 real=0:00:14.0)
[12/07 22:16:34    817s]     Clock DAG stats after 'Clustering':
[12/07 22:16:34    817s]       cell counts      : b=1409, i=0, icg=0, dcg=0, l=0, total=1409
[12/07 22:16:34    817s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:16:34    817s]       misc counts      : r=1, pp=0
[12/07 22:16:34    817s]       cell areas       : b=4565.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4565.160um^2
[12/07 22:16:34    817s]       cell capacitance : b=2.569pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.569pF
[12/07 22:16:34    817s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:16:34    817s]       wire capacitance : top=0.000pF, trunk=3.676pF, leaf=29.836pF, total=33.512pF
[12/07 22:16:34    817s]       wire lengths     : top=0.000um, trunk=28980.901um, leaf=208673.657um, total=237654.558um
[12/07 22:16:34    817s]       hp wire lengths  : top=0.000um, trunk=21094.400um, leaf=77842.400um, total=98936.800um
[12/07 22:16:34    817s]     Clock DAG net violations after 'Clustering':
[12/07 22:16:34    817s]       Remaining Transition : {count=250, worst=[0.031ns, 0.027ns, 0.024ns, 0.024ns, 0.024ns, 0.023ns, 0.021ns, 0.021ns, 0.021ns, 0.019ns, ...]} avg=0.005ns sd=0.005ns sum=1.288ns
[12/07 22:16:34    817s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/07 22:16:34    817s]       Trunk : target=0.133ns count=144 avg=0.099ns sd=0.023ns min=0.004ns max=0.143ns {32 <= 0.080ns, 43 <= 0.106ns, 48 <= 0.120ns, 13 <= 0.126ns, 7 <= 0.133ns} {0 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:16:34    817s]       Leaf  : target=0.133ns count=1266 avg=0.126ns sd=0.009ns min=0.080ns max=0.164ns {1 <= 0.080ns, 17 <= 0.106ns, 238 <= 0.120ns, 405 <= 0.126ns, 356 <= 0.133ns} {184 <= 0.140ns, 42 <= 0.146ns, 22 <= 0.160ns, 1 <= 0.199ns, 0 > 0.199ns}
[12/07 22:16:34    817s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/07 22:16:34    817s]        Bufs: CKBD4: 1409 
[12/07 22:16:34    817s]     Clock DAG hash after 'Clustering': 9077819571783704900 11832544762308458517
[12/07 22:16:34    817s]     CTS services accumulated run-time stats after 'Clustering':
[12/07 22:16:34    817s]       delay calculator: calls=18743, total_wall_time=0.634s, mean_wall_time=0.034ms
[12/07 22:16:34    817s]       legalizer: calls=21830, total_wall_time=0.324s, mean_wall_time=0.015ms
[12/07 22:16:34    817s]       steiner router: calls=15115, total_wall_time=3.572s, mean_wall_time=0.236ms
[12/07 22:16:34    817s]     Primary reporting skew groups after 'Clustering':
[12/07 22:16:34    817s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.686, max=0.796, avg=0.752, sd=0.018], skew [0.110 vs 0.058*], 88.6% {0.731, 0.790} (wid=0.028 ws=0.018) (gid=0.780 gs=0.108)
[12/07 22:16:34    818s]           min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[21][35]/CP
[12/07 22:16:34    818s]           max path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[2][4]/CP
[12/07 22:16:35    818s]     Skew group summary after 'Clustering':
[12/07 22:16:35    818s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.686, max=0.796, avg=0.752, sd=0.018], skew [0.110 vs 0.058*], 88.6% {0.731, 0.790} (wid=0.028 ws=0.018) (gid=0.780 gs=0.108)
[12/07 22:16:35    818s]     Legalizer API calls during this step: 21830 succeeded with high effort: 21830 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:16:35    818s]   Clustering done. (took cpu=0:00:51.9 real=0:00:51.9)
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   Post-Clustering Statistics Report
[12/07 22:16:35    818s]   =================================
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   Fanout Statistics:
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   --------------------------------------------------------------------------------------------------------------------
[12/07 22:16:35    818s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/07 22:16:35    818s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/07 22:16:35    818s]   --------------------------------------------------------------------------------------------------------------------
[12/07 22:16:35    818s]   Trunk        145      9.724       1        16        4.260      {22 <= 4, 33 <= 8, 36 <= 12, 54 <= 16}
[12/07 22:16:35    818s]   Leaf        1266     45.940      26        56        3.385      {10 <= 32, 30 <= 39, 690 <= 46, 520 <= 53, 16 <= 60}
[12/07 22:16:35    818s]   --------------------------------------------------------------------------------------------------------------------
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   Clustering Failure Statistics:
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   -------------------------------------------------------------------------
[12/07 22:16:35    818s]   Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
[12/07 22:16:35    818s]               Tried       Failed      Failures       Failures    Failures
[12/07 22:16:35    818s]   -------------------------------------------------------------------------
[12/07 22:16:35    818s]   Trunk         4599         621          36            65           621
[12/07 22:16:35    818s]   Leaf          4162        1514           0             0          1514
[12/07 22:16:35    818s]   -------------------------------------------------------------------------
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   Clustering Partition Statistics:
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   -----------------------------------------------------------------------------------------
[12/07 22:16:35    818s]   Net Type    Case B      Case C      Partition    Mean         Min      Max      Std. Dev.
[12/07 22:16:35    818s]               Fraction    Fraction    Count        Size         Size     Size     Size
[12/07 22:16:35    818s]   -----------------------------------------------------------------------------------------
[12/07 22:16:35    818s]   Trunk        0.333       0.667          9          156.444        1     1266     417.448
[12/07 22:16:35    818s]   Leaf         0.000       1.000          1        58160.000    58160    58160       0.000
[12/07 22:16:35    818s]   -----------------------------------------------------------------------------------------
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   Longest 5 runtime clustering solutions:
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   ----------------------------------------------------------------------------------
[12/07 22:16:35    818s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[12/07 22:16:35    818s]   ----------------------------------------------------------------------------------
[12/07 22:16:35    818s]    35.697      58160        0                  0          ideal_clock    ideal_clock
[12/07 22:16:35    818s]   ----------------------------------------------------------------------------------
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   Bottom-up runtime statistics:
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   -----------------------------------------------
[12/07 22:16:35    818s]   Mean      Min       Max       Std. Dev    Count
[12/07 22:16:35    818s]   -----------------------------------------------
[12/07 22:16:35    818s]   35.697    35.697    35.697     0.000         1
[12/07 22:16:35    818s]   -----------------------------------------------
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   
[12/07 22:16:35    818s]   Looking for fanout violations...
[12/07 22:16:35    818s]   Looking for fanout violations done.
[12/07 22:16:35    818s]   CongRepair After Initial Clustering...
[12/07 22:16:35    819s]   Reset timing graph...
[12/07 22:16:35    819s] Ignoring AAE DB Resetting ...
[12/07 22:16:35    819s]   Reset timing graph done.
[12/07 22:16:35    819s]   Leaving CCOpt scope - Early Global Route...
[12/07 22:16:35    819s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3285.4M, EPOCH TIME: 1733627795.994448
[12/07 22:16:35    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:58160).
[12/07 22:16:36    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:36    819s] All LLGs are deleted
[12/07 22:16:36    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:36    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:36    819s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3285.4M, EPOCH TIME: 1733627796.250546
[12/07 22:16:36    819s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3254.9M, EPOCH TIME: 1733627796.250974
[12/07 22:16:36    819s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.271, REAL:0.271, MEM:3216.9M, EPOCH TIME: 1733627796.265828
[12/07 22:16:36    819s]   Clock implementation routing...
[12/07 22:16:36    820s] Net route status summary:
[12/07 22:16:36    820s]   Clock:      1410 (unrouted=1410, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:16:36    820s]   Non-clock: 132181 (unrouted=24326, trialRouted=107855, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24298, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:16:37    821s]     Routing using eGR only...
[12/07 22:16:37    821s]       Early Global Route - eGR only step...
[12/07 22:16:37    821s] (ccopt eGR): There are 1410 nets to be routed. 0 nets have skip routing designation.
[12/07 22:16:37    821s] (ccopt eGR): There are 1410 nets for routing of which 1410 have one or more fixed wires.
[12/07 22:16:38    821s] (ccopt eGR): Start to route 1410 all nets
[12/07 22:16:38    821s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3224.31 MB )
[12/07 22:16:38    821s] (I)      ==================== Layers =====================
[12/07 22:16:38    821s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:16:38    821s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:16:38    821s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:16:38    821s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:16:38    821s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:16:38    821s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:16:38    821s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:16:38    821s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:16:38    821s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:16:38    821s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:16:38    821s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:16:38    821s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:16:38    821s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:16:38    821s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:16:38    821s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:16:38    821s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:16:38    821s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:16:38    821s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:16:38    821s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:16:38    821s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:16:38    821s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:16:38    821s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:16:38    821s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:16:38    821s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:16:38    821s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:16:38    821s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:16:38    821s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:16:38    821s] (I)      Started Import and model ( Curr Mem: 3224.31 MB )
[12/07 22:16:38    821s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:16:38    821s] (I)      == Non-default Options ==
[12/07 22:16:38    821s] (I)      Clean congestion better                            : true
[12/07 22:16:38    821s] (I)      Estimate vias on DPT layer                         : true
[12/07 22:16:38    821s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 22:16:38    821s] (I)      Layer constraints as soft constraints              : true
[12/07 22:16:38    821s] (I)      Soft top layer                                     : true
[12/07 22:16:38    821s] (I)      Skip prospective layer relax nets                  : true
[12/07 22:16:38    821s] (I)      Better NDR handling                                : true
[12/07 22:16:38    821s] (I)      Improved NDR modeling in LA                        : true
[12/07 22:16:38    821s] (I)      Routing cost fix for NDR handling                  : true
[12/07 22:16:38    821s] (I)      Block tracks for preroutes                         : true
[12/07 22:16:38    821s] (I)      Assign IRoute by net group key                     : true
[12/07 22:16:38    821s] (I)      Block unroutable channels                          : true
[12/07 22:16:38    821s] (I)      Block unroutable channels 3D                       : true
[12/07 22:16:38    821s] (I)      Bound layer relaxed segment wl                     : true
[12/07 22:16:38    821s] (I)      Blocked pin reach length threshold                 : 2
[12/07 22:16:38    821s] (I)      Check blockage within NDR space in TA              : true
[12/07 22:16:38    821s] (I)      Skip must join for term with via pillar            : true
[12/07 22:16:38    821s] (I)      Model find APA for IO pin                          : true
[12/07 22:16:38    821s] (I)      On pin location for off pin term                   : true
[12/07 22:16:38    821s] (I)      Handle EOL spacing                                 : true
[12/07 22:16:38    821s] (I)      Merge PG vias by gap                               : true
[12/07 22:16:38    821s] (I)      Maximum routing layer                              : 10
[12/07 22:16:38    821s] (I)      Route selected nets only                           : true
[12/07 22:16:38    821s] (I)      Refine MST                                         : true
[12/07 22:16:38    821s] (I)      Honor PRL                                          : true
[12/07 22:16:38    821s] (I)      Strong congestion aware                            : true
[12/07 22:16:38    821s] (I)      Improved initial location for IRoutes              : true
[12/07 22:16:38    821s] (I)      Multi panel TA                                     : true
[12/07 22:16:38    821s] (I)      Penalize wire overlap                              : true
[12/07 22:16:38    821s] (I)      Expand small instance blockage                     : true
[12/07 22:16:38    821s] (I)      Reduce via in TA                                   : true
[12/07 22:16:38    821s] (I)      SS-aware routing                                   : true
[12/07 22:16:38    821s] (I)      Improve tree edge sharing                          : true
[12/07 22:16:38    821s] (I)      Improve 2D via estimation                          : true
[12/07 22:16:38    821s] (I)      Refine Steiner tree                                : true
[12/07 22:16:38    821s] (I)      Build spine tree                                   : true
[12/07 22:16:38    821s] (I)      Model pass through capacity                        : true
[12/07 22:16:38    821s] (I)      Extend blockages by a half GCell                   : true
[12/07 22:16:38    821s] (I)      Consider pin shapes                                : true
[12/07 22:16:38    821s] (I)      Consider pin shapes for all nodes                  : true
[12/07 22:16:38    821s] (I)      Consider NR APA                                    : true
[12/07 22:16:38    821s] (I)      Consider IO pin shape                              : true
[12/07 22:16:38    821s] (I)      Fix pin connection bug                             : true
[12/07 22:16:38    821s] (I)      Consider layer RC for local wires                  : true
[12/07 22:16:38    821s] (I)      Route to clock mesh pin                            : true
[12/07 22:16:38    821s] (I)      LA-aware pin escape length                         : 2
[12/07 22:16:38    821s] (I)      Connect multiple ports                             : true
[12/07 22:16:38    821s] (I)      Split for must join                                : true
[12/07 22:16:38    821s] (I)      Number of threads                                  : 1
[12/07 22:16:38    821s] (I)      Routing effort level                               : 10000
[12/07 22:16:38    821s] (I)      Prefer layer length threshold                      : 8
[12/07 22:16:38    821s] (I)      Overflow penalty cost                              : 10
[12/07 22:16:38    821s] (I)      A-star cost                                        : 0.300000
[12/07 22:16:38    821s] (I)      Misalignment cost                                  : 10.000000
[12/07 22:16:38    821s] (I)      Threshold for short IRoute                         : 6
[12/07 22:16:38    821s] (I)      Via cost during post routing                       : 1.000000
[12/07 22:16:38    821s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 22:16:38    821s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 22:16:38    821s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 22:16:38    821s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 22:16:38    821s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 22:16:38    821s] (I)      PG-aware similar topology routing                  : true
[12/07 22:16:38    821s] (I)      Maze routing via cost fix                          : true
[12/07 22:16:38    821s] (I)      Apply PRL on PG terms                              : true
[12/07 22:16:38    821s] (I)      Apply PRL on obs objects                           : true
[12/07 22:16:38    821s] (I)      Handle range-type spacing rules                    : true
[12/07 22:16:38    821s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 22:16:38    821s] (I)      Parallel spacing query fix                         : true
[12/07 22:16:38    821s] (I)      Force source to root IR                            : true
[12/07 22:16:38    821s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 22:16:38    821s] (I)      Do not relax to DPT layer                          : true
[12/07 22:16:38    821s] (I)      No DPT in post routing                             : true
[12/07 22:16:38    821s] (I)      Modeling PG via merging fix                        : true
[12/07 22:16:38    821s] (I)      Shield aware TA                                    : true
[12/07 22:16:38    821s] (I)      Strong shield aware TA                             : true
[12/07 22:16:38    821s] (I)      Overflow calculation fix in LA                     : true
[12/07 22:16:38    821s] (I)      Post routing fix                                   : true
[12/07 22:16:38    821s] (I)      Strong post routing                                : true
[12/07 22:16:38    821s] (I)      NDR via pillar fix                                 : true
[12/07 22:16:38    821s] (I)      Violation on path threshold                        : 1
[12/07 22:16:38    821s] (I)      Pass through capacity modeling                     : true
[12/07 22:16:38    821s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 22:16:38    821s] (I)      Select term pin box for io pin                     : true
[12/07 22:16:38    821s] (I)      Penalize NDR sharing                               : true
[12/07 22:16:38    821s] (I)      Enable special modeling                            : false
[12/07 22:16:38    821s] (I)      Keep fixed segments                                : true
[12/07 22:16:38    821s] (I)      Reorder net groups by key                          : true
[12/07 22:16:38    821s] (I)      Increase net scenic ratio                          : true
[12/07 22:16:38    821s] (I)      Method to set GCell size                           : row
[12/07 22:16:38    821s] (I)      Connect multiple ports and must join fix           : true
[12/07 22:16:38    821s] (I)      Avoid high resistance layers                       : true
[12/07 22:16:38    821s] (I)      Model find APA for IO pin fix                      : true
[12/07 22:16:38    821s] (I)      Avoid connecting non-metal layers                  : true
[12/07 22:16:38    821s] (I)      Use track pitch for NDR                            : true
[12/07 22:16:38    821s] (I)      Enable layer relax to lower layer                  : true
[12/07 22:16:38    821s] (I)      Enable layer relax to upper layer                  : true
[12/07 22:16:38    821s] (I)      Top layer relaxation fix                           : true
[12/07 22:16:38    821s] (I)      Handle non-default track width                     : false
[12/07 22:16:38    821s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:16:38    821s] (I)      Use row-based GCell size
[12/07 22:16:38    821s] (I)      Use row-based GCell align
[12/07 22:16:38    821s] (I)      layer 0 area = 168000
[12/07 22:16:38    821s] (I)      layer 1 area = 208000
[12/07 22:16:38    821s] (I)      layer 2 area = 208000
[12/07 22:16:38    821s] (I)      layer 3 area = 208000
[12/07 22:16:38    821s] (I)      layer 4 area = 208000
[12/07 22:16:38    821s] (I)      layer 5 area = 208000
[12/07 22:16:38    821s] (I)      layer 6 area = 208000
[12/07 22:16:38    821s] (I)      layer 7 area = 2259999
[12/07 22:16:38    821s] (I)      layer 8 area = 2259999
[12/07 22:16:38    821s] (I)      layer 9 area = 0
[12/07 22:16:38    821s] (I)      GCell unit size   : 3600
[12/07 22:16:38    821s] (I)      GCell multiplier  : 1
[12/07 22:16:38    821s] (I)      GCell row height  : 3600
[12/07 22:16:38    821s] (I)      Actual row height : 3600
[12/07 22:16:38    821s] (I)      GCell align ref   : 4000 4000
[12/07 22:16:38    821s] [NR-eGR] Track table information for default rule: 
[12/07 22:16:38    821s] [NR-eGR] M1 has single uniform track structure
[12/07 22:16:38    821s] [NR-eGR] M2 has single uniform track structure
[12/07 22:16:38    821s] [NR-eGR] M3 has single uniform track structure
[12/07 22:16:38    821s] [NR-eGR] M4 has single uniform track structure
[12/07 22:16:38    821s] [NR-eGR] M5 has single uniform track structure
[12/07 22:16:38    821s] [NR-eGR] M6 has single uniform track structure
[12/07 22:16:38    821s] [NR-eGR] M7 has single uniform track structure
[12/07 22:16:38    821s] [NR-eGR] M8 has single uniform track structure
[12/07 22:16:38    821s] [NR-eGR] M9 has single uniform track structure
[12/07 22:16:38    821s] [NR-eGR] AP has single uniform track structure
[12/07 22:16:38    821s] (I)      ================== Default via ==================
[12/07 22:16:38    821s] (I)      +---+--------------------+----------------------+
[12/07 22:16:38    821s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 22:16:38    821s] (I)      +---+--------------------+----------------------+
[12/07 22:16:38    821s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 22:16:38    821s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 22:16:38    821s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 22:16:38    821s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 22:16:38    821s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 22:16:38    821s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 22:16:38    821s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 22:16:38    821s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 22:16:38    821s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 22:16:38    821s] (I)      +---+--------------------+----------------------+
[12/07 22:16:38    821s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:16:39    822s] [NR-eGR] Read 2209622 PG shapes
[12/07 22:16:39    822s] [NR-eGR] Read 0 clock shapes
[12/07 22:16:39    822s] [NR-eGR] Read 0 other shapes
[12/07 22:16:39    822s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:16:39    822s] [NR-eGR] #Instance Blockages : 3792
[12/07 22:16:39    822s] [NR-eGR] #PG Blockages       : 2209622
[12/07 22:16:39    822s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:16:39    822s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:16:39    822s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:16:39    822s] [NR-eGR] #Other Blockages    : 0
[12/07 22:16:39    822s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:16:39    822s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 22:16:39    822s] [NR-eGR] Read 109291 nets ( ignored 107882 )
[12/07 22:16:39    822s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 22:16:39    822s] (I)      early_global_route_priority property id does not exist.
[12/07 22:16:39    822s] (I)      Read Num Blocks=2218068  Num Prerouted Wires=0  Num CS=0
[12/07 22:16:39    822s] (I)      Layer 1 (V) : #blockages 4689 : #preroutes 0
[12/07 22:16:39    822s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/07 22:16:39    822s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/07 22:16:39    822s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/07 22:16:39    822s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/07 22:16:39    822s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 22:16:39    822s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 22:16:39    823s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:16:39    823s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:16:39    823s] (I)      Moved 0 terms for better access 
[12/07 22:16:39    823s] (I)      Number of ignored nets                =      0
[12/07 22:16:39    823s] (I)      Number of connected nets              =      0
[12/07 22:16:39    823s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 22:16:39    823s] (I)      Number of clock nets                  =   1409.  Ignored: No
[12/07 22:16:39    823s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:16:39    823s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:16:39    823s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:16:39    823s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:16:39    823s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:16:39    823s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:16:39    823s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:16:39    823s] [NR-eGR] There are 1409 clock nets ( 1409 with NDR ).
[12/07 22:16:39    823s] (I)      Ndr track 0 does not exist
[12/07 22:16:39    823s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:16:39    823s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:16:39    823s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:16:39    823s] (I)      Site width          :   400  (dbu)
[12/07 22:16:39    823s] (I)      Row height          :  3600  (dbu)
[12/07 22:16:39    823s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:16:39    823s] (I)      GCell width         :  3600  (dbu)
[12/07 22:16:39    823s] (I)      GCell height        :  3600  (dbu)
[12/07 22:16:39    823s] (I)      Grid                :   834   834    10
[12/07 22:16:39    823s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:16:39    823s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 22:16:39    823s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 22:16:39    823s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:16:39    823s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:16:39    823s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:16:39    823s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:16:39    823s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:16:39    823s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 22:16:39    823s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:16:39    823s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:16:39    823s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:16:39    823s] (I)      --------------------------------------------------------
[12/07 22:16:39    823s] 
[12/07 22:16:39    823s] [NR-eGR] ============ Routing rule table ============
[12/07 22:16:39    823s] [NR-eGR] Rule id: 0  Nets: 1409
[12/07 22:16:39    823s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 22:16:39    823s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:16:39    823s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 22:16:39    823s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 22:16:39    823s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:16:39    823s] [NR-eGR] ========================================
[12/07 22:16:39    823s] [NR-eGR] 
[12/07 22:16:39    823s] (I)      =============== Blocked Tracks ===============
[12/07 22:16:39    823s] (I)      +-------+---------+----------+---------------+
[12/07 22:16:39    823s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:16:39    823s] (I)      +-------+---------+----------+---------------+
[12/07 22:16:39    823s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:16:39    823s] (I)      |     2 | 6255000 |  1803536 |        28.83% |
[12/07 22:16:39    823s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/07 22:16:39    823s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 22:16:39    823s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/07 22:16:39    823s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/07 22:16:39    823s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 22:16:39    823s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 22:16:39    823s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 22:16:39    823s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 22:16:39    823s] (I)      +-------+---------+----------+---------------+
[12/07 22:16:39    823s] (I)      Finished Import and model ( CPU: 1.80 sec, Real: 1.80 sec, Curr Mem: 3392.09 MB )
[12/07 22:16:39    823s] (I)      Reset routing kernel
[12/07 22:16:39    823s] (I)      Started Global Routing ( Curr Mem: 3392.09 MB )
[12/07 22:16:39    823s] (I)      totalPins=60977  totalGlobalPin=60847 (99.79%)
[12/07 22:16:40    823s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/07 22:16:40    823s] [NR-eGR] Layer group 1: route 1409 net(s) in layer range [3, 4]
[12/07 22:16:40    823s] (I)      
[12/07 22:16:40    823s] (I)      ============  Phase 1a Route ============
[12/07 22:16:40    823s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:16:40    823s] (I)      Usage: 126312 = (60832 H, 65480 V) = (1.45% H, 1.45% V) = (1.095e+05um H, 1.179e+05um V)
[12/07 22:16:40    823s] (I)      
[12/07 22:16:40    823s] (I)      ============  Phase 1b Route ============
[12/07 22:16:40    823s] (I)      Usage: 126307 = (60829 H, 65478 V) = (1.45% H, 1.45% V) = (1.095e+05um H, 1.179e+05um V)
[12/07 22:16:40    823s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.273526e+05um
[12/07 22:16:40    823s] (I)      
[12/07 22:16:40    823s] (I)      ============  Phase 1c Route ============
[12/07 22:16:40    823s] (I)      Level2 Grid: 167 x 167
[12/07 22:16:40    823s] (I)      Usage: 126308 = (60830 H, 65478 V) = (1.45% H, 1.45% V) = (1.095e+05um H, 1.179e+05um V)
[12/07 22:16:40    823s] (I)      
[12/07 22:16:40    823s] (I)      ============  Phase 1d Route ============
[12/07 22:16:40    823s] (I)      Usage: 126621 = (61081 H, 65540 V) = (1.46% H, 1.45% V) = (1.099e+05um H, 1.180e+05um V)
[12/07 22:16:40    823s] (I)      
[12/07 22:16:40    823s] (I)      ============  Phase 1e Route ============
[12/07 22:16:40    823s] (I)      Usage: 126621 = (61081 H, 65540 V) = (1.46% H, 1.45% V) = (1.099e+05um H, 1.180e+05um V)
[12/07 22:16:40    823s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.279178e+05um
[12/07 22:16:40    823s] (I)      
[12/07 22:16:40    823s] (I)      ============  Phase 1f Route ============
[12/07 22:16:40    823s] (I)      Usage: 126619 = (61079 H, 65540 V) = (1.46% H, 1.45% V) = (1.099e+05um H, 1.180e+05um V)
[12/07 22:16:40    823s] (I)      
[12/07 22:16:40    823s] (I)      ============  Phase 1g Route ============
[12/07 22:16:40    823s] (I)      Usage: 124727 = (59963 H, 64764 V) = (1.43% H, 1.43% V) = (1.079e+05um H, 1.166e+05um V)
[12/07 22:16:40    823s] (I)      #Nets         : 1409
[12/07 22:16:40    823s] (I)      #Relaxed nets : 297
[12/07 22:16:40    823s] (I)      Wire length   : 99644
[12/07 22:16:40    823s] [NR-eGR] Create a new net group with 297 nets and layer range [3, 6]
[12/07 22:16:40    823s] (I)      
[12/07 22:16:40    823s] (I)      ============  Phase 1h Route ============
[12/07 22:16:40    824s] (I)      Usage: 123424 = (59328 H, 64096 V) = (1.42% H, 1.42% V) = (1.068e+05um H, 1.154e+05um V)
[12/07 22:16:40    824s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/07 22:16:40    824s] [NR-eGR] Layer group 2: route 297 net(s) in layer range [3, 6]
[12/07 22:16:40    824s] (I)      
[12/07 22:16:40    824s] (I)      ============  Phase 1a Route ============
[12/07 22:16:40    824s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:16:40    824s] (I)      Usage: 149903 = (71993 H, 77910 V) = (1.18% H, 1.04% V) = (1.296e+05um H, 1.402e+05um V)
[12/07 22:16:40    824s] (I)      
[12/07 22:16:40    824s] (I)      ============  Phase 1b Route ============
[12/07 22:16:40    824s] (I)      Usage: 149902 = (71993 H, 77909 V) = (1.18% H, 1.04% V) = (1.296e+05um H, 1.402e+05um V)
[12/07 22:16:40    824s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.698236e+05um
[12/07 22:16:40    824s] (I)      
[12/07 22:16:40    824s] (I)      ============  Phase 1c Route ============
[12/07 22:16:40    824s] (I)      Level2 Grid: 167 x 167
[12/07 22:16:40    824s] (I)      Usage: 149902 = (71993 H, 77909 V) = (1.18% H, 1.04% V) = (1.296e+05um H, 1.402e+05um V)
[12/07 22:16:40    824s] (I)      
[12/07 22:16:40    824s] (I)      ============  Phase 1d Route ============
[12/07 22:16:41    824s] (I)      Usage: 149982 = (72058 H, 77924 V) = (1.18% H, 1.04% V) = (1.297e+05um H, 1.403e+05um V)
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1e Route ============
[12/07 22:16:41    824s] (I)      Usage: 149982 = (72058 H, 77924 V) = (1.18% H, 1.04% V) = (1.297e+05um H, 1.403e+05um V)
[12/07 22:16:41    824s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.699676e+05um
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1f Route ============
[12/07 22:16:41    824s] (I)      Usage: 149986 = (72063 H, 77923 V) = (1.18% H, 1.04% V) = (1.297e+05um H, 1.403e+05um V)
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1g Route ============
[12/07 22:16:41    824s] (I)      Usage: 148583 = (71331 H, 77252 V) = (1.17% H, 1.03% V) = (1.284e+05um H, 1.391e+05um V)
[12/07 22:16:41    824s] (I)      #Nets         : 297
[12/07 22:16:41    824s] (I)      #Relaxed nets : 278
[12/07 22:16:41    824s] (I)      Wire length   : 1635
[12/07 22:16:41    824s] [NR-eGR] Create a new net group with 278 nets and layer range [3, 8]
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1h Route ============
[12/07 22:16:41    824s] (I)      Usage: 147440 = (70772 H, 76668 V) = (1.16% H, 1.02% V) = (1.274e+05um H, 1.380e+05um V)
[12/07 22:16:41    824s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/07 22:16:41    824s] [NR-eGR] Layer group 3: route 278 net(s) in layer range [3, 8]
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1a Route ============
[12/07 22:16:41    824s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:16:41    824s] (I)      Usage: 172274 = (82624 H, 89650 V) = (0.67% H, 0.99% V) = (1.487e+05um H, 1.614e+05um V)
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1b Route ============
[12/07 22:16:41    824s] (I)      Usage: 172273 = (82623 H, 89650 V) = (0.67% H, 0.99% V) = (1.487e+05um H, 1.614e+05um V)
[12/07 22:16:41    824s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.100914e+05um
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1c Route ============
[12/07 22:16:41    824s] (I)      Level2 Grid: 167 x 167
[12/07 22:16:41    824s] (I)      Usage: 172273 = (82623 H, 89650 V) = (0.67% H, 0.99% V) = (1.487e+05um H, 1.614e+05um V)
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1d Route ============
[12/07 22:16:41    824s] (I)      Usage: 172277 = (82626 H, 89651 V) = (0.67% H, 0.99% V) = (1.487e+05um H, 1.614e+05um V)
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1e Route ============
[12/07 22:16:41    824s] (I)      Usage: 172277 = (82626 H, 89651 V) = (0.67% H, 0.99% V) = (1.487e+05um H, 1.614e+05um V)
[12/07 22:16:41    824s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.100986e+05um
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1f Route ============
[12/07 22:16:41    824s] (I)      Usage: 172277 = (82626 H, 89651 V) = (0.67% H, 0.99% V) = (1.487e+05um H, 1.614e+05um V)
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1g Route ============
[12/07 22:16:41    824s] (I)      Usage: 171061 = (82116 H, 88945 V) = (0.67% H, 0.98% V) = (1.478e+05um H, 1.601e+05um V)
[12/07 22:16:41    824s] (I)      #Nets         : 278
[12/07 22:16:41    824s] (I)      #Relaxed nets : 252
[12/07 22:16:41    824s] (I)      Wire length   : 2433
[12/07 22:16:41    824s] [NR-eGR] Create a new net group with 252 nets and layer range [3, 10]
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1h Route ============
[12/07 22:16:41    824s] (I)      Usage: 170130 = (81681 H, 88449 V) = (0.66% H, 0.98% V) = (1.470e+05um H, 1.592e+05um V)
[12/07 22:16:41    824s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/07 22:16:41    824s] [NR-eGR] Layer group 4: route 252 net(s) in layer range [3, 10]
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1a Route ============
[12/07 22:16:41    824s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:16:41    824s] (I)      Usage: 192513 = (92359 H, 100154 V) = (0.66% H, 1.08% V) = (1.662e+05um H, 1.803e+05um V)
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1b Route ============
[12/07 22:16:41    824s] (I)      Usage: 192512 = (92358 H, 100154 V) = (0.66% H, 1.08% V) = (1.662e+05um H, 1.803e+05um V)
[12/07 22:16:41    824s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.465216e+05um
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1c Route ============
[12/07 22:16:41    824s] (I)      Level2 Grid: 167 x 167
[12/07 22:16:41    824s] (I)      Usage: 192512 = (92358 H, 100154 V) = (0.66% H, 1.08% V) = (1.662e+05um H, 1.803e+05um V)
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1d Route ============
[12/07 22:16:41    824s] (I)      Usage: 192516 = (92359 H, 100157 V) = (0.66% H, 1.08% V) = (1.662e+05um H, 1.803e+05um V)
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1e Route ============
[12/07 22:16:41    824s] (I)      Usage: 192516 = (92359 H, 100157 V) = (0.66% H, 1.08% V) = (1.662e+05um H, 1.803e+05um V)
[12/07 22:16:41    824s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.465288e+05um
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1f Route ============
[12/07 22:16:41    824s] (I)      Usage: 192517 = (92360 H, 100157 V) = (0.66% H, 1.08% V) = (1.662e+05um H, 1.803e+05um V)
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1g Route ============
[12/07 22:16:41    824s] (I)      Usage: 191334 = (91860 H, 99474 V) = (0.66% H, 1.07% V) = (1.653e+05um H, 1.791e+05um V)
[12/07 22:16:41    824s] (I)      #Nets         : 252
[12/07 22:16:41    824s] (I)      #Relaxed nets : 241
[12/07 22:16:41    824s] (I)      Wire length   : 1111
[12/07 22:16:41    824s] [NR-eGR] Create a new net group with 241 nets and layer range [2, 10]
[12/07 22:16:41    824s] (I)      
[12/07 22:16:41    824s] (I)      ============  Phase 1h Route ============
[12/07 22:16:41    824s] (I)      Usage: 191335 = (91869 H, 99466 V) = (0.66% H, 1.07% V) = (1.654e+05um H, 1.790e+05um V)
[12/07 22:16:41    825s] (I)      total 2D Cap : 27655743 = (13910794 H, 13744949 V)
[12/07 22:16:41    825s] [NR-eGR] Layer group 5: route 241 net(s) in layer range [2, 10]
[12/07 22:16:41    825s] (I)      
[12/07 22:16:41    825s] (I)      ============  Phase 1a Route ============
[12/07 22:16:41    825s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 283
[12/07 22:16:41    825s] (I)      Usage: 233106 = (111992 H, 121114 V) = (0.81% H, 0.88% V) = (2.016e+05um H, 2.180e+05um V)
[12/07 22:16:41    825s] (I)      
[12/07 22:16:41    825s] (I)      ============  Phase 1b Route ============
[12/07 22:16:41    825s] (I)      Usage: 233106 = (111992 H, 121114 V) = (0.81% H, 0.88% V) = (2.016e+05um H, 2.180e+05um V)
[12/07 22:16:41    825s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.195908e+05um
[12/07 22:16:41    825s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 22:16:41    825s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 22:16:41    825s] (I)      
[12/07 22:16:41    825s] (I)      ============  Phase 1c Route ============
[12/07 22:16:41    825s] (I)      Level2 Grid: 167 x 167
[12/07 22:16:41    825s] (I)      Usage: 233106 = (111992 H, 121114 V) = (0.81% H, 0.88% V) = (2.016e+05um H, 2.180e+05um V)
[12/07 22:16:41    825s] (I)      
[12/07 22:16:41    825s] (I)      ============  Phase 1d Route ============
[12/07 22:16:41    825s] (I)      Usage: 233106 = (111992 H, 121114 V) = (0.81% H, 0.88% V) = (2.016e+05um H, 2.180e+05um V)
[12/07 22:16:41    825s] (I)      
[12/07 22:16:41    825s] (I)      ============  Phase 1e Route ============
[12/07 22:16:41    825s] (I)      Usage: 233106 = (111992 H, 121114 V) = (0.81% H, 0.88% V) = (2.016e+05um H, 2.180e+05um V)
[12/07 22:16:41    825s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.195908e+05um
[12/07 22:16:41    825s] (I)      
[12/07 22:16:41    825s] (I)      ============  Phase 1f Route ============
[12/07 22:16:41    825s] (I)      Usage: 233106 = (111992 H, 121114 V) = (0.81% H, 0.88% V) = (2.016e+05um H, 2.180e+05um V)
[12/07 22:16:41    825s] (I)      
[12/07 22:16:41    825s] (I)      ============  Phase 1g Route ============
[12/07 22:16:41    825s] (I)      Usage: 233013 = (111933 H, 121080 V) = (0.80% H, 0.88% V) = (2.015e+05um H, 2.179e+05um V)
[12/07 22:16:41    825s] (I)      
[12/07 22:16:41    825s] (I)      ============  Phase 1h Route ============
[12/07 22:16:41    825s] (I)      Usage: 233025 = (111932 H, 121093 V) = (0.80% H, 0.88% V) = (2.015e+05um H, 2.180e+05um V)
[12/07 22:16:41    825s] (I)      
[12/07 22:16:41    825s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 22:16:41    825s] [NR-eGR]                        OverCon            
[12/07 22:16:41    825s] [NR-eGR]                         #Gcell     %Gcell
[12/07 22:16:41    825s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 22:16:41    825s] [NR-eGR] ----------------------------------------------
[12/07 22:16:41    825s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 22:16:41    825s] [NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/07 22:16:41    825s] [NR-eGR]      M3 ( 3)         3( 0.00%)   ( 0.00%) 
[12/07 22:16:41    825s] [NR-eGR]      M4 ( 4)        39( 0.01%)   ( 0.01%) 
[12/07 22:16:41    825s] [NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[12/07 22:16:41    825s] [NR-eGR]      M6 ( 6)         2( 0.00%)   ( 0.00%) 
[12/07 22:16:41    825s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 22:16:41    825s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 22:16:41    825s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 22:16:41    825s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 22:16:41    825s] [NR-eGR] ----------------------------------------------
[12/07 22:16:41    825s] [NR-eGR]        Total        47( 0.00%)   ( 0.00%) 
[12/07 22:16:41    825s] [NR-eGR] 
[12/07 22:16:41    825s] (I)      Finished Global Routing ( CPU: 2.08 sec, Real: 2.09 sec, Curr Mem: 3392.09 MB )
[12/07 22:16:42    825s] (I)      total 2D Cap : 28267361 = (14218329 H, 14049032 V)
[12/07 22:16:42    825s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 22:16:42    825s] (I)      ============= Track Assignment ============
[12/07 22:16:42    825s] (I)      Started Track Assignment (1T) ( Curr Mem: 3392.09 MB )
[12/07 22:16:42    825s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 22:16:42    825s] (I)      Run Multi-thread track assignment
[12/07 22:16:42    826s] (I)      Finished Track Assignment (1T) ( CPU: 0.64 sec, Real: 0.64 sec, Curr Mem: 3392.09 MB )
[12/07 22:16:42    826s] (I)      Started Export ( Curr Mem: 3392.09 MB )
[12/07 22:16:42    826s] [NR-eGR]             Length (um)     Vias 
[12/07 22:16:42    826s] [NR-eGR] ---------------------------------
[12/07 22:16:42    826s] [NR-eGR]  M1  (1H)             0   465535 
[12/07 22:16:42    826s] [NR-eGR]  M2  (2V)        942077   707372 
[12/07 22:16:42    826s] [NR-eGR]  M3  (3H)       1413818   181961 
[12/07 22:16:42    826s] [NR-eGR]  M4  (4V)       1018642    85239 
[12/07 22:16:42    826s] [NR-eGR]  M5  (5H)        286222    54214 
[12/07 22:16:42    826s] [NR-eGR]  M6  (6V)        452980    52192 
[12/07 22:16:42    826s] [NR-eGR]  M7  (7H)       1111188     5788 
[12/07 22:16:42    826s] [NR-eGR]  M8  (8V)        452181      951 
[12/07 22:16:42    826s] [NR-eGR]  M9  (9H)         56127        0 
[12/07 22:16:42    826s] [NR-eGR]  AP  (10V)            0        0 
[12/07 22:16:42    826s] [NR-eGR] ---------------------------------
[12/07 22:16:42    826s] [NR-eGR]      Total      5733235  1553252 
[12/07 22:16:42    826s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:16:42    826s] [NR-eGR] Total half perimeter of net bounding box: 5406958um
[12/07 22:16:42    826s] [NR-eGR] Total length: 5733235um, number of vias: 1553252
[12/07 22:16:42    826s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:16:42    826s] [NR-eGR] Total eGR-routed clock nets wire length: 238071um, number of vias: 169176
[12/07 22:16:42    826s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:16:43    826s] [NR-eGR] Report for selected net(s) only.
[12/07 22:16:43    826s] [NR-eGR]             Length (um)    Vias 
[12/07 22:16:43    826s] [NR-eGR] --------------------------------
[12/07 22:16:43    826s] [NR-eGR]  M1  (1H)             0   60977 
[12/07 22:16:43    826s] [NR-eGR]  M2  (2V)         58184   79131 
[12/07 22:16:43    826s] [NR-eGR]  M3  (3H)        116443   28537 
[12/07 22:16:43    826s] [NR-eGR]  M4  (4V)         62571     193 
[12/07 22:16:43    826s] [NR-eGR]  M5  (5H)            47     136 
[12/07 22:16:43    826s] [NR-eGR]  M6  (6V)            48     134 
[12/07 22:16:43    826s] [NR-eGR]  M7  (7H)           572      68 
[12/07 22:16:43    826s] [NR-eGR]  M8  (8V)           206       0 
[12/07 22:16:43    826s] [NR-eGR]  M9  (9H)             0       0 
[12/07 22:16:43    826s] [NR-eGR]  AP  (10V)            0       0 
[12/07 22:16:43    826s] [NR-eGR] --------------------------------
[12/07 22:16:43    826s] [NR-eGR]      Total       238071  169176 
[12/07 22:16:43    826s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:16:43    826s] [NR-eGR] Total half perimeter of net bounding box: 99065um
[12/07 22:16:43    826s] [NR-eGR] Total length: 238071um, number of vias: 169176
[12/07 22:16:43    826s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:16:43    826s] [NR-eGR] Total routed clock nets wire length: 238071um, number of vias: 169176
[12/07 22:16:43    826s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:16:43    826s] (I)      Finished Export ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 3392.09 MB )
[12/07 22:16:43    826s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.24 sec, Real: 5.26 sec, Curr Mem: 3269.09 MB )
[12/07 22:16:43    826s] (I)      ======================================== Runtime Summary ========================================
[12/07 22:16:43    826s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 22:16:43    826s] (I)      -------------------------------------------------------------------------------------------------
[12/07 22:16:43    826s] (I)       Early Global Route kernel                   100.00%  440.67 sec  445.93 sec  5.26 sec  5.24 sec 
[12/07 22:16:43    826s] (I)       +-Import and model                           34.33%  440.67 sec  442.48 sec  1.80 sec  1.80 sec 
[12/07 22:16:43    826s] (I)       | +-Create place DB                           8.36%  440.67 sec  441.11 sec  0.44 sec  0.44 sec 
[12/07 22:16:43    826s] (I)       | | +-Import place data                       8.36%  440.67 sec  441.11 sec  0.44 sec  0.44 sec 
[12/07 22:16:43    826s] (I)       | | | +-Read instances and placement          1.94%  440.67 sec  440.78 sec  0.10 sec  0.10 sec 
[12/07 22:16:43    826s] (I)       | | | +-Read nets                             6.42%  440.78 sec  441.11 sec  0.34 sec  0.34 sec 
[12/07 22:16:43    826s] (I)       | +-Create route DB                          24.66%  441.11 sec  442.41 sec  1.30 sec  1.29 sec 
[12/07 22:16:43    826s] (I)       | | +-Import route data (1T)                 24.64%  441.12 sec  442.41 sec  1.30 sec  1.29 sec 
[12/07 22:16:43    826s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.38%  441.16 sec  441.65 sec  0.49 sec  0.49 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Read routing blockages              0.00%  441.16 sec  441.16 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Read instance blockages             0.37%  441.16 sec  441.18 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Read PG blockages                   8.96%  441.18 sec  441.65 sec  0.47 sec  0.47 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Read clock blockages                0.00%  441.65 sec  441.65 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Read other blockages                0.00%  441.65 sec  441.65 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Read halo blockages                 0.04%  441.65 sec  441.65 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Read boundary cut boxes             0.00%  441.65 sec  441.65 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Read blackboxes                       0.00%  441.65 sec  441.65 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Read prerouted                        0.65%  441.65 sec  441.68 sec  0.03 sec  0.03 sec 
[12/07 22:16:43    826s] (I)       | | | +-Read unlegalized nets                 0.44%  441.68 sec  441.71 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | +-Read nets                             0.09%  441.71 sec  441.71 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Set up via pillars                    0.00%  441.72 sec  441.72 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Initialize 3D grid graph              0.48%  441.72 sec  441.75 sec  0.03 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | +-Model blockage capacity              12.05%  441.75 sec  442.38 sec  0.63 sec  0.63 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Initialize 3D capacity             11.30%  441.75 sec  442.34 sec  0.59 sec  0.59 sec 
[12/07 22:16:43    826s] (I)       | | | +-Move terms for access (1T)            0.54%  442.38 sec  442.41 sec  0.03 sec  0.03 sec 
[12/07 22:16:43    826s] (I)       | +-Read aux data                             0.00%  442.41 sec  442.41 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | +-Others data preparation                   0.04%  442.41 sec  442.41 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | +-Create route kernel                       0.94%  442.41 sec  442.46 sec  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)       +-Global Routing                             39.71%  442.48 sec  444.57 sec  2.09 sec  2.08 sec 
[12/07 22:16:43    826s] (I)       | +-Initialization                            0.18%  442.48 sec  442.49 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | +-Net group 1                              18.24%  442.49 sec  443.45 sec  0.96 sec  0.96 sec 
[12/07 22:16:43    826s] (I)       | | +-Generate topology                       4.99%  442.49 sec  442.75 sec  0.26 sec  0.26 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1a                                1.04%  442.80 sec  442.85 sec  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)       | | | +-Pattern routing (1T)                  0.36%  442.81 sec  442.83 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.32%  442.83 sec  442.85 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1b                                0.86%  442.85 sec  442.90 sec  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)       | | | +-Monotonic routing (1T)                0.42%  442.85 sec  442.87 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1c                                0.28%  442.90 sec  442.91 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Two level Routing                     0.28%  442.90 sec  442.91 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Two Level Routing (Regular)         0.11%  442.90 sec  442.91 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  442.91 sec  442.91 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1d                                2.43%  442.91 sec  443.04 sec  0.13 sec  0.13 sec 
[12/07 22:16:43    826s] (I)       | | | +-Detoured routing (1T)                 2.43%  442.91 sec  443.04 sec  0.13 sec  0.13 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1e                                0.04%  443.04 sec  443.04 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Route legalization                    0.00%  443.04 sec  443.04 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1f                                1.35%  443.04 sec  443.11 sec  0.07 sec  0.07 sec 
[12/07 22:16:43    826s] (I)       | | | +-Congestion clean                      1.35%  443.04 sec  443.11 sec  0.07 sec  0.07 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1g                                2.18%  443.11 sec  443.23 sec  0.11 sec  0.11 sec 
[12/07 22:16:43    826s] (I)       | | | +-Post Routing                          2.18%  443.11 sec  443.23 sec  0.11 sec  0.11 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1h                                1.75%  443.25 sec  443.34 sec  0.09 sec  0.09 sec 
[12/07 22:16:43    826s] (I)       | | | +-Post Routing                          1.73%  443.25 sec  443.34 sec  0.09 sec  0.09 sec 
[12/07 22:16:43    826s] (I)       | | +-Layer assignment (1T)                   1.97%  443.34 sec  443.44 sec  0.10 sec  0.10 sec 
[12/07 22:16:43    826s] (I)       | +-Net group 2                               5.42%  443.45 sec  443.73 sec  0.29 sec  0.28 sec 
[12/07 22:16:43    826s] (I)       | | +-Generate topology                       1.18%  443.45 sec  443.51 sec  0.06 sec  0.06 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1a                                0.35%  443.56 sec  443.58 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | +-Pattern routing (1T)                  0.12%  443.57 sec  443.57 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  443.57 sec  443.58 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1b                                0.23%  443.58 sec  443.60 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Monotonic routing (1T)                0.11%  443.58 sec  443.59 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1c                                0.21%  443.60 sec  443.61 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Two level Routing                     0.21%  443.60 sec  443.61 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  443.60 sec  443.60 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  443.60 sec  443.61 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1d                                1.00%  443.61 sec  443.66 sec  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)       | | | +-Detoured routing (1T)                 1.00%  443.61 sec  443.66 sec  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1e                                0.04%  443.66 sec  443.66 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Route legalization                    0.00%  443.66 sec  443.66 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1f                                0.46%  443.66 sec  443.69 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | +-Congestion clean                      0.46%  443.66 sec  443.69 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1g                                0.52%  443.69 sec  443.71 sec  0.03 sec  0.03 sec 
[12/07 22:16:43    826s] (I)       | | | +-Post Routing                          0.52%  443.69 sec  443.71 sec  0.03 sec  0.03 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1h                                0.15%  443.72 sec  443.72 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Post Routing                          0.15%  443.72 sec  443.72 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Layer assignment (1T)                   0.18%  443.72 sec  443.73 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | +-Net group 3                               4.21%  443.73 sec  443.95 sec  0.22 sec  0.22 sec 
[12/07 22:16:43    826s] (I)       | | +-Generate topology                       1.06%  443.73 sec  443.79 sec  0.06 sec  0.06 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1a                                0.31%  443.86 sec  443.87 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | +-Pattern routing (1T)                  0.10%  443.86 sec  443.87 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.15%  443.87 sec  443.87 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1b                                0.22%  443.87 sec  443.89 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Monotonic routing (1T)                0.10%  443.87 sec  443.88 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1c                                0.21%  443.89 sec  443.90 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Two level Routing                     0.21%  443.89 sec  443.90 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  443.89 sec  443.89 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  443.89 sec  443.90 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1d                                0.21%  443.90 sec  443.91 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Detoured routing (1T)                 0.21%  443.90 sec  443.91 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1e                                0.04%  443.91 sec  443.91 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Route legalization                    0.00%  443.91 sec  443.91 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1f                                0.00%  443.91 sec  443.91 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1g                                0.46%  443.91 sec  443.94 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | +-Post Routing                          0.46%  443.91 sec  443.94 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1h                                0.10%  443.94 sec  443.94 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Post Routing                          0.10%  443.94 sec  443.94 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Layer assignment (1T)                   0.20%  443.94 sec  443.95 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | +-Net group 4                               5.26%  443.95 sec  444.23 sec  0.28 sec  0.28 sec 
[12/07 22:16:43    826s] (I)       | | +-Generate topology                       0.97%  443.95 sec  444.01 sec  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1a                                0.30%  444.10 sec  444.11 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | +-Pattern routing (1T)                  0.10%  444.10 sec  444.10 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  444.10 sec  444.11 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1b                                0.21%  444.11 sec  444.12 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Monotonic routing (1T)                0.10%  444.11 sec  444.12 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1c                                0.21%  444.12 sec  444.13 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Two level Routing                     0.21%  444.12 sec  444.13 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  444.13 sec  444.13 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  444.13 sec  444.13 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1d                                0.97%  444.13 sec  444.18 sec  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)       | | | +-Detoured routing (1T)                 0.97%  444.13 sec  444.18 sec  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1e                                0.04%  444.18 sec  444.19 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Route legalization                    0.00%  444.18 sec  444.18 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1f                                0.18%  444.19 sec  444.20 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Congestion clean                      0.18%  444.19 sec  444.20 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1g                                0.43%  444.20 sec  444.22 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | +-Post Routing                          0.43%  444.20 sec  444.22 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1h                                0.14%  444.22 sec  444.23 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Post Routing                          0.14%  444.22 sec  444.23 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Layer assignment (1T)                   0.06%  444.23 sec  444.23 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | +-Net group 5                               4.86%  444.23 sec  444.49 sec  0.26 sec  0.25 sec 
[12/07 22:16:43    826s] (I)       | | +-Generate topology                       0.00%  444.23 sec  444.23 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1a                                0.31%  444.33 sec  444.35 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       | | | +-Pattern routing (1T)                  0.07%  444.34 sec  444.34 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  444.34 sec  444.35 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Add via demand to 2D                  0.09%  444.35 sec  444.35 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1b                                0.17%  444.35 sec  444.36 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Monotonic routing (1T)                0.06%  444.35 sec  444.35 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1c                                0.21%  444.36 sec  444.37 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Two level Routing                     0.21%  444.36 sec  444.37 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  444.37 sec  444.37 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  444.37 sec  444.37 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1d                                0.07%  444.37 sec  444.38 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Detoured routing (1T)                 0.07%  444.37 sec  444.38 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1e                                0.04%  444.38 sec  444.38 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Route legalization                    0.00%  444.38 sec  444.38 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1f                                0.06%  444.38 sec  444.38 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | | +-Congestion clean                      0.06%  444.38 sec  444.38 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1g                                0.15%  444.38 sec  444.39 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Post Routing                          0.15%  444.38 sec  444.39 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Phase 1h                                0.14%  444.39 sec  444.40 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | | +-Post Routing                          0.14%  444.39 sec  444.40 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | | +-Layer assignment (1T)                   0.68%  444.45 sec  444.48 sec  0.04 sec  0.04 sec 
[12/07 22:16:43    826s] (I)       +-Export 3D cong map                          3.94%  444.57 sec  444.77 sec  0.21 sec  0.21 sec 
[12/07 22:16:43    826s] (I)       | +-Export 2D cong map                        0.30%  444.76 sec  444.77 sec  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)       +-Extract Global 3D Wires                     0.04%  444.77 sec  444.78 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       +-Track Assignment (1T)                      12.16%  444.78 sec  445.42 sec  0.64 sec  0.64 sec 
[12/07 22:16:43    826s] (I)       | +-Initialization                            0.00%  444.78 sec  444.78 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       | +-Track Assignment Kernel                  12.13%  444.78 sec  445.41 sec  0.64 sec  0.64 sec 
[12/07 22:16:43    826s] (I)       | +-Free Memory                               0.00%  445.42 sec  445.42 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       +-Export                                      9.52%  445.42 sec  445.92 sec  0.50 sec  0.50 sec 
[12/07 22:16:43    826s] (I)       | +-Export DB wires                           1.19%  445.42 sec  445.48 sec  0.06 sec  0.06 sec 
[12/07 22:16:43    826s] (I)       | | +-Export all nets                         0.94%  445.42 sec  445.47 sec  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)       | | +-Set wire vias                           0.19%  445.47 sec  445.48 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)       | +-Report wirelength                         3.87%  445.48 sec  445.68 sec  0.20 sec  0.20 sec 
[12/07 22:16:43    826s] (I)       | +-Update net boxes                          4.45%  445.68 sec  445.92 sec  0.23 sec  0.23 sec 
[12/07 22:16:43    826s] (I)       | +-Update timing                             0.00%  445.92 sec  445.92 sec  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)       +-Postprocess design                          0.14%  445.92 sec  445.92 sec  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)      ======================= Summary by functions ========================
[12/07 22:16:43    826s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 22:16:43    826s] (I)      ---------------------------------------------------------------------
[12/07 22:16:43    826s] (I)        0  Early Global Route kernel           100.00%  5.26 sec  5.24 sec 
[12/07 22:16:43    826s] (I)        1  Global Routing                       39.71%  2.09 sec  2.08 sec 
[12/07 22:16:43    826s] (I)        1  Import and model                     34.33%  1.80 sec  1.80 sec 
[12/07 22:16:43    826s] (I)        1  Track Assignment (1T)                12.16%  0.64 sec  0.64 sec 
[12/07 22:16:43    826s] (I)        1  Export                                9.52%  0.50 sec  0.50 sec 
[12/07 22:16:43    826s] (I)        1  Export 3D cong map                    3.94%  0.21 sec  0.21 sec 
[12/07 22:16:43    826s] (I)        1  Postprocess design                    0.14%  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        2  Create route DB                      24.66%  1.30 sec  1.29 sec 
[12/07 22:16:43    826s] (I)        2  Net group 1                          18.24%  0.96 sec  0.96 sec 
[12/07 22:16:43    826s] (I)        2  Track Assignment Kernel              12.13%  0.64 sec  0.64 sec 
[12/07 22:16:43    826s] (I)        2  Create place DB                       8.36%  0.44 sec  0.44 sec 
[12/07 22:16:43    826s] (I)        2  Net group 2                           5.42%  0.29 sec  0.28 sec 
[12/07 22:16:43    826s] (I)        2  Net group 4                           5.26%  0.28 sec  0.28 sec 
[12/07 22:16:43    826s] (I)        2  Net group 5                           4.86%  0.26 sec  0.25 sec 
[12/07 22:16:43    826s] (I)        2  Update net boxes                      4.45%  0.23 sec  0.23 sec 
[12/07 22:16:43    826s] (I)        2  Net group 3                           4.21%  0.22 sec  0.22 sec 
[12/07 22:16:43    826s] (I)        2  Report wirelength                     3.87%  0.20 sec  0.20 sec 
[12/07 22:16:43    826s] (I)        2  Export DB wires                       1.19%  0.06 sec  0.06 sec 
[12/07 22:16:43    826s] (I)        2  Create route kernel                   0.94%  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)        2  Export 2D cong map                    0.30%  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)        2  Initialization                        0.18%  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        3  Import route data (1T)               24.64%  1.30 sec  1.29 sec 
[12/07 22:16:43    826s] (I)        3  Import place data                     8.36%  0.44 sec  0.44 sec 
[12/07 22:16:43    826s] (I)        3  Generate topology                     8.20%  0.43 sec  0.43 sec 
[12/07 22:16:43    826s] (I)        3  Phase 1d                              4.69%  0.25 sec  0.25 sec 
[12/07 22:16:43    826s] (I)        3  Phase 1g                              3.74%  0.20 sec  0.20 sec 
[12/07 22:16:43    826s] (I)        3  Layer assignment (1T)                 3.10%  0.16 sec  0.16 sec 
[12/07 22:16:43    826s] (I)        3  Phase 1a                              2.31%  0.12 sec  0.12 sec 
[12/07 22:16:43    826s] (I)        3  Phase 1h                              2.28%  0.12 sec  0.12 sec 
[12/07 22:16:43    826s] (I)        3  Phase 1f                              2.05%  0.11 sec  0.11 sec 
[12/07 22:16:43    826s] (I)        3  Phase 1b                              1.70%  0.09 sec  0.09 sec 
[12/07 22:16:43    826s] (I)        3  Phase 1c                              1.13%  0.06 sec  0.06 sec 
[12/07 22:16:43    826s] (I)        3  Export all nets                       0.94%  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)        3  Set wire vias                         0.19%  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)        3  Phase 1e                              0.19%  0.01 sec  0.01 sec 
[12/07 22:16:43    826s] (I)        4  Model blockage capacity              12.05%  0.63 sec  0.63 sec 
[12/07 22:16:43    826s] (I)        4  Read blockages ( Layer 2-10 )         9.38%  0.49 sec  0.49 sec 
[12/07 22:16:43    826s] (I)        4  Read nets                             6.51%  0.34 sec  0.34 sec 
[12/07 22:16:43    826s] (I)        4  Post Routing                          5.99%  0.32 sec  0.31 sec 
[12/07 22:16:43    826s] (I)        4  Detoured routing (1T)                 4.68%  0.25 sec  0.24 sec 
[12/07 22:16:43    826s] (I)        4  Congestion clean                      2.05%  0.11 sec  0.11 sec 
[12/07 22:16:43    826s] (I)        4  Read instances and placement          1.94%  0.10 sec  0.10 sec 
[12/07 22:16:43    826s] (I)        4  Two level Routing                     1.12%  0.06 sec  0.06 sec 
[12/07 22:16:43    826s] (I)        4  Pattern Routing Avoiding Blockages    0.90%  0.05 sec  0.05 sec 
[12/07 22:16:43    826s] (I)        4  Monotonic routing (1T)                0.79%  0.04 sec  0.04 sec 
[12/07 22:16:43    826s] (I)        4  Pattern routing (1T)                  0.75%  0.04 sec  0.04 sec 
[12/07 22:16:43    826s] (I)        4  Read prerouted                        0.65%  0.03 sec  0.03 sec 
[12/07 22:16:43    826s] (I)        4  Move terms for access (1T)            0.54%  0.03 sec  0.03 sec 
[12/07 22:16:43    826s] (I)        4  Initialize 3D grid graph              0.48%  0.03 sec  0.02 sec 
[12/07 22:16:43    826s] (I)        4  Read unlegalized nets                 0.44%  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)        4  Add via demand to 2D                  0.09%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        5  Initialize 3D capacity               11.30%  0.59 sec  0.59 sec 
[12/07 22:16:43    826s] (I)        5  Read PG blockages                     8.96%  0.47 sec  0.47 sec 
[12/07 22:16:43    826s] (I)        5  Read instance blockages               0.37%  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)        5  Two Level Routing (Regular)           0.35%  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)        5  Two Level Routing (Strong)            0.31%  0.02 sec  0.02 sec 
[12/07 22:16:43    826s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 22:16:43    826s]       Early Global Route - eGR only step done. (took cpu=0:00:05.8 real=0:00:05.8)
[12/07 22:16:43    826s]     Routing using eGR only done.
[12/07 22:16:43    827s] Net route status summary:
[12/07 22:16:43    827s]   Clock:      1410 (unrouted=1, trialRouted=0, noStatus=0, routed=1409, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:16:43    827s]   Non-clock: 132181 (unrouted=24326, trialRouted=107855, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24298, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:16:43    827s] 
[12/07 22:16:43    827s] CCOPT: Done with clock implementation routing.
[12/07 22:16:43    827s] 
[12/07 22:16:43    827s]   Clock implementation routing done.
[12/07 22:16:43    827s]   Fixed 1409 wires.
[12/07 22:16:43    827s]   CCOpt: Starting congestion repair using flow wrapper...
[12/07 22:16:43    827s]     Congestion Repair...
[12/07 22:16:43    827s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:13:47.2/0:13:52.6 (1.0), mem = 3269.1M
[12/07 22:16:43    827s] Info: Disable timing driven in postCTS congRepair.
[12/07 22:16:43    827s] 
[12/07 22:16:43    827s] Starting congRepair ...
[12/07 22:16:43    827s] User Input Parameters:
[12/07 22:16:43    827s] - Congestion Driven    : On
[12/07 22:16:43    827s] - Timing Driven        : Off
[12/07 22:16:43    827s] - Area-Violation Based : On
[12/07 22:16:43    827s] - Start Rollback Level : -5
[12/07 22:16:43    827s] - Legalized            : On
[12/07 22:16:43    827s] - Window Based         : Off
[12/07 22:16:43    827s] - eDen incr mode       : Off
[12/07 22:16:43    827s] - Small incr mode      : Off
[12/07 22:16:43    827s] 
[12/07 22:16:43    827s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3269.1M, EPOCH TIME: 1733627803.907654
[12/07 22:16:43    827s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.025, REAL:0.025, MEM:3269.1M, EPOCH TIME: 1733627803.932583
[12/07 22:16:43    827s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3269.1M, EPOCH TIME: 1733627803.932657
[12/07 22:16:43    827s] Starting Early Global Route congestion estimation: mem = 3269.1M
[12/07 22:16:43    827s] (I)      ==================== Layers =====================
[12/07 22:16:43    827s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:16:43    827s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:16:43    827s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:16:43    827s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:16:43    827s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:16:43    827s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:16:43    827s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:16:43    827s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:16:43    827s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:16:43    827s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:16:43    827s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:16:43    827s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:16:43    827s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:16:43    827s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:16:43    827s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:16:43    827s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:16:43    827s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:16:43    827s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:16:43    827s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:16:43    827s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:16:43    827s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:16:43    827s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:16:43    827s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:16:43    827s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:16:43    827s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:16:43    827s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:16:43    827s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:16:43    827s] (I)      Started Import and model ( Curr Mem: 3269.09 MB )
[12/07 22:16:43    827s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:16:44    827s] (I)      == Non-default Options ==
[12/07 22:16:44    827s] (I)      Maximum routing layer                              : 10
[12/07 22:16:44    827s] (I)      Number of threads                                  : 1
[12/07 22:16:44    827s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 22:16:44    827s] (I)      Method to set GCell size                           : row
[12/07 22:16:44    827s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:16:44    827s] (I)      Use row-based GCell size
[12/07 22:16:44    827s] (I)      Use row-based GCell align
[12/07 22:16:44    827s] (I)      layer 0 area = 168000
[12/07 22:16:44    827s] (I)      layer 1 area = 208000
[12/07 22:16:44    827s] (I)      layer 2 area = 208000
[12/07 22:16:44    827s] (I)      layer 3 area = 208000
[12/07 22:16:44    827s] (I)      layer 4 area = 208000
[12/07 22:16:44    827s] (I)      layer 5 area = 208000
[12/07 22:16:44    827s] (I)      layer 6 area = 208000
[12/07 22:16:44    827s] (I)      layer 7 area = 2259999
[12/07 22:16:44    827s] (I)      layer 8 area = 2259999
[12/07 22:16:44    827s] (I)      layer 9 area = 0
[12/07 22:16:44    827s] (I)      GCell unit size   : 3600
[12/07 22:16:44    827s] (I)      GCell multiplier  : 1
[12/07 22:16:44    827s] (I)      GCell row height  : 3600
[12/07 22:16:44    827s] (I)      Actual row height : 3600
[12/07 22:16:44    827s] (I)      GCell align ref   : 4000 4000
[12/07 22:16:44    827s] [NR-eGR] Track table information for default rule: 
[12/07 22:16:44    827s] [NR-eGR] M1 has single uniform track structure
[12/07 22:16:44    827s] [NR-eGR] M2 has single uniform track structure
[12/07 22:16:44    827s] [NR-eGR] M3 has single uniform track structure
[12/07 22:16:44    827s] [NR-eGR] M4 has single uniform track structure
[12/07 22:16:44    827s] [NR-eGR] M5 has single uniform track structure
[12/07 22:16:44    827s] [NR-eGR] M6 has single uniform track structure
[12/07 22:16:44    827s] [NR-eGR] M7 has single uniform track structure
[12/07 22:16:44    827s] [NR-eGR] M8 has single uniform track structure
[12/07 22:16:44    827s] [NR-eGR] M9 has single uniform track structure
[12/07 22:16:44    827s] [NR-eGR] AP has single uniform track structure
[12/07 22:16:44    827s] (I)      ================== Default via ==================
[12/07 22:16:44    827s] (I)      +---+--------------------+----------------------+
[12/07 22:16:44    827s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 22:16:44    827s] (I)      +---+--------------------+----------------------+
[12/07 22:16:44    827s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 22:16:44    827s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 22:16:44    827s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 22:16:44    827s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 22:16:44    827s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 22:16:44    827s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 22:16:44    827s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 22:16:44    827s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 22:16:44    827s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 22:16:44    827s] (I)      +---+--------------------+----------------------+
[12/07 22:16:44    827s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:16:44    827s] [NR-eGR] Read 2100180 PG shapes
[12/07 22:16:44    827s] [NR-eGR] Read 0 clock shapes
[12/07 22:16:44    827s] [NR-eGR] Read 0 other shapes
[12/07 22:16:44    827s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:16:44    827s] [NR-eGR] #Instance Blockages : 3792
[12/07 22:16:44    827s] [NR-eGR] #PG Blockages       : 2100180
[12/07 22:16:44    827s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:16:44    827s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:16:44    827s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:16:44    827s] [NR-eGR] #Other Blockages    : 0
[12/07 22:16:44    827s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:16:44    827s] [NR-eGR] Num Prerouted Nets = 1409  Num Prerouted Wires = 172600
[12/07 22:16:44    828s] [NR-eGR] Read 109291 nets ( ignored 1409 )
[12/07 22:16:44    828s] (I)      early_global_route_priority property id does not exist.
[12/07 22:16:44    828s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=172600  Num CS=0
[12/07 22:16:44    828s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 99696
[12/07 22:16:44    828s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 63919
[12/07 22:16:45    828s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 8455
[12/07 22:16:45    828s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 166
[12/07 22:16:45    828s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 188
[12/07 22:16:45    828s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 148
[12/07 22:16:45    828s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 28
[12/07 22:16:45    828s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:16:45    828s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:16:45    828s] (I)      Number of ignored nets                =   1409
[12/07 22:16:45    828s] (I)      Number of connected nets              =      0
[12/07 22:16:45    828s] (I)      Number of fixed nets                  =   1409.  Ignored: Yes
[12/07 22:16:45    828s] (I)      Number of clock nets                  =   1409.  Ignored: No
[12/07 22:16:45    828s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:16:45    828s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:16:45    828s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:16:45    828s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:16:45    828s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:16:45    828s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:16:45    828s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:16:45    828s] (I)      Ndr track 0 does not exist
[12/07 22:16:45    828s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:16:45    828s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:16:45    828s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:16:45    828s] (I)      Site width          :   400  (dbu)
[12/07 22:16:45    828s] (I)      Row height          :  3600  (dbu)
[12/07 22:16:45    828s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:16:45    828s] (I)      GCell width         :  3600  (dbu)
[12/07 22:16:45    828s] (I)      GCell height        :  3600  (dbu)
[12/07 22:16:45    828s] (I)      Grid                :   834   834    10
[12/07 22:16:45    828s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:16:45    828s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 22:16:45    828s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 22:16:45    828s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:16:45    828s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:16:45    828s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:16:45    828s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:16:45    828s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:16:45    828s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 22:16:45    828s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:16:45    828s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:16:45    828s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:16:45    828s] (I)      --------------------------------------------------------
[12/07 22:16:45    828s] 
[12/07 22:16:45    828s] [NR-eGR] ============ Routing rule table ============
[12/07 22:16:45    828s] [NR-eGR] Rule id: 1  Nets: 107882
[12/07 22:16:45    828s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 22:16:45    828s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:16:45    828s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 22:16:45    828s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:16:45    828s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:16:45    828s] [NR-eGR] ========================================
[12/07 22:16:45    828s] [NR-eGR] 
[12/07 22:16:45    828s] (I)      =============== Blocked Tracks ===============
[12/07 22:16:45    828s] (I)      +-------+---------+----------+---------------+
[12/07 22:16:45    828s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:16:45    828s] (I)      +-------+---------+----------+---------------+
[12/07 22:16:45    828s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:16:45    828s] (I)      |     2 | 6255000 |  1887360 |        30.17% |
[12/07 22:16:45    828s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 22:16:45    828s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 22:16:45    828s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 22:16:45    828s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 22:16:45    828s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 22:16:45    828s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 22:16:45    828s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 22:16:45    828s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 22:16:45    828s] (I)      +-------+---------+----------+---------------+
[12/07 22:16:45    828s] (I)      Finished Import and model ( CPU: 1.38 sec, Real: 1.38 sec, Curr Mem: 3443.49 MB )
[12/07 22:16:45    828s] (I)      Reset routing kernel
[12/07 22:16:45    828s] (I)      Started Global Routing ( Curr Mem: 3443.49 MB )
[12/07 22:16:45    828s] (I)      totalPins=404894  totalGlobalPin=400530 (98.92%)
[12/07 22:16:45    828s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 22:16:45    828s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 22:16:45    828s] (I)      
[12/07 22:16:45    828s] (I)      ============  Phase 1a Route ============
[12/07 22:16:45    828s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:16:45    828s] (I)      Usage: 211444 = (13214 H, 198230 V) = (0.21% H, 12.68% V) = (2.379e+04um H, 3.568e+05um V)
[12/07 22:16:45    828s] (I)      
[12/07 22:16:45    828s] (I)      ============  Phase 1b Route ============
[12/07 22:16:45    828s] (I)      Usage: 211446 = (13216 H, 198230 V) = (0.21% H, 12.68% V) = (2.379e+04um H, 3.568e+05um V)
[12/07 22:16:45    828s] (I)      Overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 3.806028e+05um
[12/07 22:16:45    828s] (I)      
[12/07 22:16:45    828s] (I)      ============  Phase 1c Route ============
[12/07 22:16:45    828s] (I)      Level2 Grid: 167 x 167
[12/07 22:16:45    828s] (I)      Usage: 211454 = (13224 H, 198230 V) = (0.21% H, 12.68% V) = (2.380e+04um H, 3.568e+05um V)
[12/07 22:16:45    828s] (I)      
[12/07 22:16:45    828s] (I)      ============  Phase 1d Route ============
[12/07 22:16:45    828s] (I)      Usage: 211454 = (13224 H, 198230 V) = (0.21% H, 12.68% V) = (2.380e+04um H, 3.568e+05um V)
[12/07 22:16:45    828s] (I)      
[12/07 22:16:45    828s] (I)      ============  Phase 1e Route ============
[12/07 22:16:45    828s] (I)      Usage: 211454 = (13224 H, 198230 V) = (0.21% H, 12.68% V) = (2.380e+04um H, 3.568e+05um V)
[12/07 22:16:45    828s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.806172e+05um
[12/07 22:16:45    828s] (I)      
[12/07 22:16:45    828s] (I)      ============  Phase 1l Route ============
[12/07 22:16:45    829s] (I)      total 2D Cap : 34335671 = (17412463 H, 16923208 V)
[12/07 22:16:45    829s] [NR-eGR] Layer group 2: route 107290 net(s) in layer range [2, 10]
[12/07 22:16:45    829s] (I)      
[12/07 22:16:45    829s] (I)      ============  Phase 1a Route ============
[12/07 22:16:46    829s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:16:46    829s] (I)      Usage: 3498877 = (1789726 H, 1709151 V) = (10.28% H, 10.10% V) = (3.222e+06um H, 3.076e+06um V)
[12/07 22:16:46    829s] (I)      
[12/07 22:16:46    829s] (I)      ============  Phase 1b Route ============
[12/07 22:16:47    830s] (I)      Usage: 3506671 = (1793950 H, 1712721 V) = (10.30% H, 10.12% V) = (3.229e+06um H, 3.083e+06um V)
[12/07 22:16:47    830s] (I)      Overflow of layer group 2: 0.51% H + 0.46% V. EstWL: 6.312008e+06um
[12/07 22:16:47    830s] (I)      Congestion metric : 0.51%H 0.46%V, 0.97%HV
[12/07 22:16:47    830s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 22:16:47    830s] (I)      
[12/07 22:16:47    830s] (I)      ============  Phase 1c Route ============
[12/07 22:16:47    830s] (I)      Level2 Grid: 167 x 167
[12/07 22:16:47    830s] (I)      Usage: 3506678 = (1793950 H, 1712728 V) = (10.30% H, 10.12% V) = (3.229e+06um H, 3.083e+06um V)
[12/07 22:16:47    830s] (I)      
[12/07 22:16:47    830s] (I)      ============  Phase 1d Route ============
[12/07 22:16:49    832s] (I)      Usage: 3514383 = (1797651 H, 1716732 V) = (10.32% H, 10.14% V) = (3.236e+06um H, 3.090e+06um V)
[12/07 22:16:49    832s] (I)      
[12/07 22:16:49    832s] (I)      ============  Phase 1e Route ============
[12/07 22:16:49    832s] (I)      Usage: 3514383 = (1797651 H, 1716732 V) = (10.32% H, 10.14% V) = (3.236e+06um H, 3.090e+06um V)
[12/07 22:16:49    832s] [NR-eGR] Early Global Route overflow of layer group 2: 0.48% H + 0.40% V. EstWL: 6.325889e+06um
[12/07 22:16:49    832s] (I)      
[12/07 22:16:49    832s] (I)      ============  Phase 1l Route ============
[12/07 22:16:51    834s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 22:16:51    834s] (I)      Layer  2:    5551682    839040      5412       68256     6184242    ( 1.09%) 
[12/07 22:16:51    834s] (I)      Layer  3:    5717469    978444      5170           0     6252498    ( 0.00%) 
[12/07 22:16:51    834s] (I)      Layer  4:    5655432    774439      2149           0     6252498    ( 0.00%) 
[12/07 22:16:51    834s] (I)      Layer  5:    4127728    294007      6877           0     6252498    ( 0.00%) 
[12/07 22:16:51    834s] (I)      Layer  6:    4332235    386889     10677           0     6252498    ( 0.00%) 
[12/07 22:16:51    834s] (I)      Layer  7:    6246667    857770      2152           0     6252498    ( 0.00%) 
[12/07 22:16:51    834s] (I)      Layer  8:    1561875    285694       153           0     1563124    ( 0.00%) 
[12/07 22:16:51    834s] (I)      Layer  9:    1561875     68657         0           0     1563124    ( 0.00%) 
[12/07 22:16:51    834s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 22:16:51    834s] (I)      Total:      34946553   4484940     32590      207584    40626035    ( 0.51%) 
[12/07 22:16:51    834s] (I)      
[12/07 22:16:51    834s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 22:16:51    834s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/07 22:16:51    834s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/07 22:16:51    834s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/07 22:16:51    834s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 22:16:51    834s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:16:51    834s] [NR-eGR]      M2 ( 2)      3642( 0.53%)        18( 0.00%)         0( 0.00%)   ( 0.53%) 
[12/07 22:16:51    834s] [NR-eGR]      M3 ( 3)      3524( 0.51%)        15( 0.00%)         0( 0.00%)   ( 0.51%) 
[12/07 22:16:51    834s] [NR-eGR]      M4 ( 4)      1604( 0.23%)         1( 0.00%)         0( 0.00%)   ( 0.23%) 
[12/07 22:16:51    834s] [NR-eGR]      M5 ( 5)      5294( 0.76%)         5( 0.00%)         0( 0.00%)   ( 0.76%) 
[12/07 22:16:51    834s] [NR-eGR]      M6 ( 6)      7266( 1.05%)        13( 0.00%)         0( 0.00%)   ( 1.05%) 
[12/07 22:16:51    834s] [NR-eGR]      M7 ( 7)      1294( 0.19%)        24( 0.00%)         2( 0.00%)   ( 0.19%) 
[12/07 22:16:51    834s] [NR-eGR]      M8 ( 8)       151( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/07 22:16:51    834s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:16:51    834s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:16:51    834s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 22:16:51    834s] [NR-eGR]        Total     22775( 0.40%)        76( 0.00%)         2( 0.00%)   ( 0.40%) 
[12/07 22:16:51    834s] [NR-eGR] 
[12/07 22:16:51    834s] (I)      Finished Global Routing ( CPU: 6.09 sec, Real: 6.10 sec, Curr Mem: 3515.49 MB )
[12/07 22:16:51    834s] (I)      total 2D Cap : 35022413 = (17696835 H, 17325578 V)
[12/07 22:16:51    834s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.09% V
[12/07 22:16:51    834s] Early Global Route congestion estimation runtime: 7.69 seconds, mem = 3515.5M
[12/07 22:16:51    834s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:7.677, REAL:7.691, MEM:3515.5M, EPOCH TIME: 1733627811.623470
[12/07 22:16:51    834s] OPERPROF: Starting HotSpotCal at level 1, MEM:3515.5M, EPOCH TIME: 1733627811.623511
[12/07 22:16:51    834s] [hotspot] +------------+---------------+---------------+
[12/07 22:16:51    834s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 22:16:51    834s] [hotspot] +------------+---------------+---------------+
[12/07 22:16:51    834s] [hotspot] | normalized |          0.35 |          1.56 |
[12/07 22:16:51    834s] [hotspot] +------------+---------------+---------------+
[12/07 22:16:51    834s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 1.56 (area is in unit of 4 std-cell row bins)
[12/07 22:16:51    834s] [hotspot] max/total 0.35/1.56, big hotspot (>10) total 0.00
[12/07 22:16:51    834s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/07 22:16:51    834s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:16:51    834s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/07 22:16:51    834s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:16:51    834s] [hotspot] |  1  |   259.40   921.80   317.00   979.40 |        0.52   |
[12/07 22:16:51    834s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:16:51    834s] [hotspot] |  2  |   288.20   230.60   345.80   288.20 |        0.35   |
[12/07 22:16:51    834s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:16:51    834s] [hotspot] |  3  |   605.00   547.40   662.60   605.00 |        0.17   |
[12/07 22:16:51    834s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:16:51    834s] [hotspot] |  4  |   893.00   605.00   950.60   662.60 |        0.17   |
[12/07 22:16:51    834s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:16:51    834s] [hotspot] |  5  |   317.00   893.00   374.60   950.60 |        0.17   |
[12/07 22:16:51    834s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 22:16:51    834s] Top 5 hotspots total area: 1.39
[12/07 22:16:51    834s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.047, REAL:0.047, MEM:3515.5M, EPOCH TIME: 1733627811.670961
[12/07 22:16:51    834s] Skipped repairing congestion.
[12/07 22:16:51    834s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3515.5M, EPOCH TIME: 1733627811.671029
[12/07 22:16:51    834s] Starting Early Global Route wiring: mem = 3515.5M
[12/07 22:16:51    835s] (I)      ============= Track Assignment ============
[12/07 22:16:51    835s] (I)      Started Track Assignment (1T) ( Curr Mem: 3515.49 MB )
[12/07 22:16:51    835s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 22:16:51    835s] (I)      Run Multi-thread track assignment
[12/07 22:16:53    837s] (I)      Finished Track Assignment (1T) ( CPU: 1.94 sec, Real: 1.90 sec, Curr Mem: 3515.49 MB )
[12/07 22:16:53    837s] (I)      Started Export ( Curr Mem: 3515.49 MB )
[12/07 22:16:54    837s] [NR-eGR]             Length (um)     Vias 
[12/07 22:16:54    837s] [NR-eGR] ---------------------------------
[12/07 22:16:54    837s] [NR-eGR]  M1  (1H)             0   465871 
[12/07 22:16:54    837s] [NR-eGR]  M2  (2V)        981867   692468 
[12/07 22:16:54    837s] [NR-eGR]  M3  (3H)       1368009   224686 
[12/07 22:16:54    837s] [NR-eGR]  M4  (4V)       1134092   137708 
[12/07 22:16:54    837s] [NR-eGR]  M5  (5H)        416833    86066 
[12/07 22:16:54    837s] [NR-eGR]  M6  (6V)        634068    82375 
[12/07 22:16:54    837s] [NR-eGR]  M7  (7H)       1501534     9755 
[12/07 22:16:54    837s] [NR-eGR]  M8  (8V)        512393     2183 
[12/07 22:16:54    837s] [NR-eGR]  M9  (9H)        123716        4 
[12/07 22:16:54    837s] [NR-eGR]  AP  (10V)            2        0 
[12/07 22:16:54    837s] [NR-eGR] ---------------------------------
[12/07 22:16:54    837s] [NR-eGR]      Total      6672514  1701116 
[12/07 22:16:54    837s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:16:54    837s] [NR-eGR] Total half perimeter of net bounding box: 5406958um
[12/07 22:16:54    837s] [NR-eGR] Total length: 6672514um, number of vias: 1701116
[12/07 22:16:54    837s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:16:54    837s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 22:16:54    837s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:16:54    838s] (I)      Finished Export ( CPU: 0.94 sec, Real: 0.95 sec, Curr Mem: 3515.49 MB )
[12/07 22:16:54    838s] Early Global Route wiring runtime: 3.06 seconds, mem = 3466.5M
[12/07 22:16:54    838s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.093, REAL:3.056, MEM:3466.5M, EPOCH TIME: 1733627814.727147
[12/07 22:16:54    838s] Tdgp not successfully inited but do clear! skip clearing
[12/07 22:16:54    838s] End of congRepair (cpu=0:00:10.9, real=0:00:11.0)
[12/07 22:16:54    838s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 0:13:58.1/0:14:03.5 (1.0), mem = 3466.5M
[12/07 22:16:54    838s] 
[12/07 22:16:54    838s] =============================================================================================
[12/07 22:16:54    838s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.17-s075_1
[12/07 22:16:54    838s] =============================================================================================
[12/07 22:16:54    838s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:16:54    838s] ---------------------------------------------------------------------------------------------
[12/07 22:16:54    838s] [ MISC                   ]          0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:10.9    1.0
[12/07 22:16:54    838s] ---------------------------------------------------------------------------------------------
[12/07 22:16:54    838s]  IncrReplace #1 TOTAL               0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:10.9    1.0
[12/07 22:16:54    838s] ---------------------------------------------------------------------------------------------
[12/07 22:16:54    838s] 
[12/07 22:16:54    838s]     Congestion Repair done. (took cpu=0:00:10.9 real=0:00:10.9)
[12/07 22:16:54    838s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/07 22:16:54    838s] OPERPROF: Starting DPlace-Init at level 1, MEM:3466.5M, EPOCH TIME: 1733627814.842256
[12/07 22:16:54    838s] Processing tracks to init pin-track alignment.
[12/07 22:16:54    838s] z: 2, totalTracks: 1
[12/07 22:16:54    838s] z: 4, totalTracks: 1
[12/07 22:16:54    838s] z: 6, totalTracks: 1
[12/07 22:16:54    838s] z: 8, totalTracks: 1
[12/07 22:16:54    838s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:16:54    838s] All LLGs are deleted
[12/07 22:16:54    838s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:54    838s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:54    838s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3466.5M, EPOCH TIME: 1733627814.892976
[12/07 22:16:54    838s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3466.5M, EPOCH TIME: 1733627814.893400
[12/07 22:16:54    838s] # Building torus_credit_D_W32 llgBox search-tree.
[12/07 22:16:54    838s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:16:54    838s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3466.5M, EPOCH TIME: 1733627814.919950
[12/07 22:16:54    838s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:54    838s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:16:54    838s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3466.5M, EPOCH TIME: 1733627814.922662
[12/07 22:16:54    838s] Max number of tech site patterns supported in site array is 256.
[12/07 22:16:54    838s] Core basic site is core
[12/07 22:16:54    838s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:16:54    838s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3466.5M, EPOCH TIME: 1733627814.943373
[12/07 22:16:55    838s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 22:16:55    838s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 22:16:55    838s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.171, REAL:0.171, MEM:3466.5M, EPOCH TIME: 1733627815.114549
[12/07 22:16:55    838s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 22:16:55    838s] SiteArray: use 31,911,936 bytes
[12/07 22:16:55    838s] SiteArray: current memory after site array memory allocation 3496.9M
[12/07 22:16:55    838s] SiteArray: FP blocked sites are writable
[12/07 22:16:55    838s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 22:16:55    838s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3496.9M, EPOCH TIME: 1733627815.187364
[12/07 22:16:56    840s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.574, REAL:1.576, MEM:3496.9M, EPOCH TIME: 1733627816.763755
[12/07 22:16:56    840s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 22:16:56    840s] Atter site array init, number of instance map data is 0.
[12/07 22:16:56    840s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.895, REAL:1.898, MEM:3496.9M, EPOCH TIME: 1733627816.820774
[12/07 22:16:56    840s] 
[12/07 22:16:56    840s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:16:56    840s] OPERPROF:     Starting CMU at level 3, MEM:3496.9M, EPOCH TIME: 1733627816.950409
[12/07 22:16:56    840s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3496.9M, EPOCH TIME: 1733627816.956761
[12/07 22:16:56    840s] 
[12/07 22:16:56    840s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:16:56    840s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.051, REAL:2.055, MEM:3496.9M, EPOCH TIME: 1733627816.974580
[12/07 22:16:56    840s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3496.9M, EPOCH TIME: 1733627816.974635
[12/07 22:16:56    840s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3496.9M, EPOCH TIME: 1733627816.975037
[12/07 22:16:56    840s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=3496.9MB).
[12/07 22:16:56    840s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.152, REAL:2.155, MEM:3496.9M, EPOCH TIME: 1733627816.997546
[12/07 22:16:57    840s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:21.0 real=0:00:21.0)
[12/07 22:16:57    840s]   Leaving CCOpt scope - extractRC...
[12/07 22:16:57    840s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/07 22:16:57    840s] Extraction called for design 'torus_credit_D_W32' of instances=108027 and nets=133591 using extraction engine 'preRoute' .
[12/07 22:16:57    840s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 22:16:57    840s] Type 'man IMPEXT-3530' for more detail.
[12/07 22:16:57    840s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/07 22:16:57    840s] RC Extraction called in multi-corner(1) mode.
[12/07 22:16:57    840s] RCMode: PreRoute
[12/07 22:16:57    840s]       RC Corner Indexes            0   
[12/07 22:16:57    840s] Capacitance Scaling Factor   : 1.00000 
[12/07 22:16:57    840s] Resistance Scaling Factor    : 1.00000 
[12/07 22:16:57    840s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 22:16:57    840s] Clock Res. Scaling Factor    : 1.00000 
[12/07 22:16:57    840s] Shrink Factor                : 1.00000
[12/07 22:16:57    840s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 22:16:57    840s] Using capacitance table file ...
[12/07 22:16:57    840s] 
[12/07 22:16:57    840s] Trim Metal Layers:
[12/07 22:16:57    840s] LayerId::1 widthSet size::4
[12/07 22:16:57    840s] LayerId::2 widthSet size::4
[12/07 22:16:57    840s] LayerId::3 widthSet size::4
[12/07 22:16:57    840s] LayerId::4 widthSet size::4
[12/07 22:16:57    840s] LayerId::5 widthSet size::4
[12/07 22:16:57    840s] LayerId::6 widthSet size::4
[12/07 22:16:57    840s] LayerId::7 widthSet size::4
[12/07 22:16:57    840s] LayerId::8 widthSet size::4
[12/07 22:16:57    840s] LayerId::9 widthSet size::4
[12/07 22:16:57    840s] LayerId::10 widthSet size::2
[12/07 22:16:57    840s] Updating RC grid for preRoute extraction ...
[12/07 22:16:57    840s] eee: pegSigSF::1.070000
[12/07 22:16:57    840s] Initializing multi-corner capacitance tables ... 
[12/07 22:16:57    840s] Initializing multi-corner resistance tables ...
[12/07 22:16:57    840s] eee: l::1 avDens::0.110533 usedTrk::70004.888911 availTrk::633337.281806 sigTrk::70004.888911
[12/07 22:16:57    840s] eee: l::2 avDens::0.192617 usedTrk::54801.571411 availTrk::284511.112987 sigTrk::54801.571411
[12/07 22:16:57    840s] eee: l::3 avDens::0.207972 usedTrk::76255.027829 availTrk::366660.000000 sigTrk::76255.027829
[12/07 22:16:57    840s] eee: l::4 avDens::0.218922 usedTrk::63207.278870 availTrk::288720.000000 sigTrk::63207.278870
[12/07 22:16:57    840s] eee: l::5 avDens::0.038295 usedTrk::24318.944473 availTrk::635040.000000 sigTrk::24318.944473
[12/07 22:16:57    840s] eee: l::6 avDens::0.057538 usedTrk::36539.131975 availTrk::635040.000000 sigTrk::36539.131975
[12/07 22:16:57    840s] eee: l::7 avDens::0.227779 usedTrk::83579.000068 availTrk::366930.000000 sigTrk::83579.000068
[12/07 22:16:57    840s] eee: l::8 avDens::0.266884 usedTrk::28523.251138 availTrk::106875.000000 sigTrk::28523.251138
[12/07 22:16:57    840s] eee: l::9 avDens::0.172811 usedTrk::6874.405552 availTrk::39780.000000 sigTrk::6874.405552
[12/07 22:16:57    840s] eee: l::10 avDens::0.016049 usedTrk::0.088889 availTrk::5.538462 sigTrk::0.088889
[12/07 22:16:57    840s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:16:57    841s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.372802 uaWl=0.940808 uaWlH=0.602745 aWlH=0.059192 lMod=0 pMax=0.907400 pMod=78 wcR=0.693800 newSi=0.002600 wHLS=1.862474 siPrev=0 viaL=0.000000 crit=0.085316 shortMod=0.426578 fMod=0.021329 
[12/07 22:16:58    841s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 3496.922M)
[12/07 22:16:58    841s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/07 22:16:58    841s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/07 22:16:58    841s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 22:16:58    841s] End AAE Lib Interpolated Model. (MEM=3496.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:17:00    843s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/07 22:17:00    843s]   Clock DAG stats after clustering cong repair call:
[12/07 22:17:00    843s]     cell counts      : b=1409, i=0, icg=0, dcg=0, l=0, total=1409
[12/07 22:17:00    843s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:17:00    843s]     misc counts      : r=1, pp=0
[12/07 22:17:00    843s]     cell areas       : b=4565.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4565.160um^2
[12/07 22:17:00    843s]     cell capacitance : b=2.569pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.569pF
[12/07 22:17:00    843s]     sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:17:00    843s]     wire capacitance : top=0.000pF, trunk=3.672pF, leaf=29.950pF, total=33.622pF
[12/07 22:17:00    843s]     wire lengths     : top=0.000um, trunk=28980.901um, leaf=208673.657um, total=237654.558um
[12/07 22:17:00    843s]     hp wire lengths  : top=0.000um, trunk=21094.400um, leaf=77842.400um, total=98936.800um
[12/07 22:17:00    843s]   Clock DAG net violations after clustering cong repair call:
[12/07 22:17:00    843s]     Remaining Transition : {count=252, worst=[0.031ns, 0.027ns, 0.024ns, 0.024ns, 0.023ns, 0.023ns, 0.022ns, 0.020ns, 0.020ns, 0.019ns, ...]} avg=0.005ns sd=0.005ns sum=1.313ns
[12/07 22:17:00    843s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/07 22:17:00    843s]     Trunk : target=0.133ns count=144 avg=0.099ns sd=0.023ns min=0.004ns max=0.143ns {31 <= 0.080ns, 43 <= 0.106ns, 51 <= 0.120ns, 12 <= 0.126ns, 6 <= 0.133ns} {0 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:17:00    843s]     Leaf  : target=0.133ns count=1266 avg=0.126ns sd=0.009ns min=0.080ns max=0.164ns {0 <= 0.080ns, 17 <= 0.106ns, 235 <= 0.120ns, 393 <= 0.126ns, 370 <= 0.133ns} {189 <= 0.140ns, 40 <= 0.146ns, 20 <= 0.160ns, 2 <= 0.199ns, 0 > 0.199ns}
[12/07 22:17:00    843s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/07 22:17:00    843s]      Bufs: CKBD4: 1409 
[12/07 22:17:00    843s]   Clock DAG hash after clustering cong repair call: 9077819571783704900 11832544762308458517
[12/07 22:17:00    843s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/07 22:17:00    843s]     delay calculator: calls=20153, total_wall_time=0.687s, mean_wall_time=0.034ms
[12/07 22:17:00    843s]     legalizer: calls=21830, total_wall_time=0.324s, mean_wall_time=0.015ms
[12/07 22:17:00    843s]     steiner router: calls=17935, total_wall_time=4.613s, mean_wall_time=0.257ms
[12/07 22:17:01    844s]   Primary reporting skew groups after clustering cong repair call:
[12/07 22:17:01    844s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.693, max=0.801, avg=0.758, sd=0.018], skew [0.108 vs 0.058*], 89.1% {0.736, 0.794} (wid=0.029 ws=0.018) (gid=0.786 gs=0.107)
[12/07 22:17:01    844s]         min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[21][35]/CP
[12/07 22:17:01    844s]         max path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[2][4]/CP
[12/07 22:17:01    844s]   Skew group summary after clustering cong repair call:
[12/07 22:17:01    844s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.693, max=0.801, avg=0.758, sd=0.018], skew [0.108 vs 0.058*], 89.1% {0.736, 0.794} (wid=0.029 ws=0.018) (gid=0.786 gs=0.107)
[12/07 22:17:01    844s]   CongRepair After Initial Clustering done. (took cpu=0:00:26.3 real=0:00:26.3)
[12/07 22:17:01    844s]   Stage::Clustering done. (took cpu=0:01:18 real=0:01:18)
[12/07 22:17:01    844s]   Stage::DRV Fixing...
[12/07 22:17:01    844s]   Fixing clock tree slew time and max cap violations...
[12/07 22:17:01    845s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 9077819571783704900 11832544762308458517
[12/07 22:17:01    845s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/07 22:17:01    845s]       delay calculator: calls=20153, total_wall_time=0.687s, mean_wall_time=0.034ms
[12/07 22:17:01    845s]       legalizer: calls=21830, total_wall_time=0.324s, mean_wall_time=0.015ms
[12/07 22:17:01    845s]       steiner router: calls=17935, total_wall_time=4.613s, mean_wall_time=0.257ms
[12/07 22:17:01    845s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 22:17:43    886s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/07 22:17:43    886s]       cell counts      : b=1698, i=0, icg=0, dcg=0, l=0, total=1698
[12/07 22:17:43    886s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:17:43    886s]       misc counts      : r=1, pp=0
[12/07 22:17:43    886s]       cell areas       : b=5461.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5461.560um^2
[12/07 22:17:43    886s]       cell capacitance : b=3.064pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.064pF
[12/07 22:17:43    886s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:17:43    886s]       wire capacitance : top=0.000pF, trunk=4.581pF, leaf=29.807pF, total=34.388pF
[12/07 22:17:43    886s]       wire lengths     : top=0.000um, trunk=35949.596um, leaf=207479.308um, total=243428.905um
[12/07 22:17:43    886s]       hp wire lengths  : top=0.000um, trunk=27785.800um, leaf=81771.800um, total=109557.600um
[12/07 22:17:43    886s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/07 22:17:43    886s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/07 22:17:43    886s]       Trunk : target=0.133ns count=292 avg=0.064ns sd=0.039ns min=0.004ns max=0.132ns {177 <= 0.080ns, 43 <= 0.106ns, 41 <= 0.120ns, 20 <= 0.126ns, 11 <= 0.133ns}
[12/07 22:17:43    886s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {228 <= 0.080ns, 37 <= 0.106ns, 229 <= 0.120ns, 389 <= 0.126ns, 524 <= 0.133ns}
[12/07 22:17:43    886s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/07 22:17:43    886s]        Bufs: CKBD4: 1661 CKBD2: 37 
[12/07 22:17:43    886s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 10757048632556339246 5614687320783796096
[12/07 22:17:43    886s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/07 22:17:43    886s]       delay calculator: calls=93121, total_wall_time=3.004s, mean_wall_time=0.032ms
[12/07 22:17:43    886s]       legalizer: calls=41004, total_wall_time=0.874s, mean_wall_time=0.021ms
[12/07 22:17:43    886s]       steiner router: calls=55380, total_wall_time=12.979s, mean_wall_time=0.234ms
[12/07 22:17:43    886s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/07 22:17:43    886s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.696, max=0.832], skew [0.136 vs 0.058*]
[12/07 22:17:43    886s]           min path sink: ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 22:17:43    886s]           max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][14]/CP
[12/07 22:17:43    886s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/07 22:17:43    886s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.696, max=0.832], skew [0.136 vs 0.058*]
[12/07 22:17:43    886s]     Legalizer API calls during this step: 19165 succeeded with high effort: 19156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 9
[12/07 22:17:43    886s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:41.9 real=0:00:42.0)
[12/07 22:17:43    886s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/07 22:17:43    886s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 10757048632556339246 5614687320783796096
[12/07 22:17:43    886s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 22:17:43    886s]       delay calculator: calls=93121, total_wall_time=3.004s, mean_wall_time=0.032ms
[12/07 22:17:43    886s]       legalizer: calls=41004, total_wall_time=0.874s, mean_wall_time=0.021ms
[12/07 22:17:43    886s]       steiner router: calls=55380, total_wall_time=12.979s, mean_wall_time=0.234ms
[12/07 22:17:43    886s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 22:17:44    887s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 22:17:44    887s]       cell counts      : b=1698, i=0, icg=0, dcg=0, l=0, total=1698
[12/07 22:17:44    887s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:17:44    887s]       misc counts      : r=1, pp=0
[12/07 22:17:44    887s]       cell areas       : b=5461.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5461.560um^2
[12/07 22:17:44    887s]       cell capacitance : b=3.064pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.064pF
[12/07 22:17:44    887s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:17:44    887s]       wire capacitance : top=0.000pF, trunk=4.581pF, leaf=29.807pF, total=34.388pF
[12/07 22:17:44    887s]       wire lengths     : top=0.000um, trunk=35949.596um, leaf=207479.308um, total=243428.905um
[12/07 22:17:44    887s]       hp wire lengths  : top=0.000um, trunk=27785.800um, leaf=81771.800um, total=109557.600um
[12/07 22:17:44    887s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/07 22:17:44    887s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 22:17:44    887s]       Trunk : target=0.133ns count=292 avg=0.064ns sd=0.039ns min=0.004ns max=0.132ns {177 <= 0.080ns, 43 <= 0.106ns, 41 <= 0.120ns, 20 <= 0.126ns, 11 <= 0.133ns}
[12/07 22:17:44    887s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {228 <= 0.080ns, 37 <= 0.106ns, 229 <= 0.120ns, 389 <= 0.126ns, 524 <= 0.133ns}
[12/07 22:17:44    887s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/07 22:17:44    887s]        Bufs: CKBD4: 1661 CKBD2: 37 
[12/07 22:17:44    887s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 10757048632556339246 5614687320783796096
[12/07 22:17:44    887s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 22:17:44    887s]       delay calculator: calls=93121, total_wall_time=3.004s, mean_wall_time=0.032ms
[12/07 22:17:44    887s]       legalizer: calls=41004, total_wall_time=0.874s, mean_wall_time=0.021ms
[12/07 22:17:44    887s]       steiner router: calls=55380, total_wall_time=12.979s, mean_wall_time=0.234ms
[12/07 22:17:44    887s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 22:17:44    887s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.696, max=0.832, avg=0.761, sd=0.019], skew [0.136 vs 0.058*], 87.8% {0.737, 0.795} (wid=0.030 ws=0.019) (gid=0.816 gs=0.136)
[12/07 22:17:44    887s]           min path sink: ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 22:17:44    887s]           max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][14]/CP
[12/07 22:17:44    888s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 22:17:44    888s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.696, max=0.832, avg=0.761, sd=0.019], skew [0.136 vs 0.058*], 87.8% {0.737, 0.795} (wid=0.030 ws=0.019) (gid=0.816 gs=0.136)
[12/07 22:17:44    888s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:17:44    888s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/07 22:17:44    888s]   Stage::DRV Fixing done. (took cpu=0:00:43.2 real=0:00:43.3)
[12/07 22:17:44    888s]   Stage::Insertion Delay Reduction...
[12/07 22:17:44    888s]   Removing unnecessary root buffering...
[12/07 22:17:45    888s]     Clock DAG hash before 'Removing unnecessary root buffering': 10757048632556339246 5614687320783796096
[12/07 22:17:45    888s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/07 22:17:45    888s]       delay calculator: calls=93121, total_wall_time=3.004s, mean_wall_time=0.032ms
[12/07 22:17:45    888s]       legalizer: calls=41004, total_wall_time=0.874s, mean_wall_time=0.021ms
[12/07 22:17:45    888s]       steiner router: calls=55380, total_wall_time=12.979s, mean_wall_time=0.234ms
[12/07 22:17:45    888s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/07 22:17:45    888s]       cell counts      : b=1697, i=0, icg=0, dcg=0, l=0, total=1697
[12/07 22:17:45    888s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:17:45    888s]       misc counts      : r=1, pp=0
[12/07 22:17:45    888s]       cell areas       : b=5458.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5458.320um^2
[12/07 22:17:45    888s]       cell capacitance : b=3.062pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.062pF
[12/07 22:17:45    888s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:17:45    888s]       wire capacitance : top=0.000pF, trunk=4.580pF, leaf=29.807pF, total=34.388pF
[12/07 22:17:45    888s]       wire lengths     : top=0.000um, trunk=35949.878um, leaf=207479.308um, total=243429.187um
[12/07 22:17:45    888s]       hp wire lengths  : top=0.000um, trunk=27464.000um, leaf=81771.800um, total=109235.800um
[12/07 22:17:45    888s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/07 22:17:45    888s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/07 22:17:45    888s]       Trunk : target=0.133ns count=291 avg=0.064ns sd=0.039ns min=0.009ns max=0.132ns {177 <= 0.080ns, 42 <= 0.106ns, 41 <= 0.120ns, 20 <= 0.126ns, 11 <= 0.133ns}
[12/07 22:17:45    888s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {228 <= 0.080ns, 37 <= 0.106ns, 229 <= 0.120ns, 389 <= 0.126ns, 524 <= 0.133ns}
[12/07 22:17:45    888s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/07 22:17:45    888s]        Bufs: CKBD4: 1660 CKBD2: 37 
[12/07 22:17:45    888s]     Clock DAG hash after 'Removing unnecessary root buffering': 14016095776988641327 813941261796702781
[12/07 22:17:45    888s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/07 22:17:45    888s]       delay calculator: calls=93371, total_wall_time=3.012s, mean_wall_time=0.032ms
[12/07 22:17:45    888s]       legalizer: calls=41058, total_wall_time=0.877s, mean_wall_time=0.021ms
[12/07 22:17:45    888s]       steiner router: calls=55501, total_wall_time=13.011s, mean_wall_time=0.234ms
[12/07 22:17:45    888s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/07 22:17:45    888s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
[12/07 22:17:45    888s]           min path sink: ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 22:17:45    888s]           max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][14]/CP
[12/07 22:17:45    888s]     Skew group summary after 'Removing unnecessary root buffering':
[12/07 22:17:45    888s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
[12/07 22:17:45    888s]     Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:17:45    888s]   Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/07 22:17:45    888s]   Removing unconstrained drivers...
[12/07 22:17:45    889s]     Clock DAG hash before 'Removing unconstrained drivers': 14016095776988641327 813941261796702781
[12/07 22:17:45    889s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/07 22:17:45    889s]       delay calculator: calls=93371, total_wall_time=3.012s, mean_wall_time=0.032ms
[12/07 22:17:45    889s]       legalizer: calls=41058, total_wall_time=0.877s, mean_wall_time=0.021ms
[12/07 22:17:45    889s]       steiner router: calls=55501, total_wall_time=13.011s, mean_wall_time=0.234ms
[12/07 22:17:46    889s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/07 22:17:46    889s]       cell counts      : b=1697, i=0, icg=0, dcg=0, l=0, total=1697
[12/07 22:17:46    889s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:17:46    889s]       misc counts      : r=1, pp=0
[12/07 22:17:46    889s]       cell areas       : b=5458.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5458.320um^2
[12/07 22:17:46    889s]       cell capacitance : b=3.062pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.062pF
[12/07 22:17:46    889s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:17:46    889s]       wire capacitance : top=0.000pF, trunk=4.580pF, leaf=29.807pF, total=34.388pF
[12/07 22:17:46    889s]       wire lengths     : top=0.000um, trunk=35949.878um, leaf=207479.308um, total=243429.187um
[12/07 22:17:46    889s]       hp wire lengths  : top=0.000um, trunk=27464.000um, leaf=81771.800um, total=109235.800um
[12/07 22:17:46    889s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/07 22:17:46    889s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/07 22:17:46    889s]       Trunk : target=0.133ns count=291 avg=0.064ns sd=0.039ns min=0.009ns max=0.132ns {177 <= 0.080ns, 42 <= 0.106ns, 41 <= 0.120ns, 20 <= 0.126ns, 11 <= 0.133ns}
[12/07 22:17:46    889s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {228 <= 0.080ns, 37 <= 0.106ns, 229 <= 0.120ns, 389 <= 0.126ns, 524 <= 0.133ns}
[12/07 22:17:46    889s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/07 22:17:46    889s]        Bufs: CKBD4: 1660 CKBD2: 37 
[12/07 22:17:46    889s]     Clock DAG hash after 'Removing unconstrained drivers': 14016095776988641327 813941261796702781
[12/07 22:17:46    889s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/07 22:17:46    889s]       delay calculator: calls=93371, total_wall_time=3.012s, mean_wall_time=0.032ms
[12/07 22:17:46    889s]       legalizer: calls=41058, total_wall_time=0.877s, mean_wall_time=0.021ms
[12/07 22:17:46    889s]       steiner router: calls=55501, total_wall_time=13.011s, mean_wall_time=0.234ms
[12/07 22:17:46    889s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/07 22:17:46    889s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
[12/07 22:17:46    889s]           min path sink: ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 22:17:46    889s]           max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][14]/CP
[12/07 22:17:46    889s]     Skew group summary after 'Removing unconstrained drivers':
[12/07 22:17:46    889s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
[12/07 22:17:46    889s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:17:46    889s]   Removing unconstrained drivers done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/07 22:17:46    889s]   Reducing insertion delay 1...
[12/07 22:17:46    889s]     Clock DAG hash before 'Reducing insertion delay 1': 14016095776988641327 813941261796702781
[12/07 22:17:46    889s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/07 22:17:46    889s]       delay calculator: calls=93371, total_wall_time=3.012s, mean_wall_time=0.032ms
[12/07 22:17:46    889s]       legalizer: calls=41058, total_wall_time=0.877s, mean_wall_time=0.021ms
[12/07 22:17:46    889s]       steiner router: calls=55501, total_wall_time=13.011s, mean_wall_time=0.234ms
[12/07 22:17:46    890s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/07 22:17:46    890s]       cell counts      : b=1697, i=0, icg=0, dcg=0, l=0, total=1697
[12/07 22:17:46    890s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:17:46    890s]       misc counts      : r=1, pp=0
[12/07 22:17:46    890s]       cell areas       : b=5458.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5458.320um^2
[12/07 22:17:46    890s]       cell capacitance : b=3.062pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.062pF
[12/07 22:17:46    890s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:17:46    890s]       wire capacitance : top=0.000pF, trunk=4.580pF, leaf=29.807pF, total=34.388pF
[12/07 22:17:46    890s]       wire lengths     : top=0.000um, trunk=35949.878um, leaf=207479.308um, total=243429.187um
[12/07 22:17:46    890s]       hp wire lengths  : top=0.000um, trunk=27464.000um, leaf=81771.800um, total=109235.800um
[12/07 22:17:46    890s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/07 22:17:46    890s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/07 22:17:46    890s]       Trunk : target=0.133ns count=291 avg=0.064ns sd=0.039ns min=0.009ns max=0.132ns {177 <= 0.080ns, 42 <= 0.106ns, 41 <= 0.120ns, 20 <= 0.126ns, 11 <= 0.133ns}
[12/07 22:17:46    890s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {228 <= 0.080ns, 37 <= 0.106ns, 229 <= 0.120ns, 389 <= 0.126ns, 524 <= 0.133ns}
[12/07 22:17:47    890s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/07 22:17:47    890s]        Bufs: CKBD4: 1660 CKBD2: 37 
[12/07 22:17:47    890s]     Clock DAG hash after 'Reducing insertion delay 1': 14016095776988641327 813941261796702781
[12/07 22:17:47    890s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/07 22:17:47    890s]       delay calculator: calls=93398, total_wall_time=3.013s, mean_wall_time=0.032ms
[12/07 22:17:47    890s]       legalizer: calls=41061, total_wall_time=0.877s, mean_wall_time=0.021ms
[12/07 22:17:47    890s]       steiner router: calls=55508, total_wall_time=13.015s, mean_wall_time=0.234ms
[12/07 22:17:47    890s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/07 22:17:47    890s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
[12/07 22:17:47    890s]           min path sink: ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 22:17:47    890s]           max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][14]/CP
[12/07 22:17:47    890s]     Skew group summary after 'Reducing insertion delay 1':
[12/07 22:17:47    890s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
[12/07 22:17:47    890s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:17:47    890s]   Reducing insertion delay 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/07 22:17:47    890s]   Removing longest path buffering...
[12/07 22:17:47    890s]     Clock DAG hash before 'Removing longest path buffering': 14016095776988641327 813941261796702781
[12/07 22:17:47    890s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/07 22:17:47    890s]       delay calculator: calls=93398, total_wall_time=3.013s, mean_wall_time=0.032ms
[12/07 22:17:47    890s]       legalizer: calls=41061, total_wall_time=0.877s, mean_wall_time=0.021ms
[12/07 22:17:47    890s]       steiner router: calls=55508, total_wall_time=13.015s, mean_wall_time=0.234ms
[12/07 22:17:49    893s]     Clock DAG stats after 'Removing longest path buffering':
[12/07 22:17:49    893s]       cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
[12/07 22:17:49    893s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:17:49    893s]       misc counts      : r=1, pp=0
[12/07 22:17:49    893s]       cell areas       : b=5437.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.800um^2
[12/07 22:17:49    893s]       cell capacitance : b=3.052pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.052pF
[12/07 22:17:49    893s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:17:49    893s]       wire capacitance : top=0.000pF, trunk=4.541pF, leaf=29.850pF, total=34.392pF
[12/07 22:17:49    893s]       wire lengths     : top=0.000um, trunk=35635.181um, leaf=207813.812um, total=243448.993um
[12/07 22:17:49    893s]       hp wire lengths  : top=0.000um, trunk=27185.400um, leaf=82047.400um, total=109232.800um
[12/07 22:17:49    893s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/07 22:17:49    893s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/07 22:17:49    893s]       Trunk : target=0.133ns count=283 avg=0.065ns sd=0.040ns min=0.009ns max=0.133ns {169 <= 0.080ns, 39 <= 0.106ns, 41 <= 0.120ns, 21 <= 0.126ns, 13 <= 0.133ns}
[12/07 22:17:49    893s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.068ns max=0.133ns {233 <= 0.080ns, 36 <= 0.106ns, 229 <= 0.120ns, 381 <= 0.126ns, 528 <= 0.133ns}
[12/07 22:17:49    893s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/07 22:17:49    893s]        Bufs: CKBD4: 1657 CKBD2: 32 
[12/07 22:17:50    893s]     Clock DAG hash after 'Removing longest path buffering': 3435714188620067412 9377833016410145174
[12/07 22:17:50    893s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/07 22:17:50    893s]       delay calculator: calls=98574, total_wall_time=3.189s, mean_wall_time=0.032ms
[12/07 22:17:50    893s]       legalizer: calls=41588, total_wall_time=0.898s, mean_wall_time=0.022ms
[12/07 22:17:50    893s]       steiner router: calls=56629, total_wall_time=13.338s, mean_wall_time=0.236ms
[12/07 22:17:50    893s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/07 22:17:50    893s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719], skew [0.137 vs 0.058*]
[12/07 22:17:50    893s]           min path sink: ys[0].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 22:17:50    893s]           max path sink: ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[2][23]/CP
[12/07 22:17:50    893s]     Skew group summary after 'Removing longest path buffering':
[12/07 22:17:50    893s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719], skew [0.137 vs 0.058*]
[12/07 22:17:50    893s]     Legalizer API calls during this step: 527 succeeded with high effort: 527 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:17:50    893s]   Removing longest path buffering done. (took cpu=0:00:03.0 real=0:00:03.0)
[12/07 22:17:50    893s]   Reducing insertion delay 2...
[12/07 22:17:50    893s]     Clock DAG hash before 'Reducing insertion delay 2': 3435714188620067412 9377833016410145174
[12/07 22:17:50    893s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/07 22:17:50    893s]       delay calculator: calls=98574, total_wall_time=3.189s, mean_wall_time=0.032ms
[12/07 22:17:50    893s]       legalizer: calls=41588, total_wall_time=0.898s, mean_wall_time=0.022ms
[12/07 22:17:50    893s]       steiner router: calls=56629, total_wall_time=13.338s, mean_wall_time=0.236ms
[12/07 22:17:50    894s]     Path optimization required 548 stage delay updates 
[12/07 22:17:51    894s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/07 22:17:51    894s]       cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
[12/07 22:17:51    894s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:17:51    894s]       misc counts      : r=1, pp=0
[12/07 22:17:51    894s]       cell areas       : b=5437.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.800um^2
[12/07 22:17:51    894s]       cell capacitance : b=3.052pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.052pF
[12/07 22:17:51    894s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:17:51    894s]       wire capacitance : top=0.000pF, trunk=4.541pF, leaf=29.850pF, total=34.392pF
[12/07 22:17:51    894s]       wire lengths     : top=0.000um, trunk=35635.181um, leaf=207813.812um, total=243448.993um
[12/07 22:17:51    894s]       hp wire lengths  : top=0.000um, trunk=27185.400um, leaf=82047.400um, total=109232.800um
[12/07 22:17:51    894s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/07 22:17:51    894s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/07 22:17:51    894s]       Trunk : target=0.133ns count=283 avg=0.065ns sd=0.040ns min=0.009ns max=0.133ns {169 <= 0.080ns, 39 <= 0.106ns, 41 <= 0.120ns, 21 <= 0.126ns, 13 <= 0.133ns}
[12/07 22:17:51    894s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.068ns max=0.133ns {233 <= 0.080ns, 36 <= 0.106ns, 229 <= 0.120ns, 381 <= 0.126ns, 528 <= 0.133ns}
[12/07 22:17:51    894s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/07 22:17:51    894s]        Bufs: CKBD4: 1657 CKBD2: 32 
[12/07 22:17:51    894s]     Clock DAG hash after 'Reducing insertion delay 2': 3435714188620067412 9377833016410145174
[12/07 22:17:51    894s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/07 22:17:51    894s]       delay calculator: calls=99780, total_wall_time=3.225s, mean_wall_time=0.032ms
[12/07 22:17:51    894s]       legalizer: calls=41846, total_wall_time=0.906s, mean_wall_time=0.022ms
[12/07 22:17:51    894s]       steiner router: calls=57177, total_wall_time=13.432s, mean_wall_time=0.235ms
[12/07 22:17:51    894s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/07 22:17:51    894s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719, avg=0.660, sd=0.022], skew [0.137 vs 0.058*], 80.5% {0.634, 0.693} (wid=0.029 ws=0.022) (gid=0.702 gs=0.140)
[12/07 22:17:51    894s]           min path sink: ys[0].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 22:17:51    894s]           max path sink: ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[2][23]/CP
[12/07 22:17:51    895s]     Skew group summary after 'Reducing insertion delay 2':
[12/07 22:17:51    895s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719, avg=0.660, sd=0.022], skew [0.137 vs 0.058*], 80.5% {0.634, 0.693} (wid=0.029 ws=0.022) (gid=0.702 gs=0.140)
[12/07 22:17:51    895s]     Legalizer API calls during this step: 258 succeeded with high effort: 258 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:17:51    895s]   Reducing insertion delay 2 done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/07 22:17:51    895s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:06.9 real=0:00:06.9)
[12/07 22:17:51    895s]   CCOpt::Phase::Construction done. (took cpu=0:02:08 real=0:02:09)
[12/07 22:17:51    895s]   CCOpt::Phase::Implementation...
[12/07 22:17:51    895s]   Stage::Reducing Power...
[12/07 22:17:51    895s]   Improving clock tree routing...
[12/07 22:17:52    895s]     Clock DAG hash before 'Improving clock tree routing': 3435714188620067412 9377833016410145174
[12/07 22:17:52    895s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/07 22:17:52    895s]       delay calculator: calls=99780, total_wall_time=3.225s, mean_wall_time=0.032ms
[12/07 22:17:52    895s]       legalizer: calls=41846, total_wall_time=0.906s, mean_wall_time=0.022ms
[12/07 22:17:52    895s]       steiner router: calls=57177, total_wall_time=13.432s, mean_wall_time=0.235ms
[12/07 22:17:52    895s]     Iteration 1...
[12/07 22:17:53    896s]     Iteration 1 done.
[12/07 22:17:53    897s]     Clock DAG stats after 'Improving clock tree routing':
[12/07 22:17:53    897s]       cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
[12/07 22:17:53    897s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:17:53    897s]       misc counts      : r=1, pp=0
[12/07 22:17:53    897s]       cell areas       : b=5437.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.800um^2
[12/07 22:17:53    897s]       cell capacitance : b=3.052pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.052pF
[12/07 22:17:53    897s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:17:53    897s]       wire capacitance : top=0.000pF, trunk=4.441pF, leaf=29.850pF, total=34.291pF
[12/07 22:17:53    897s]       wire lengths     : top=0.000um, trunk=34848.674um, leaf=207813.812um, total=242662.486um
[12/07 22:17:53    897s]       hp wire lengths  : top=0.000um, trunk=26503.200um, leaf=82047.400um, total=108550.600um
[12/07 22:17:53    897s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/07 22:17:53    897s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/07 22:17:53    897s]       Trunk : target=0.133ns count=283 avg=0.065ns sd=0.040ns min=0.009ns max=0.133ns {169 <= 0.080ns, 37 <= 0.106ns, 48 <= 0.120ns, 16 <= 0.126ns, 13 <= 0.133ns}
[12/07 22:17:53    897s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.068ns max=0.133ns {233 <= 0.080ns, 36 <= 0.106ns, 229 <= 0.120ns, 381 <= 0.126ns, 528 <= 0.133ns}
[12/07 22:17:53    897s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/07 22:17:53    897s]        Bufs: CKBD4: 1657 CKBD2: 32 
[12/07 22:17:54    897s]     Clock DAG hash after 'Improving clock tree routing': 3051242503787413332 8827359086319210262
[12/07 22:17:54    897s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/07 22:17:54    897s]       delay calculator: calls=102445, total_wall_time=3.300s, mean_wall_time=0.032ms
[12/07 22:17:54    897s]       legalizer: calls=42886, total_wall_time=0.937s, mean_wall_time=0.022ms
[12/07 22:17:54    897s]       steiner router: calls=58189, total_wall_time=13.588s, mean_wall_time=0.234ms
[12/07 22:17:54    897s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/07 22:17:54    897s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719], skew [0.137 vs 0.058*]
[12/07 22:17:54    897s]           min path sink: ys[0].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 22:17:54    897s]           max path sink: ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[2][23]/CP
[12/07 22:17:54    897s]     Skew group summary after 'Improving clock tree routing':
[12/07 22:17:54    897s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719], skew [0.137 vs 0.058*]
[12/07 22:17:54    897s]     Legalizer API calls during this step: 1040 succeeded with high effort: 1040 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:17:54    897s]   Improving clock tree routing done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/07 22:17:54    897s]   Reducing clock tree power 1...
[12/07 22:17:54    897s]     Clock DAG hash before 'Reducing clock tree power 1': 3051242503787413332 8827359086319210262
[12/07 22:17:54    897s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/07 22:17:54    897s]       delay calculator: calls=102445, total_wall_time=3.300s, mean_wall_time=0.032ms
[12/07 22:17:54    897s]       legalizer: calls=42886, total_wall_time=0.937s, mean_wall_time=0.022ms
[12/07 22:17:54    897s]       steiner router: calls=58189, total_wall_time=13.588s, mean_wall_time=0.234ms
[12/07 22:17:54    897s]     Resizing gates: 
[12/07 22:17:54    897s]     Legalizer releasing space for clock trees
[12/07 22:17:54    897s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 22:17:58    901s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 22:17:58    901s]     100% 
[12/07 22:17:58    901s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/07 22:17:58    901s]       cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
[12/07 22:17:58    901s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:17:58    901s]       misc counts      : r=1, pp=0
[12/07 22:17:58    901s]       cell areas       : b=5230.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5230.800um^2
[12/07 22:17:58    901s]       cell capacitance : b=2.935pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.935pF
[12/07 22:17:58    901s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:17:58    901s]       wire capacitance : top=0.000pF, trunk=4.442pF, leaf=29.850pF, total=34.292pF
[12/07 22:17:58    901s]       wire lengths     : top=0.000um, trunk=34857.772um, leaf=207813.112um, total=242670.883um
[12/07 22:17:58    901s]       hp wire lengths  : top=0.000um, trunk=26503.200um, leaf=82047.400um, total=108550.600um
[12/07 22:17:58    901s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/07 22:17:58    901s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/07 22:17:58    901s]       Trunk : target=0.133ns count=283 avg=0.082ns sd=0.030ns min=0.009ns max=0.132ns {138 <= 0.080ns, 68 <= 0.106ns, 51 <= 0.120ns, 15 <= 0.126ns, 11 <= 0.133ns}
[12/07 22:17:58    901s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
[12/07 22:17:58    901s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/07 22:17:58    901s]        Bufs: CKBD4: 1518 CKBD2: 92 CKBD1: 79 
[12/07 22:17:58    902s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 13443178195617075833 11694026497518048667
[12/07 22:17:58    902s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[12/07 22:17:58    902s]       delay calculator: calls=109613, total_wall_time=3.532s, mean_wall_time=0.032ms
[12/07 22:17:58    902s]       legalizer: calls=46499, total_wall_time=0.989s, mean_wall_time=0.021ms
[12/07 22:17:58    902s]       steiner router: calls=58784, total_wall_time=13.667s, mean_wall_time=0.232ms
[12/07 22:17:58    902s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/07 22:17:58    902s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
[12/07 22:17:59    902s]           min path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][0]/CP
[12/07 22:17:59    902s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][23]/CP
[12/07 22:17:59    902s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/07 22:17:59    902s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
[12/07 22:17:59    902s]     Resizing gates: 
[12/07 22:17:59    902s]     Legalizer releasing space for clock trees
[12/07 22:17:59    902s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 22:18:02    905s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 22:18:02    905s]     100% 
[12/07 22:18:02    905s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/07 22:18:02    905s]       cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
[12/07 22:18:02    905s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:02    905s]       misc counts      : r=1, pp=0
[12/07 22:18:02    905s]       cell areas       : b=5207.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5207.760um^2
[12/07 22:18:02    905s]       cell capacitance : b=2.928pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.928pF
[12/07 22:18:02    905s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:02    905s]       wire capacitance : top=0.000pF, trunk=4.441pF, leaf=29.850pF, total=34.291pF
[12/07 22:18:02    905s]       wire lengths     : top=0.000um, trunk=34852.571um, leaf=207813.112um, total=242665.683um
[12/07 22:18:02    905s]       hp wire lengths  : top=0.000um, trunk=26503.200um, leaf=82047.400um, total=108550.600um
[12/07 22:18:02    905s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/07 22:18:02    905s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/07 22:18:02    905s]       Trunk : target=0.133ns count=283 avg=0.085ns sd=0.028ns min=0.009ns max=0.132ns {128 <= 0.080ns, 79 <= 0.106ns, 51 <= 0.120ns, 14 <= 0.126ns, 11 <= 0.133ns}
[12/07 22:18:02    905s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
[12/07 22:18:02    905s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/07 22:18:02    905s]        Bufs: CKBD4: 1510 CKBD2: 80 CKBD1: 99 
[12/07 22:18:02    905s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 4671268563567752038 403838820188297428
[12/07 22:18:02    905s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[12/07 22:18:02    905s]       delay calculator: calls=115220, total_wall_time=3.718s, mean_wall_time=0.032ms
[12/07 22:18:02    905s]       legalizer: calls=49971, total_wall_time=1.036s, mean_wall_time=0.021ms
[12/07 22:18:02    905s]       steiner router: calls=59091, total_wall_time=13.710s, mean_wall_time=0.232ms
[12/07 22:18:02    905s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/07 22:18:02    905s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
[12/07 22:18:02    905s]           min path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][0]/CP
[12/07 22:18:02    905s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][23]/CP
[12/07 22:18:02    905s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/07 22:18:02    905s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
[12/07 22:18:02    905s]     Resizing gates: 
[12/07 22:18:02    905s]     Legalizer releasing space for clock trees
[12/07 22:18:02    905s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 22:18:05    908s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 22:18:05    908s]     100% 
[12/07 22:18:06    909s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/07 22:18:06    909s]       cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
[12/07 22:18:06    909s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:06    909s]       misc counts      : r=1, pp=0
[12/07 22:18:06    909s]       cell areas       : b=5207.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5207.760um^2
[12/07 22:18:06    909s]       cell capacitance : b=2.928pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.928pF
[12/07 22:18:06    909s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:06    909s]       wire capacitance : top=0.000pF, trunk=4.441pF, leaf=29.850pF, total=34.291pF
[12/07 22:18:06    909s]       wire lengths     : top=0.000um, trunk=34852.571um, leaf=207813.112um, total=242665.683um
[12/07 22:18:06    909s]       hp wire lengths  : top=0.000um, trunk=26503.200um, leaf=82047.400um, total=108550.600um
[12/07 22:18:06    909s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/07 22:18:06    909s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/07 22:18:06    909s]       Trunk : target=0.133ns count=283 avg=0.085ns sd=0.028ns min=0.009ns max=0.132ns {128 <= 0.080ns, 79 <= 0.106ns, 51 <= 0.120ns, 14 <= 0.126ns, 11 <= 0.133ns}
[12/07 22:18:06    909s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
[12/07 22:18:06    909s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/07 22:18:06    909s]        Bufs: CKBD4: 1510 CKBD2: 80 CKBD1: 99 
[12/07 22:18:06    909s]     Clock DAG hash after 'Reducing clock tree power 1': 4671268563567752038 403838820188297428
[12/07 22:18:06    909s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/07 22:18:06    909s]       delay calculator: calls=120685, total_wall_time=3.899s, mean_wall_time=0.032ms
[12/07 22:18:06    909s]       legalizer: calls=53416, total_wall_time=1.085s, mean_wall_time=0.020ms
[12/07 22:18:06    909s]       steiner router: calls=59351, total_wall_time=13.748s, mean_wall_time=0.232ms
[12/07 22:18:06    909s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/07 22:18:06    909s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
[12/07 22:18:06    909s]           min path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][0]/CP
[12/07 22:18:06    909s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][23]/CP
[12/07 22:18:06    909s]     Skew group summary after 'Reducing clock tree power 1':
[12/07 22:18:06    909s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
[12/07 22:18:06    909s]     Legalizer API calls during this step: 10530 succeeded with high effort: 10530 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:06    909s]   Reducing clock tree power 1 done. (took cpu=0:00:12.6 real=0:00:12.6)
[12/07 22:18:06    910s]   Reducing clock tree power 2...
[12/07 22:18:07    910s]     Clock DAG hash before 'Reducing clock tree power 2': 4671268563567752038 403838820188297428
[12/07 22:18:07    910s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/07 22:18:07    910s]       delay calculator: calls=120685, total_wall_time=3.899s, mean_wall_time=0.032ms
[12/07 22:18:07    910s]       legalizer: calls=53416, total_wall_time=1.085s, mean_wall_time=0.020ms
[12/07 22:18:07    910s]       steiner router: calls=59351, total_wall_time=13.748s, mean_wall_time=0.232ms
[12/07 22:18:07    910s]     Path optimization required 226 stage delay updates 
[12/07 22:18:07    911s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/07 22:18:07    911s]       cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
[12/07 22:18:07    911s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:07    911s]       misc counts      : r=1, pp=0
[12/07 22:18:07    911s]       cell areas       : b=5207.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5207.760um^2
[12/07 22:18:07    911s]       cell capacitance : b=2.928pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.928pF
[12/07 22:18:07    911s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:07    911s]       wire capacitance : top=0.000pF, trunk=4.444pF, leaf=29.850pF, total=34.295pF
[12/07 22:18:07    911s]       wire lengths     : top=0.000um, trunk=34885.171um, leaf=207813.112um, total=242698.283um
[12/07 22:18:07    911s]       hp wire lengths  : top=0.000um, trunk=26533.400um, leaf=82047.400um, total=108580.800um
[12/07 22:18:07    911s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/07 22:18:07    911s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/07 22:18:07    911s]       Trunk : target=0.133ns count=283 avg=0.085ns sd=0.028ns min=0.009ns max=0.132ns {128 <= 0.080ns, 79 <= 0.106ns, 51 <= 0.120ns, 14 <= 0.126ns, 11 <= 0.133ns}
[12/07 22:18:07    911s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
[12/07 22:18:07    911s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/07 22:18:07    911s]        Bufs: CKBD4: 1510 CKBD2: 80 CKBD1: 99 
[12/07 22:18:08    911s]     Clock DAG hash after 'Reducing clock tree power 2': 8737616123535960449 7138316106901134371
[12/07 22:18:08    911s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/07 22:18:08    911s]       delay calculator: calls=121290, total_wall_time=3.917s, mean_wall_time=0.032ms
[12/07 22:18:08    911s]       legalizer: calls=53520, total_wall_time=1.089s, mean_wall_time=0.020ms
[12/07 22:18:08    911s]       steiner router: calls=59577, total_wall_time=13.795s, mean_wall_time=0.232ms
[12/07 22:18:08    911s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/07 22:18:08    911s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.623, max=0.732, avg=0.672, sd=0.024], skew [0.109 vs 0.058*], 78.3% {0.637, 0.696} (wid=0.029 ws=0.021) (gid=0.722 gs=0.118)
[12/07 22:18:08    911s]           min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[30][9]/CP
[12/07 22:18:08    911s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][23]/CP
[12/07 22:18:08    911s]     Skew group summary after 'Reducing clock tree power 2':
[12/07 22:18:08    911s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.623, max=0.732, avg=0.672, sd=0.024], skew [0.109 vs 0.058*], 78.3% {0.637, 0.696} (wid=0.029 ws=0.021) (gid=0.722 gs=0.118)
[12/07 22:18:08    911s]     Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:08    911s]   Reducing clock tree power 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/07 22:18:08    911s]   Stage::Reducing Power done. (took cpu=0:00:16.6 real=0:00:16.7)
[12/07 22:18:08    911s]   Stage::Balancing...
[12/07 22:18:08    911s]   Approximately balancing fragments step...
[12/07 22:18:08    911s]     Clock DAG hash before 'Approximately balancing fragments step': 8737616123535960449 7138316106901134371
[12/07 22:18:08    911s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/07 22:18:08    911s]       delay calculator: calls=121290, total_wall_time=3.917s, mean_wall_time=0.032ms
[12/07 22:18:08    911s]       legalizer: calls=53520, total_wall_time=1.089s, mean_wall_time=0.020ms
[12/07 22:18:08    911s]       steiner router: calls=59577, total_wall_time=13.795s, mean_wall_time=0.232ms
[12/07 22:18:08    911s]     Resolve constraints - Approximately balancing fragments...
[12/07 22:18:08    911s]     Resolving skew group constraints...
[12/07 22:18:11    914s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 22:18:12    915s]     Resolving skew group constraints done.
[12/07 22:18:12    915s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:03.7 real=0:00:03.7)
[12/07 22:18:12    915s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/07 22:18:13    916s]     Trial balancer estimated the amount of delay to be added in balancing: 4.252ns
[12/07 22:18:13    916s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/07 22:18:13    916s]     Approximately balancing fragments...
[12/07 22:18:13    916s]       Moving gates to improve sub-tree skew...
[12/07 22:18:13    916s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 8737616123535960449 7138316106901134371
[12/07 22:18:13    916s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/07 22:18:13    916s]           delay calculator: calls=121338, total_wall_time=3.918s, mean_wall_time=0.032ms
[12/07 22:18:13    916s]           legalizer: calls=53520, total_wall_time=1.089s, mean_wall_time=0.020ms
[12/07 22:18:13    916s]           steiner router: calls=59625, total_wall_time=13.795s, mean_wall_time=0.231ms
[12/07 22:18:14    917s]         Tried: 1691 Succeeded: 0
[12/07 22:18:14    917s]         Topology Tried: 0 Succeeded: 0
[12/07 22:18:14    917s]         0 Succeeded with SS ratio
[12/07 22:18:14    917s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/07 22:18:14    917s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/07 22:18:14    917s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/07 22:18:14    917s]           cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
[12/07 22:18:14    917s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:14    917s]           misc counts      : r=1, pp=0
[12/07 22:18:14    917s]           cell areas       : b=5207.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5207.760um^2
[12/07 22:18:14    917s]           cell capacitance : b=2.928pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.928pF
[12/07 22:18:14    917s]           sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:14    917s]           wire capacitance : top=0.000pF, trunk=4.444pF, leaf=29.850pF, total=34.295pF
[12/07 22:18:14    917s]           wire lengths     : top=0.000um, trunk=34885.171um, leaf=207813.112um, total=242698.283um
[12/07 22:18:14    917s]           hp wire lengths  : top=0.000um, trunk=26533.400um, leaf=82047.400um, total=108580.800um
[12/07 22:18:14    917s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/07 22:18:14    917s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/07 22:18:14    917s]           Trunk : target=0.133ns count=283 avg=0.085ns sd=0.028ns min=0.009ns max=0.132ns {128 <= 0.080ns, 79 <= 0.106ns, 51 <= 0.120ns, 14 <= 0.126ns, 11 <= 0.133ns}
[12/07 22:18:14    917s]           Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
[12/07 22:18:14    917s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/07 22:18:14    917s]            Bufs: CKBD4: 1510 CKBD2: 80 CKBD1: 99 
[12/07 22:18:14    917s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 8737616123535960449 7138316106901134371
[12/07 22:18:14    917s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/07 22:18:14    917s]           delay calculator: calls=121338, total_wall_time=3.918s, mean_wall_time=0.032ms
[12/07 22:18:14    917s]           legalizer: calls=53520, total_wall_time=1.089s, mean_wall_time=0.020ms
[12/07 22:18:14    917s]           steiner router: calls=59625, total_wall_time=13.795s, mean_wall_time=0.231ms
[12/07 22:18:14    917s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:14    917s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/07 22:18:14    917s]       Approximately balancing fragments bottom up...
[12/07 22:18:14    917s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 8737616123535960449 7138316106901134371
[12/07 22:18:14    917s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/07 22:18:14    917s]           delay calculator: calls=121338, total_wall_time=3.918s, mean_wall_time=0.032ms
[12/07 22:18:14    917s]           legalizer: calls=53520, total_wall_time=1.089s, mean_wall_time=0.020ms
[12/07 22:18:14    917s]           steiner router: calls=59625, total_wall_time=13.795s, mean_wall_time=0.231ms
[12/07 22:18:14    917s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/07 22:18:18    921s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/07 22:18:18    921s]           cell counts      : b=1757, i=0, icg=0, dcg=0, l=0, total=1757
[12/07 22:18:18    921s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:18    921s]           misc counts      : r=1, pp=0
[12/07 22:18:18    921s]           cell areas       : b=5394.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5394.600um^2
[12/07 22:18:18    921s]           cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/07 22:18:18    921s]           sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:18    921s]           wire capacitance : top=0.000pF, trunk=4.729pF, leaf=29.850pF, total=34.580pF
[12/07 22:18:18    921s]           wire lengths     : top=0.000um, trunk=37064.378um, leaf=207813.112um, total=244877.489um
[12/07 22:18:18    921s]           hp wire lengths  : top=0.000um, trunk=29462.600um, leaf=82047.400um, total=111510.000um
[12/07 22:18:18    921s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/07 22:18:18    921s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/07 22:18:18    921s]           Trunk : target=0.133ns count=351 avg=0.074ns sd=0.031ns min=0.009ns max=0.132ns {205 <= 0.080ns, 82 <= 0.106ns, 43 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:18    921s]           Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
[12/07 22:18:18    921s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/07 22:18:18    921s]            Bufs: CKBD4: 1555 CKBD2: 91 CKBD1: 111 
[12/07 22:18:18    921s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 3325113011519598808 261892409891727000
[12/07 22:18:18    921s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/07 22:18:18    921s]           delay calculator: calls=130011, total_wall_time=4.170s, mean_wall_time=0.032ms
[12/07 22:18:18    921s]           legalizer: calls=53695, total_wall_time=1.097s, mean_wall_time=0.020ms
[12/07 22:18:18    921s]           steiner router: calls=60574, total_wall_time=13.905s, mean_wall_time=0.230ms
[12/07 22:18:18    921s]         Legalizer API calls during this step: 175 succeeded with high effort: 175 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:18    921s]       Approximately balancing fragments bottom up done. (took cpu=0:00:04.0 real=0:00:04.0)
[12/07 22:18:18    921s]       Approximately balancing fragments, wire and cell delays...
[12/07 22:18:18    921s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/07 22:18:20    923s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 22:18:20    923s]           cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:20    923s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:20    923s]           misc counts      : r=1, pp=0
[12/07 22:18:20    923s]           cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:20    923s]           cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:20    923s]           sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:20    923s]           wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:20    923s]           wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:20    923s]           hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:20    923s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/07 22:18:20    923s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 22:18:20    923s]           Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:20    923s]           Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:20    923s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/07 22:18:20    923s]            Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:20    924s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 17611076955549762763 14567340496153143562
[12/07 22:18:20    924s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 22:18:20    924s]           delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:20    924s]           legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:20    924s]           steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:20    924s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/07 22:18:20    924s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/07 22:18:21    924s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/07 22:18:21    924s]           cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:21    924s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:21    924s]           misc counts      : r=1, pp=0
[12/07 22:18:21    924s]           cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:21    924s]           cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:21    924s]           sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:21    924s]           wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:21    924s]           wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:21    924s]           hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:21    924s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[12/07 22:18:21    924s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/07 22:18:21    924s]           Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:21    924s]           Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:21    924s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/07 22:18:21    924s]            Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:21    924s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 17611076955549762763 14567340496153143562
[12/07 22:18:21    924s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/07 22:18:21    924s]           delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:21    924s]           legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:21    924s]           steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:21    924s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/07 22:18:21    924s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:03.2 real=0:00:03.2)
[12/07 22:18:21    924s]     Approximately balancing fragments done.
[12/07 22:18:22    925s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/07 22:18:22    925s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:22    925s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:22    925s]       misc counts      : r=1, pp=0
[12/07 22:18:22    925s]       cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:22    925s]       cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:22    925s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:22    925s]       wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:22    925s]       wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:22    925s]       hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:22    925s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/07 22:18:22    925s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/07 22:18:22    925s]       Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:22    925s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:22    925s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/07 22:18:22    925s]        Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:22    925s]     Clock DAG hash after 'Approximately balancing fragments step': 17611076955549762763 14567340496153143562
[12/07 22:18:22    925s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/07 22:18:22    925s]       delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:22    925s]       legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:22    925s]       steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:22    925s]     Legalizer API calls during this step: 986 succeeded with high effort: 986 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:22    925s]   Approximately balancing fragments step done. (took cpu=0:00:13.8 real=0:00:13.8)
[12/07 22:18:22    926s]   Clock DAG stats after Approximately balancing fragments:
[12/07 22:18:22    926s]     cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:22    926s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:22    926s]     misc counts      : r=1, pp=0
[12/07 22:18:22    926s]     cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:22    926s]     cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:22    926s]     sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:22    926s]     wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:22    926s]     wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:22    926s]     hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:22    926s]   Clock DAG net violations after Approximately balancing fragments: none
[12/07 22:18:22    926s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/07 22:18:22    926s]     Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:22    926s]     Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:22    926s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/07 22:18:22    926s]      Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:23    926s]   Clock DAG hash after Approximately balancing fragments: 17611076955549762763 14567340496153143562
[12/07 22:18:23    926s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[12/07 22:18:23    926s]     delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:23    926s]     legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:23    926s]     steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:23    926s]   Primary reporting skew groups after Approximately balancing fragments:
[12/07 22:18:23    926s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
[12/07 22:18:23    926s]         min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[22][16]/CP
[12/07 22:18:23    926s]         max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[28][11]/CP
[12/07 22:18:23    926s]   Skew group summary after Approximately balancing fragments:
[12/07 22:18:23    926s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
[12/07 22:18:23    926s]   Improving fragments clock skew...
[12/07 22:18:23    926s]     Clock DAG hash before 'Improving fragments clock skew': 17611076955549762763 14567340496153143562
[12/07 22:18:23    926s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/07 22:18:23    926s]       delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:23    926s]       legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:23    926s]       steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:24    927s]     Clock DAG stats after 'Improving fragments clock skew':
[12/07 22:18:24    927s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:24    927s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:24    927s]       misc counts      : r=1, pp=0
[12/07 22:18:24    927s]       cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:24    927s]       cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:24    927s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:24    927s]       wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:24    927s]       wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:24    927s]       hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:24    927s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/07 22:18:24    927s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/07 22:18:24    927s]       Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:24    927s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:24    927s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/07 22:18:24    927s]        Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:24    927s]     Clock DAG hash after 'Improving fragments clock skew': 17611076955549762763 14567340496153143562
[12/07 22:18:24    927s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/07 22:18:24    927s]       delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:24    927s]       legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:24    927s]       steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:24    927s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/07 22:18:24    927s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
[12/07 22:18:24    928s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[22][16]/CP
[12/07 22:18:24    928s]           max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[28][11]/CP
[12/07 22:18:24    928s]     Skew group summary after 'Improving fragments clock skew':
[12/07 22:18:24    928s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
[12/07 22:18:24    928s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:24    928s]   Improving fragments clock skew done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/07 22:18:24    928s]   Approximately balancing step...
[12/07 22:18:25    928s]     Clock DAG hash before 'Approximately balancing step': 17611076955549762763 14567340496153143562
[12/07 22:18:25    928s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/07 22:18:25    928s]       delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:25    928s]       legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:25    928s]       steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:25    928s]     Resolve constraints - Approximately balancing...
[12/07 22:18:25    928s]     Resolving skew group constraints...
[12/07 22:18:27    930s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 22:18:27    930s]     Resolving skew group constraints done.
[12/07 22:18:27    930s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/07 22:18:27    930s]     Approximately balancing...
[12/07 22:18:27    930s]       Approximately balancing, wire and cell delays...
[12/07 22:18:27    930s]       Approximately balancing, wire and cell delays, iteration 1...
[12/07 22:18:27    930s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/07 22:18:27    930s]           cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:27    930s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:27    930s]           misc counts      : r=1, pp=0
[12/07 22:18:27    930s]           cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:27    930s]           cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:27    930s]           sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:27    930s]           wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:27    930s]           wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:27    930s]           hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:27    930s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/07 22:18:27    930s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/07 22:18:27    930s]           Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:27    930s]           Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:27    930s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/07 22:18:27    930s]            Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:27    931s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 17611076955549762763 14567340496153143562
[12/07 22:18:27    931s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/07 22:18:27    931s]           delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:27    931s]           legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:27    931s]           steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:27    931s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/07 22:18:27    931s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/07 22:18:27    931s]     Approximately balancing done.
[12/07 22:18:28    931s]     Clock DAG stats after 'Approximately balancing step':
[12/07 22:18:28    931s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:28    931s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:28    931s]       misc counts      : r=1, pp=0
[12/07 22:18:28    931s]       cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:28    931s]       cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:28    931s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:28    931s]       wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:28    931s]       wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:28    931s]       hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:28    931s]     Clock DAG net violations after 'Approximately balancing step': none
[12/07 22:18:28    931s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/07 22:18:28    931s]       Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:28    931s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:28    931s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/07 22:18:28    931s]        Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:28    931s]     Clock DAG hash after 'Approximately balancing step': 17611076955549762763 14567340496153143562
[12/07 22:18:28    931s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/07 22:18:28    931s]       delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:28    931s]       legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:28    931s]       steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:28    931s]     Primary reporting skew groups after 'Approximately balancing step':
[12/07 22:18:28    931s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
[12/07 22:18:28    931s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[22][16]/CP
[12/07 22:18:28    931s]           max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[28][11]/CP
[12/07 22:18:28    931s]     Skew group summary after 'Approximately balancing step':
[12/07 22:18:28    931s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
[12/07 22:18:28    931s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:28    931s]   Approximately balancing step done. (took cpu=0:00:03.5 real=0:00:03.5)
[12/07 22:18:28    931s]   Fixing clock tree overload...
[12/07 22:18:28    931s]     Clock DAG hash before 'Fixing clock tree overload': 17611076955549762763 14567340496153143562
[12/07 22:18:28    931s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/07 22:18:28    931s]       delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:28    931s]       legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:28    931s]       steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:28    931s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 22:18:29    932s]     Clock DAG stats after 'Fixing clock tree overload':
[12/07 22:18:29    932s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:29    932s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:29    932s]       misc counts      : r=1, pp=0
[12/07 22:18:29    932s]       cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:29    932s]       cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:29    932s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:29    932s]       wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:29    932s]       wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:29    932s]       hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:29    932s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/07 22:18:29    932s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/07 22:18:29    932s]       Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:29    932s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:29    932s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/07 22:18:29    932s]        Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:29    932s]     Clock DAG hash after 'Fixing clock tree overload': 17611076955549762763 14567340496153143562
[12/07 22:18:29    932s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/07 22:18:29    932s]       delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:29    932s]       legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:29    932s]       steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:29    932s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/07 22:18:29    932s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
[12/07 22:18:29    932s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[22][16]/CP
[12/07 22:18:29    932s]           max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[28][11]/CP
[12/07 22:18:29    932s]     Skew group summary after 'Fixing clock tree overload':
[12/07 22:18:29    932s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
[12/07 22:18:29    932s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:29    932s]   Fixing clock tree overload done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/07 22:18:29    932s]   Approximately balancing paths...
[12/07 22:18:29    932s]     Clock DAG hash before 'Approximately balancing paths': 17611076955549762763 14567340496153143562
[12/07 22:18:29    932s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/07 22:18:29    932s]       delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:29    932s]       legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:29    932s]       steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:29    932s]     Added 0 buffers.
[12/07 22:18:29    932s]     Clock DAG stats after 'Approximately balancing paths':
[12/07 22:18:29    932s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:29    932s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:29    932s]       misc counts      : r=1, pp=0
[12/07 22:18:29    932s]       cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:29    932s]       cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:29    932s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:29    932s]       wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:29    932s]       wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:29    932s]       hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:29    932s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/07 22:18:29    932s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/07 22:18:29    932s]       Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:29    932s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:29    932s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/07 22:18:29    932s]        Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:29    932s]     Clock DAG hash after 'Approximately balancing paths': 17611076955549762763 14567340496153143562
[12/07 22:18:29    932s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/07 22:18:29    932s]       delay calculator: calls=134519, total_wall_time=4.260s, mean_wall_time=0.032ms
[12/07 22:18:29    932s]       legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:29    932s]       steiner router: calls=62097, total_wall_time=14.067s, mean_wall_time=0.227ms
[12/07 22:18:30    933s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/07 22:18:30    933s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732, avg=0.706, sd=0.016], skew [0.058 vs 0.058], 100% {0.674, 0.732} (wid=0.029 ws=0.021) (gid=0.721 gs=0.074)
[12/07 22:18:30    933s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[22][16]/CP
[12/07 22:18:30    933s]           max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[28][11]/CP
[12/07 22:18:30    933s]     Skew group summary after 'Approximately balancing paths':
[12/07 22:18:30    933s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732, avg=0.706, sd=0.016], skew [0.058 vs 0.058], 100% {0.674, 0.732} (wid=0.029 ws=0.021) (gid=0.721 gs=0.074)
[12/07 22:18:30    933s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:30    933s]   Approximately balancing paths done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/07 22:18:30    933s]   Stage::Balancing done. (took cpu=0:00:21.7 real=0:00:21.7)
[12/07 22:18:30    933s]   Stage::Polishing...
[12/07 22:18:30    933s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 22:18:31    935s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/07 22:18:32    935s]   Clock DAG stats before polishing:
[12/07 22:18:32    935s]     cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:32    935s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:32    935s]     misc counts      : r=1, pp=0
[12/07 22:18:32    935s]     cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:32    935s]     cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:32    935s]     sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:32    935s]     wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:32    935s]     wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:32    935s]     hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:32    935s]   Clock DAG net violations before polishing: none
[12/07 22:18:32    935s]   Clock DAG primary half-corner transition distribution before polishing:
[12/07 22:18:32    935s]     Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 81 <= 0.106ns, 42 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:32    935s]     Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:32    935s]   Clock DAG library cell distribution before polishing {count}:
[12/07 22:18:32    935s]      Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:32    935s]   Clock DAG hash before polishing: 17611076955549762763 14567340496153143562
[12/07 22:18:32    935s]   CTS services accumulated run-time stats before polishing:
[12/07 22:18:32    935s]     delay calculator: calls=136317, total_wall_time=4.320s, mean_wall_time=0.032ms
[12/07 22:18:32    935s]     legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:32    935s]     steiner router: calls=63895, total_wall_time=14.618s, mean_wall_time=0.229ms
[12/07 22:18:32    935s]   Primary reporting skew groups before polishing:
[12/07 22:18:32    935s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.673, max=0.733], skew [0.060 vs 0.058*]
[12/07 22:18:33    936s]         min path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[7][1]/CP
[12/07 22:18:33    936s]         max path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[2][32]/CP
[12/07 22:18:33    936s]   Skew group summary before polishing:
[12/07 22:18:33    936s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.673, max=0.733], skew [0.060 vs 0.058*]
[12/07 22:18:33    936s]   Merging balancing drivers for power...
[12/07 22:18:33    936s]     Clock DAG hash before 'Merging balancing drivers for power': 17611076955549762763 14567340496153143562
[12/07 22:18:33    936s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/07 22:18:33    936s]       delay calculator: calls=136317, total_wall_time=4.320s, mean_wall_time=0.032ms
[12/07 22:18:33    936s]       legalizer: calls=54506, total_wall_time=1.124s, mean_wall_time=0.021ms
[12/07 22:18:33    936s]       steiner router: calls=63895, total_wall_time=14.618s, mean_wall_time=0.229ms
[12/07 22:18:35    938s]     Tried: 1799 Succeeded: 0
[12/07 22:18:35    938s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/07 22:18:35    938s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:35    938s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:35    938s]       misc counts      : r=1, pp=0
[12/07 22:18:35    938s]       cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:35    938s]       cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:35    938s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:35    938s]       wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
[12/07 22:18:35    938s]       wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
[12/07 22:18:35    938s]       hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
[12/07 22:18:35    938s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/07 22:18:35    938s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/07 22:18:35    938s]       Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 81 <= 0.106ns, 42 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:35    938s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:35    938s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/07 22:18:35    938s]        Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:35    938s]     Clock DAG hash after 'Merging balancing drivers for power': 17611076955549762763 14567340496153143562
[12/07 22:18:35    938s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/07 22:18:35    938s]       delay calculator: calls=139938, total_wall_time=4.415s, mean_wall_time=0.032ms
[12/07 22:18:35    938s]       legalizer: calls=54620, total_wall_time=1.130s, mean_wall_time=0.021ms
[12/07 22:18:35    938s]       steiner router: calls=64302, total_wall_time=14.664s, mean_wall_time=0.228ms
[12/07 22:18:35    938s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/07 22:18:35    938s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.673, max=0.733], skew [0.060 vs 0.058*]
[12/07 22:18:35    938s]           min path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[7][1]/CP
[12/07 22:18:35    938s]           max path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[2][32]/CP
[12/07 22:18:35    938s]     Skew group summary after 'Merging balancing drivers for power':
[12/07 22:18:35    938s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.673, max=0.733], skew [0.060 vs 0.058*]
[12/07 22:18:35    938s]     Legalizer API calls during this step: 114 succeeded with high effort: 114 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:35    938s]   Merging balancing drivers for power done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/07 22:18:35    938s]   Improving clock skew...
[12/07 22:18:35    939s]     Clock DAG hash before 'Improving clock skew': 17611076955549762763 14567340496153143562
[12/07 22:18:35    939s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/07 22:18:35    939s]       delay calculator: calls=139938, total_wall_time=4.415s, mean_wall_time=0.032ms
[12/07 22:18:35    939s]       legalizer: calls=54620, total_wall_time=1.130s, mean_wall_time=0.021ms
[12/07 22:18:35    939s]       steiner router: calls=64302, total_wall_time=14.664s, mean_wall_time=0.228ms
[12/07 22:18:35    939s]     Iteration 1...
[12/07 22:18:36    939s]       Path optimization required 150 stage delay updates 
[12/07 22:18:36    939s]       Path optimization required 0 stage delay updates 
[12/07 22:18:36    939s]     Iteration 1 done.
[12/07 22:18:36    939s]     Clock DAG stats after 'Improving clock skew':
[12/07 22:18:36    939s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:18:36    939s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:18:36    939s]       misc counts      : r=1, pp=0
[12/07 22:18:36    939s]       cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:18:36    939s]       cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:18:36    939s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:18:36    939s]       wire capacitance : top=0.000pF, trunk=4.858pF, leaf=29.850pF, total=34.708pF
[12/07 22:18:36    939s]       wire lengths     : top=0.000um, trunk=38043.275um, leaf=207813.112um, total=245856.387um
[12/07 22:18:36    939s]       hp wire lengths  : top=0.000um, trunk=30480.400um, leaf=82047.400um, total=112527.800um
[12/07 22:18:36    939s]     Clock DAG net violations after 'Improving clock skew': none
[12/07 22:18:36    939s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/07 22:18:36    939s]       Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 81 <= 0.106ns, 42 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
[12/07 22:18:36    939s]       Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
[12/07 22:18:36    939s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/07 22:18:36    939s]        Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:18:36    939s]     Clock DAG hash after 'Improving clock skew': 4143637616930597249 5598044385476499984
[12/07 22:18:36    939s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/07 22:18:36    939s]       delay calculator: calls=140555, total_wall_time=4.424s, mean_wall_time=0.031ms
[12/07 22:18:36    939s]       legalizer: calls=54697, total_wall_time=1.133s, mean_wall_time=0.021ms
[12/07 22:18:36    939s]       steiner router: calls=64452, total_wall_time=14.684s, mean_wall_time=0.228ms
[12/07 22:18:36    939s]     Primary reporting skew groups after 'Improving clock skew':
[12/07 22:18:36    939s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.675, max=0.733, avg=0.706, sd=0.016], skew [0.058 vs 0.058], 100% {0.675, 0.733} (wid=0.029 ws=0.021) (gid=0.722 gs=0.073)
[12/07 22:18:36    939s]           min path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[7][1]/CP
[12/07 22:18:36    939s]           max path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[22][9]/CP
[12/07 22:18:37    940s]     Skew group summary after 'Improving clock skew':
[12/07 22:18:37    940s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.675, max=0.733, avg=0.706, sd=0.016], skew [0.058 vs 0.058], 100% {0.675, 0.733} (wid=0.029 ws=0.021) (gid=0.722 gs=0.073)
[12/07 22:18:37    940s]     Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:37    940s]   Improving clock skew done. (took cpu=0:00:01.2 real=0:00:01.3)
[12/07 22:18:37    940s]   Moving gates to reduce wire capacitance...
[12/07 22:18:37    940s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 4143637616930597249 5598044385476499984
[12/07 22:18:37    940s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/07 22:18:37    940s]       delay calculator: calls=140555, total_wall_time=4.424s, mean_wall_time=0.031ms
[12/07 22:18:37    940s]       legalizer: calls=54697, total_wall_time=1.133s, mean_wall_time=0.021ms
[12/07 22:18:37    940s]       steiner router: calls=64452, total_wall_time=14.684s, mean_wall_time=0.228ms
[12/07 22:18:37    940s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/07 22:18:37    940s]     Iteration 1...
[12/07 22:18:37    940s]       Artificially removing short and long paths...
[12/07 22:18:37    940s]         Clock DAG hash before 'Artificially removing short and long paths': 4143637616930597249 5598044385476499984
[12/07 22:18:37    940s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 22:18:37    940s]           delay calculator: calls=140555, total_wall_time=4.424s, mean_wall_time=0.031ms
[12/07 22:18:37    940s]           legalizer: calls=54697, total_wall_time=1.133s, mean_wall_time=0.021ms
[12/07 22:18:37    940s]           steiner router: calls=64452, total_wall_time=14.684s, mean_wall_time=0.228ms
[12/07 22:18:37    940s]         For skew_group ideal_clock/functional_wcl_fast target band (0.675, 0.733)
[12/07 22:18:37    940s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:37    940s]       Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 22:18:37    940s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/07 22:18:38    941s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 4143637616930597249 5598044385476499984
[12/07 22:18:38    941s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/07 22:18:38    941s]           delay calculator: calls=140555, total_wall_time=4.424s, mean_wall_time=0.031ms
[12/07 22:18:38    941s]           legalizer: calls=54697, total_wall_time=1.133s, mean_wall_time=0.021ms
[12/07 22:18:38    941s]           steiner router: calls=64452, total_wall_time=14.684s, mean_wall_time=0.228ms
[12/07 22:18:38    941s]         Legalizer releasing space for clock trees
[12/07 22:18:56    959s]         Legalizing clock trees...
[12/07 22:18:56    960s]         Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 22:18:56    960s]         Legalizer API calls during this step: 11359 succeeded with high effort: 11359 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:18:56    960s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:19.1 real=0:00:19.1)
[12/07 22:18:56    960s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/07 22:18:57    960s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 5360676720334869823 5019977999342370718
[12/07 22:18:57    960s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/07 22:18:57    960s]           delay calculator: calls=161580, total_wall_time=5.069s, mean_wall_time=0.031ms
[12/07 22:18:57    960s]           legalizer: calls=66056, total_wall_time=1.391s, mean_wall_time=0.021ms
[12/07 22:18:57    960s]           steiner router: calls=75546, total_wall_time=17.077s, mean_wall_time=0.226ms
[12/07 22:18:57    960s]         Moving gates: 
[12/07 22:18:57    960s]         Legalizer releasing space for clock trees
[12/07 22:18:59    962s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 22:19:29    992s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 22:19:29    992s]         100% 
[12/07 22:19:29    992s]         Legalizer API calls during this step: 25158 succeeded with high effort: 25158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:19:29    992s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:32.0 real=0:00:32.1)
[12/07 22:19:29    992s]     Iteration 1 done.
[12/07 22:19:29    992s]     Iteration 2...
[12/07 22:19:29    992s]       Artificially removing short and long paths...
[12/07 22:19:29    992s]         Clock DAG hash before 'Artificially removing short and long paths': 10473718828450188275 3091774372163648770
[12/07 22:19:29    992s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 22:19:29    992s]           delay calculator: calls=193200, total_wall_time=6.026s, mean_wall_time=0.031ms
[12/07 22:19:29    992s]           legalizer: calls=91214, total_wall_time=1.915s, mean_wall_time=0.021ms
[12/07 22:19:29    992s]           steiner router: calls=97781, total_wall_time=21.990s, mean_wall_time=0.225ms
[12/07 22:19:29    992s]         For skew_group ideal_clock/functional_wcl_fast target band (0.673, 0.731)
[12/07 22:19:30    993s]         For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 754 paths.
[12/07 22:19:30    993s]         	The smallest offset applied was -0.003ns.
[12/07 22:19:30    993s]         	The largest offset applied was 0.004ns.
[12/07 22:19:30    993s]         
[12/07 22:19:30    993s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:19:30    993s]       Artificially removing short and long paths done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/07 22:19:30    993s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/07 22:19:30    993s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 10473718828450188275 3091774372163648770
[12/07 22:19:30    993s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[12/07 22:19:30    993s]           delay calculator: calls=194135, total_wall_time=6.054s, mean_wall_time=0.031ms
[12/07 22:19:30    993s]           legalizer: calls=91214, total_wall_time=1.915s, mean_wall_time=0.021ms
[12/07 22:19:30    993s]           steiner router: calls=98185, total_wall_time=22.067s, mean_wall_time=0.225ms
[12/07 22:19:30    993s]         Legalizer releasing space for clock trees
[12/07 22:19:40   1003s]         Legalizing clock trees...
[12/07 22:19:41   1004s]         Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 22:19:41   1004s]         Legalizer API calls during this step: 10756 succeeded with high effort: 10756 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:19:41   1004s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:10.9 real=0:00:11.0)
[12/07 22:19:41   1004s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/07 22:19:41   1004s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 4494318414340195465 13699713419462535296
[12/07 22:19:41   1004s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[12/07 22:19:41   1004s]           delay calculator: calls=204442, total_wall_time=6.345s, mean_wall_time=0.031ms
[12/07 22:19:41   1004s]           legalizer: calls=101970, total_wall_time=2.140s, mean_wall_time=0.021ms
[12/07 22:19:41   1004s]           steiner router: calls=107533, total_wall_time=24.018s, mean_wall_time=0.223ms
[12/07 22:19:41   1004s]         Moving gates: 
[12/07 22:19:41   1004s]         Legalizer releasing space for clock trees
[12/07 22:19:43   1006s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 22:20:08   1031s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 22:20:08   1031s]         100% 
[12/07 22:20:08   1031s]         Legalizer API calls during this step: 25158 succeeded with high effort: 25158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:08   1031s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:27.2 real=0:00:27.3)
[12/07 22:20:08   1031s]       Reverting Artificially removing short and long paths...
[12/07 22:20:08   1031s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 10412801984355342350 5879061666107376159
[12/07 22:20:08   1031s]         CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[12/07 22:20:08   1031s]           delay calculator: calls=228551, total_wall_time=7.059s, mean_wall_time=0.031ms
[12/07 22:20:08   1031s]           legalizer: calls=127128, total_wall_time=2.647s, mean_wall_time=0.021ms
[12/07 22:20:08   1031s]           steiner router: calls=130143, total_wall_time=29.013s, mean_wall_time=0.223ms
[12/07 22:20:08   1031s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:08   1031s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 22:20:08   1031s]     Iteration 2 done.
[12/07 22:20:09   1032s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/07 22:20:09   1032s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/07 22:20:09   1032s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:20:09   1032s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:20:09   1032s]       misc counts      : r=1, pp=0
[12/07 22:20:09   1032s]       cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
[12/07 22:20:09   1032s]       cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
[12/07 22:20:09   1032s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:20:09   1032s]       wire capacitance : top=0.000pF, trunk=4.258pF, leaf=29.165pF, total=33.424pF
[12/07 22:20:09   1032s]       wire lengths     : top=0.000um, trunk=33324.378um, leaf=202462.106um, total=235786.485um
[12/07 22:20:09   1032s]       hp wire lengths  : top=0.000um, trunk=27708.200um, leaf=80386.900um, total=108095.100um
[12/07 22:20:09   1032s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/07 22:20:09   1032s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/07 22:20:09   1032s]       Trunk : target=0.133ns count=391 avg=0.063ns sd=0.030ns min=0.009ns max=0.128ns {279 <= 0.080ns, 65 <= 0.106ns, 35 <= 0.120ns, 8 <= 0.126ns, 4 <= 0.133ns}
[12/07 22:20:09   1032s]       Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.070ns max=0.133ns {231 <= 0.080ns, 40 <= 0.106ns, 296 <= 0.120ns, 418 <= 0.126ns, 422 <= 0.133ns}
[12/07 22:20:09   1032s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/07 22:20:09   1032s]        Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
[12/07 22:20:09   1032s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 10412801984355342350 5879061666107376159
[12/07 22:20:09   1032s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/07 22:20:09   1032s]       delay calculator: calls=229566, total_wall_time=7.091s, mean_wall_time=0.031ms
[12/07 22:20:09   1032s]       legalizer: calls=127128, total_wall_time=2.647s, mean_wall_time=0.021ms
[12/07 22:20:09   1032s]       steiner router: calls=130550, total_wall_time=29.098s, mean_wall_time=0.223ms
[12/07 22:20:10   1033s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/07 22:20:10   1033s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.734, avg=0.700, sd=0.016], skew [0.064 vs 0.058*], 99.3% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.714 gs=0.068)
[12/07 22:20:10   1033s]           min path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[29][31]/CP
[12/07 22:20:10   1033s]           max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[4][1]/CP
[12/07 22:20:10   1033s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/07 22:20:10   1033s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.734, avg=0.700, sd=0.016], skew [0.064 vs 0.058*], 99.3% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.714 gs=0.068)
[12/07 22:20:10   1033s]     Legalizer API calls during this step: 72431 succeeded with high effort: 72431 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:10   1033s]   Moving gates to reduce wire capacitance done. (took cpu=0:01:33 real=0:01:34)
[12/07 22:20:10   1033s]   Reducing clock tree power 3...
[12/07 22:20:10   1033s]     Clock DAG hash before 'Reducing clock tree power 3': 10412801984355342350 5879061666107376159
[12/07 22:20:10   1033s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/07 22:20:10   1033s]       delay calculator: calls=229566, total_wall_time=7.091s, mean_wall_time=0.031ms
[12/07 22:20:10   1033s]       legalizer: calls=127128, total_wall_time=2.647s, mean_wall_time=0.021ms
[12/07 22:20:10   1033s]       steiner router: calls=130550, total_wall_time=29.098s, mean_wall_time=0.223ms
[12/07 22:20:10   1033s]     Artificially removing short and long paths...
[12/07 22:20:10   1033s]       Clock DAG hash before 'Artificially removing short and long paths': 10412801984355342350 5879061666107376159
[12/07 22:20:10   1033s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 22:20:10   1033s]         delay calculator: calls=229566, total_wall_time=7.091s, mean_wall_time=0.031ms
[12/07 22:20:10   1033s]         legalizer: calls=127128, total_wall_time=2.647s, mean_wall_time=0.021ms
[12/07 22:20:10   1033s]         steiner router: calls=130550, total_wall_time=29.098s, mean_wall_time=0.223ms
[12/07 22:20:11   1034s]       For skew_group ideal_clock/functional_wcl_fast target band (0.673, 0.731)
[12/07 22:20:11   1034s]       For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 383 paths.
[12/07 22:20:11   1034s]       	The smallest offset applied was -0.002ns.
[12/07 22:20:11   1034s]       	The largest offset applied was 0.003ns.
[12/07 22:20:11   1034s]       
[12/07 22:20:11   1034s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:11   1034s]     Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 22:20:11   1034s]     Initial gate capacitance is (rise=45.044pF fall=44.200pF).
[12/07 22:20:11   1034s]     Resizing gates: 
[12/07 22:20:11   1034s]     Legalizer releasing space for clock trees
[12/07 22:20:11   1034s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 22:20:15   1038s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 22:20:15   1038s]     100% 
[12/07 22:20:15   1038s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/07 22:20:15   1038s]     Iteration 1: gate capacitance is (rise=45.030pF fall=44.187pF).
[12/07 22:20:15   1038s]     Reverting Artificially removing short and long paths...
[12/07 22:20:15   1038s]       Clock DAG hash before 'Reverting Artificially removing short and long paths': 17480032120487809535 18108385697380065278
[12/07 22:20:15   1038s]       CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[12/07 22:20:15   1038s]         delay calculator: calls=236610, total_wall_time=7.305s, mean_wall_time=0.031ms
[12/07 22:20:15   1038s]         legalizer: calls=130901, total_wall_time=2.699s, mean_wall_time=0.021ms
[12/07 22:20:15   1038s]         steiner router: calls=131138, total_wall_time=29.158s, mean_wall_time=0.222ms
[12/07 22:20:15   1038s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:15   1038s]     Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 22:20:15   1038s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/07 22:20:15   1038s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:20:15   1038s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:20:15   1038s]       misc counts      : r=1, pp=0
[12/07 22:20:15   1038s]       cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
[12/07 22:20:15   1038s]       cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
[12/07 22:20:15   1038s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:20:15   1038s]       wire capacitance : top=0.000pF, trunk=4.259pF, leaf=29.165pF, total=33.424pF
[12/07 22:20:15   1038s]       wire lengths     : top=0.000um, trunk=33327.877um, leaf=202462.106um, total=235789.984um
[12/07 22:20:15   1038s]       hp wire lengths  : top=0.000um, trunk=27708.200um, leaf=80386.900um, total=108095.100um
[12/07 22:20:15   1038s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/07 22:20:15   1038s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/07 22:20:15   1038s]       Trunk : target=0.133ns count=391 avg=0.065ns sd=0.029ns min=0.009ns max=0.128ns {272 <= 0.080ns, 71 <= 0.106ns, 35 <= 0.120ns, 9 <= 0.126ns, 4 <= 0.133ns}
[12/07 22:20:15   1038s]       Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.019ns min=0.070ns max=0.133ns {231 <= 0.080ns, 40 <= 0.106ns, 296 <= 0.120ns, 418 <= 0.126ns, 422 <= 0.133ns}
[12/07 22:20:15   1038s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/07 22:20:15   1038s]        Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
[12/07 22:20:15   1038s]     Clock DAG hash after 'Reducing clock tree power 3': 17480032120487809535 18108385697380065278
[12/07 22:20:15   1038s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/07 22:20:15   1038s]       delay calculator: calls=236610, total_wall_time=7.305s, mean_wall_time=0.031ms
[12/07 22:20:15   1038s]       legalizer: calls=130901, total_wall_time=2.699s, mean_wall_time=0.021ms
[12/07 22:20:15   1038s]       steiner router: calls=131138, total_wall_time=29.158s, mean_wall_time=0.222ms
[12/07 22:20:16   1039s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/07 22:20:16   1039s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.734, avg=0.702, sd=0.016], skew [0.063 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.718 gs=0.072)
[12/07 22:20:16   1039s]           min path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[0][19]/CP
[12/07 22:20:16   1039s]           max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[4][1]/CP
[12/07 22:20:16   1039s]     Skew group summary after 'Reducing clock tree power 3':
[12/07 22:20:16   1039s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.734, avg=0.702, sd=0.016], skew [0.063 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.718 gs=0.072)
[12/07 22:20:16   1039s]     Legalizer API calls during this step: 3773 succeeded with high effort: 3773 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:16   1039s]   Reducing clock tree power 3 done. (took cpu=0:00:05.8 real=0:00:05.8)
[12/07 22:20:16   1039s]   Improving insertion delay...
[12/07 22:20:16   1039s]     Clock DAG hash before 'Improving insertion delay': 17480032120487809535 18108385697380065278
[12/07 22:20:16   1039s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/07 22:20:16   1039s]       delay calculator: calls=236610, total_wall_time=7.305s, mean_wall_time=0.031ms
[12/07 22:20:16   1039s]       legalizer: calls=130901, total_wall_time=2.699s, mean_wall_time=0.021ms
[12/07 22:20:16   1039s]       steiner router: calls=131138, total_wall_time=29.158s, mean_wall_time=0.222ms
[12/07 22:20:17   1039s]     Clock DAG stats after 'Improving insertion delay':
[12/07 22:20:17   1039s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:20:17   1039s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:20:17   1039s]       misc counts      : r=1, pp=0
[12/07 22:20:17   1039s]       cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
[12/07 22:20:17   1039s]       cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
[12/07 22:20:17   1039s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:20:17   1039s]       wire capacitance : top=0.000pF, trunk=4.259pF, leaf=29.165pF, total=33.424pF
[12/07 22:20:17   1039s]       wire lengths     : top=0.000um, trunk=33327.877um, leaf=202462.106um, total=235789.984um
[12/07 22:20:17   1039s]       hp wire lengths  : top=0.000um, trunk=27708.200um, leaf=80386.900um, total=108095.100um
[12/07 22:20:17   1039s]     Clock DAG net violations after 'Improving insertion delay': none
[12/07 22:20:17   1039s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/07 22:20:17   1039s]       Trunk : target=0.133ns count=391 avg=0.065ns sd=0.029ns min=0.009ns max=0.128ns {272 <= 0.080ns, 71 <= 0.106ns, 35 <= 0.120ns, 9 <= 0.126ns, 4 <= 0.133ns}
[12/07 22:20:17   1039s]       Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.019ns min=0.070ns max=0.133ns {231 <= 0.080ns, 40 <= 0.106ns, 296 <= 0.120ns, 418 <= 0.126ns, 422 <= 0.133ns}
[12/07 22:20:17   1039s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/07 22:20:17   1039s]        Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
[12/07 22:20:17   1040s]     Clock DAG hash after 'Improving insertion delay': 17480032120487809535 18108385697380065278
[12/07 22:20:17   1040s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/07 22:20:17   1040s]       delay calculator: calls=236610, total_wall_time=7.305s, mean_wall_time=0.031ms
[12/07 22:20:17   1040s]       legalizer: calls=130901, total_wall_time=2.699s, mean_wall_time=0.021ms
[12/07 22:20:17   1040s]       steiner router: calls=131138, total_wall_time=29.158s, mean_wall_time=0.222ms
[12/07 22:20:17   1040s]     Primary reporting skew groups after 'Improving insertion delay':
[12/07 22:20:17   1040s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.734, avg=0.702, sd=0.016], skew [0.063 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.718 gs=0.072)
[12/07 22:20:17   1040s]           min path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[0][19]/CP
[12/07 22:20:17   1040s]           max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[4][1]/CP
[12/07 22:20:17   1040s]     Skew group summary after 'Improving insertion delay':
[12/07 22:20:17   1040s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.734, avg=0.702, sd=0.016], skew [0.063 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.718 gs=0.072)
[12/07 22:20:17   1040s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:17   1040s]   Improving insertion delay done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/07 22:20:17   1040s]   Wire Opt OverFix...
[12/07 22:20:17   1040s]     Clock DAG hash before 'Wire Opt OverFix': 17480032120487809535 18108385697380065278
[12/07 22:20:17   1040s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/07 22:20:17   1040s]       delay calculator: calls=236610, total_wall_time=7.305s, mean_wall_time=0.031ms
[12/07 22:20:17   1040s]       legalizer: calls=130901, total_wall_time=2.699s, mean_wall_time=0.021ms
[12/07 22:20:17   1040s]       steiner router: calls=131138, total_wall_time=29.158s, mean_wall_time=0.222ms
[12/07 22:20:17   1040s]     Wire Reduction extra effort...
[12/07 22:20:17   1040s]       Clock DAG hash before 'Wire Reduction extra effort': 17480032120487809535 18108385697380065278
[12/07 22:20:17   1040s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/07 22:20:17   1040s]         delay calculator: calls=236610, total_wall_time=7.305s, mean_wall_time=0.031ms
[12/07 22:20:17   1040s]         legalizer: calls=130901, total_wall_time=2.699s, mean_wall_time=0.021ms
[12/07 22:20:17   1040s]         steiner router: calls=131138, total_wall_time=29.158s, mean_wall_time=0.222ms
[12/07 22:20:17   1040s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/07 22:20:17   1040s]       Artificially removing short and long paths...
[12/07 22:20:18   1040s]         Clock DAG hash before 'Artificially removing short and long paths': 17480032120487809535 18108385697380065278
[12/07 22:20:18   1040s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 22:20:18   1040s]           delay calculator: calls=236610, total_wall_time=7.305s, mean_wall_time=0.031ms
[12/07 22:20:18   1040s]           legalizer: calls=130901, total_wall_time=2.699s, mean_wall_time=0.021ms
[12/07 22:20:18   1040s]           steiner router: calls=131138, total_wall_time=29.158s, mean_wall_time=0.222ms
[12/07 22:20:18   1041s]         For skew_group ideal_clock/functional_wcl_fast target band (0.673, 0.731)
[12/07 22:20:18   1041s]         For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 259 paths.
[12/07 22:20:18   1041s]         	The smallest offset applied was -0.001ns.
[12/07 22:20:18   1041s]         	The largest offset applied was 0.003ns.
[12/07 22:20:18   1041s]         
[12/07 22:20:18   1041s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:18   1041s]       Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 22:20:18   1041s]       Global shorten wires A0...
[12/07 22:20:18   1041s]         Clock DAG hash before 'Global shorten wires A0': 17480032120487809535 18108385697380065278
[12/07 22:20:18   1041s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/07 22:20:18   1041s]           delay calculator: calls=236610, total_wall_time=7.305s, mean_wall_time=0.031ms
[12/07 22:20:18   1041s]           legalizer: calls=130901, total_wall_time=2.699s, mean_wall_time=0.021ms
[12/07 22:20:18   1041s]           steiner router: calls=131138, total_wall_time=29.158s, mean_wall_time=0.222ms
[12/07 22:20:18   1041s]         Legalizer API calls during this step: 1711 succeeded with high effort: 1711 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:18   1041s]       Global shorten wires A0 done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 22:20:18   1041s]       Move For Wirelength - core...
[12/07 22:20:19   1041s]         Clock DAG hash before 'Move For Wirelength - core': 16680299465878267274 15883171707001321515
[12/07 22:20:19   1041s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/07 22:20:19   1041s]           delay calculator: calls=236851, total_wall_time=7.310s, mean_wall_time=0.031ms
[12/07 22:20:19   1041s]           legalizer: calls=132612, total_wall_time=2.730s, mean_wall_time=0.021ms
[12/07 22:20:19   1041s]           steiner router: calls=131310, total_wall_time=29.180s, mean_wall_time=0.222ms
[12/07 22:20:26   1049s]         Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=157, computed=1640, moveTooSmall=2735, resolved=0, predictFail=679, currentlyIllegal=0, legalizationFail=57, legalizedMoveTooSmall=2032, ignoredLeafDriver=0, worse=2911, accepted=238
[12/07 22:20:26   1049s]         Max accepted move=65.000um, total accepted move=2773.200um, average move=11.652um
[12/07 22:20:33   1056s]         Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=157, computed=1640, moveTooSmall=2855, resolved=0, predictFail=708, currentlyIllegal=0, legalizationFail=62, legalizedMoveTooSmall=2268, ignoredLeafDriver=0, worse=3058, accepted=111
[12/07 22:20:33   1056s]         Max accepted move=51.200um, total accepted move=1012.200um, average move=9.118um
[12/07 22:20:40   1062s]         Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=163, computed=1634, moveTooSmall=2897, resolved=0, predictFail=723, currentlyIllegal=0, legalizationFail=64, legalizedMoveTooSmall=2319, ignoredLeafDriver=0, worse=3136, accepted=51
[12/07 22:20:40   1062s]         Max accepted move=30.600um, total accepted move=454.000um, average move=8.902um
[12/07 22:20:40   1062s]         Legalizer API calls during this step: 18417 succeeded with high effort: 18417 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:40   1062s]       Move For Wirelength - core done. (took cpu=0:00:21.1 real=0:00:21.2)
[12/07 22:20:40   1062s]       Global shorten wires A1...
[12/07 22:20:40   1063s]         Clock DAG hash before 'Global shorten wires A1': 9196046611449823645 16825919189173205340
[12/07 22:20:40   1063s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/07 22:20:40   1063s]           delay calculator: calls=256074, total_wall_time=7.888s, mean_wall_time=0.031ms
[12/07 22:20:40   1063s]           legalizer: calls=151029, total_wall_time=3.240s, mean_wall_time=0.021ms
[12/07 22:20:40   1063s]           steiner router: calls=157274, total_wall_time=35.123s, mean_wall_time=0.223ms
[12/07 22:20:40   1063s]         Legalizer API calls during this step: 1732 succeeded with high effort: 1732 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:40   1063s]       Global shorten wires A1 done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 22:20:40   1063s]       Move For Wirelength - core...
[12/07 22:20:40   1063s]         Clock DAG hash before 'Move For Wirelength - core': 9196046611449823645 16825919189173205340
[12/07 22:20:40   1063s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/07 22:20:40   1063s]           delay calculator: calls=256266, total_wall_time=7.893s, mean_wall_time=0.031ms
[12/07 22:20:40   1063s]           legalizer: calls=152761, total_wall_time=3.271s, mean_wall_time=0.021ms
[12/07 22:20:40   1063s]           steiner router: calls=157472, total_wall_time=35.150s, mean_wall_time=0.223ms
[12/07 22:20:41   1064s]         Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=1582, computed=215, moveTooSmall=2944, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=220, ignoredLeafDriver=0, worse=94, accepted=3
[12/07 22:20:41   1064s]         Max accepted move=9.800um, total accepted move=22.800um, average move=7.600um
[12/07 22:20:42   1064s]         Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=1583, computed=214, moveTooSmall=2939, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=221, ignoredLeafDriver=0, worse=93, accepted=2
[12/07 22:20:42   1064s]         Max accepted move=5.600um, total accepted move=10.800um, average move=5.400um
[12/07 22:20:42   1065s]         Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=1584, computed=213, moveTooSmall=2943, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=221, ignoredLeafDriver=0, worse=94, accepted=0
[12/07 22:20:42   1065s]         Max accepted move=0.000um, total accepted move=0.000um
[12/07 22:20:42   1065s]         Legalizer API calls during this step: 975 succeeded with high effort: 975 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:42   1065s]       Move For Wirelength - core done. (took cpu=0:00:02.5 real=0:00:02.5)
[12/07 22:20:42   1065s]       Global shorten wires B...
[12/07 22:20:43   1065s]         Clock DAG hash before 'Global shorten wires B': 2997351342490028 2387879840742616325
[12/07 22:20:43   1065s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/07 22:20:43   1065s]           delay calculator: calls=256992, total_wall_time=7.916s, mean_wall_time=0.031ms
[12/07 22:20:43   1065s]           legalizer: calls=153736, total_wall_time=3.297s, mean_wall_time=0.021ms
[12/07 22:20:43   1065s]           steiner router: calls=158496, total_wall_time=35.419s, mean_wall_time=0.223ms
[12/07 22:20:47   1070s]         Legalizer API calls during this step: 8411 succeeded with high effort: 8411 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:47   1070s]       Global shorten wires B done. (took cpu=0:00:04.4 real=0:00:04.4)
[12/07 22:20:47   1070s]       Move For Wirelength - branch...
[12/07 22:20:47   1070s]         Clock DAG hash before 'Move For Wirelength - branch': 3343008633342294612 17711817442395315021
[12/07 22:20:47   1070s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/07 22:20:47   1070s]           delay calculator: calls=260421, total_wall_time=8.017s, mean_wall_time=0.031ms
[12/07 22:20:47   1070s]           legalizer: calls=162147, total_wall_time=3.483s, mean_wall_time=0.021ms
[12/07 22:20:47   1070s]           steiner router: calls=163340, total_wall_time=36.505s, mean_wall_time=0.223ms
[12/07 22:20:49   1071s]         Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=0, computed=1797, moveTooSmall=0, resolved=0, predictFail=43, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1832, accepted=58
[12/07 22:20:49   1071s]         Max accepted move=13.400um, total accepted move=44.800um, average move=0.772um
[12/07 22:20:49   1072s]         Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=1702, computed=95, moveTooSmall=0, resolved=0, predictFail=3240, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=64, accepted=1
[12/07 22:20:49   1072s]         Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
[12/07 22:20:50   1073s]         Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=1759, computed=38, moveTooSmall=0, resolved=0, predictFail=3371, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[12/07 22:20:50   1073s]         Max accepted move=0.000um, total accepted move=0.000um
[12/07 22:20:50   1073s]         Legalizer API calls during this step: 2094 succeeded with high effort: 2094 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:50   1073s]       Move For Wirelength - branch done. (took cpu=0:00:02.9 real=0:00:02.9)
[12/07 22:20:50   1073s]       Reverting Artificially removing short and long paths...
[12/07 22:20:50   1073s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 12351731481317908497 1273309315182968184
[12/07 22:20:50   1073s]         CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[12/07 22:20:50   1073s]           delay calculator: calls=261008, total_wall_time=8.035s, mean_wall_time=0.031ms
[12/07 22:20:50   1073s]           legalizer: calls=164241, total_wall_time=3.526s, mean_wall_time=0.021ms
[12/07 22:20:50   1073s]           steiner router: calls=164042, total_wall_time=36.681s, mean_wall_time=0.224ms
[12/07 22:20:50   1073s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:50   1073s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 22:20:50   1073s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/07 22:20:50   1073s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/07 22:20:50   1073s]         cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:20:50   1073s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:20:50   1073s]         misc counts      : r=1, pp=0
[12/07 22:20:50   1073s]         cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
[12/07 22:20:50   1073s]         cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
[12/07 22:20:50   1073s]         sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:20:50   1073s]         wire capacitance : top=0.000pF, trunk=4.073pF, leaf=29.143pF, total=33.216pF
[12/07 22:20:50   1073s]         wire lengths     : top=0.000um, trunk=31846.984um, leaf=202277.719um, total=234124.702um
[12/07 22:20:50   1073s]         hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
[12/07 22:20:50   1073s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/07 22:20:50   1073s]         Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/07 22:20:50   1073s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/07 22:20:50   1073s]         Trunk : target=0.133ns count=391 avg=0.064ns sd=0.029ns min=0.009ns max=0.134ns {284 <= 0.080ns, 69 <= 0.106ns, 27 <= 0.120ns, 8 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:20:50   1073s]         Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.070ns max=0.133ns {231 <= 0.080ns, 41 <= 0.106ns, 293 <= 0.120ns, 424 <= 0.126ns, 418 <= 0.133ns}
[12/07 22:20:50   1073s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/07 22:20:50   1073s]          Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
[12/07 22:20:50   1073s]       Clock DAG hash after 'Wire Reduction extra effort': 12351731481317908497 1273309315182968184
[12/07 22:20:50   1073s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/07 22:20:50   1073s]         delay calculator: calls=261008, total_wall_time=8.035s, mean_wall_time=0.031ms
[12/07 22:20:50   1073s]         legalizer: calls=164241, total_wall_time=3.526s, mean_wall_time=0.021ms
[12/07 22:20:50   1073s]         steiner router: calls=164042, total_wall_time=36.681s, mean_wall_time=0.224ms
[12/07 22:20:51   1074s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/07 22:20:51   1074s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.672, max=0.730, avg=0.699, sd=0.016], skew [0.059 vs 0.058*], 100% {0.672, 0.730} (wid=0.029 ws=0.021) (gid=0.718 gs=0.070)
[12/07 22:20:51   1074s]             min path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[0][19]/CP
[12/07 22:20:51   1074s]             max path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[1][30]/CP
[12/07 22:20:51   1074s]       Skew group summary after 'Wire Reduction extra effort':
[12/07 22:20:51   1074s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.672, max=0.730, avg=0.699, sd=0.016], skew [0.059 vs 0.058*], 100% {0.672, 0.730} (wid=0.029 ws=0.021) (gid=0.718 gs=0.070)
[12/07 22:20:51   1074s]       Legalizer API calls during this step: 33340 succeeded with high effort: 33340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:51   1074s]     Wire Reduction extra effort done. (took cpu=0:00:33.8 real=0:00:33.9)
[12/07 22:20:51   1074s]     Optimizing orientation...
[12/07 22:20:51   1074s]     FlipOpt...
[12/07 22:20:51   1074s]     Disconnecting clock tree from netlist...
[12/07 22:20:51   1074s]     Disconnecting clock tree from netlist done.
[12/07 22:20:51   1074s]     Performing Single Threaded FlipOpt
[12/07 22:20:51   1074s]     Optimizing orientation on clock cells...
[12/07 22:20:53   1076s]       Orientation Wirelength Optimization: Attempted = 1799 , Succeeded = 342 , Constraints Broken = 1455 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/07 22:20:53   1076s]     Optimizing orientation on clock cells done.
[12/07 22:20:53   1076s]     Resynthesising clock tree into netlist...
[12/07 22:20:54   1077s]       Reset timing graph...
[12/07 22:20:54   1077s] Ignoring AAE DB Resetting ...
[12/07 22:20:54   1077s]       Reset timing graph done.
[12/07 22:20:54   1077s]     Resynthesising clock tree into netlist done.
[12/07 22:20:54   1077s]     FlipOpt done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/07 22:20:54   1077s]     Optimizing orientation done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/07 22:20:54   1077s] End AAE Lib Interpolated Model. (MEM=3532.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:20:56   1079s]     Clock DAG stats after 'Wire Opt OverFix':
[12/07 22:20:56   1079s]       cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:20:56   1079s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:20:56   1079s]       misc counts      : r=1, pp=0
[12/07 22:20:56   1079s]       cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
[12/07 22:20:56   1079s]       cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
[12/07 22:20:56   1079s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:20:56   1079s]       wire capacitance : top=0.000pF, trunk=4.031pF, leaf=29.122pF, total=33.154pF
[12/07 22:20:56   1079s]       wire lengths     : top=0.000um, trunk=31519.486um, leaf=202105.813um, total=233625.299um
[12/07 22:20:56   1079s]       hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
[12/07 22:20:56   1079s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/07 22:20:56   1079s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/07 22:20:56   1079s]       Trunk : target=0.133ns count=391 avg=0.063ns sd=0.028ns min=0.009ns max=0.133ns {284 <= 0.080ns, 71 <= 0.106ns, 26 <= 0.120ns, 8 <= 0.126ns, 2 <= 0.133ns}
[12/07 22:20:56   1079s]       Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.070ns max=0.133ns {231 <= 0.080ns, 41 <= 0.106ns, 297 <= 0.120ns, 425 <= 0.126ns, 413 <= 0.133ns}
[12/07 22:20:56   1079s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/07 22:20:56   1079s]        Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
[12/07 22:20:56   1079s]     Clock DAG hash after 'Wire Opt OverFix': 1898601136745115882 12417830417679556187
[12/07 22:20:56   1079s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/07 22:20:56   1079s]       delay calculator: calls=262806, total_wall_time=8.095s, mean_wall_time=0.031ms
[12/07 22:20:56   1079s]       legalizer: calls=164241, total_wall_time=3.526s, mean_wall_time=0.021ms
[12/07 22:20:56   1079s]       steiner router: calls=170889, total_wall_time=38.139s, mean_wall_time=0.223ms
[12/07 22:20:57   1080s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/07 22:20:57   1080s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.730, avg=0.698, sd=0.016], skew [0.060 vs 0.058*], 99.7% {0.671, 0.729} (wid=0.029 ws=0.021) (gid=0.718 gs=0.070)
[12/07 22:20:57   1080s]           min path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[7][1]/CP
[12/07 22:20:57   1080s]           max path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][5]/CP
[12/07 22:20:57   1080s]     Skew group summary after 'Wire Opt OverFix':
[12/07 22:20:57   1080s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.730, avg=0.698, sd=0.016], skew [0.060 vs 0.058*], 99.7% {0.671, 0.729} (wid=0.029 ws=0.021) (gid=0.718 gs=0.070)
[12/07 22:20:57   1080s]     Legalizer API calls during this step: 33340 succeeded with high effort: 33340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:20:57   1080s]   Wire Opt OverFix done. (took cpu=0:00:40.0 real=0:00:40.0)
[12/07 22:20:57   1080s]   Total capacitance is (rise=78.184pF fall=77.341pF), of which (rise=33.154pF fall=33.154pF) is wire, and (rise=45.030pF fall=44.187pF) is gate.
[12/07 22:20:57   1080s]   Stage::Polishing done. (took cpu=0:02:27 real=0:02:28)
[12/07 22:20:57   1080s]   Stage::Updating netlist...
[12/07 22:20:57   1080s]   Reset timing graph...
[12/07 22:20:57   1080s] Ignoring AAE DB Resetting ...
[12/07 22:20:57   1080s]   Reset timing graph done.
[12/07 22:20:57   1080s]   Setting non-default rules before calling refine place.
[12/07 22:20:58   1081s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 22:20:58   1081s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3532.9M, EPOCH TIME: 1733628058.198987
[12/07 22:20:58   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:58160).
[12/07 22:20:58   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:20:58   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:20:58   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:20:58   1081s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.329, REAL:0.330, MEM:3487.9M, EPOCH TIME: 1733628058.528845
[12/07 22:20:58   1081s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 22:20:58   1081s]   Leaving CCOpt scope - ClockRefiner...
[12/07 22:20:58   1081s]   Assigned high priority to 1797 instances.
[12/07 22:20:58   1081s]   Soft fixed 1797 clock instances.
[12/07 22:20:58   1081s]   Performing Clock Only Refine Place.
[12/07 22:20:58   1081s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/07 22:20:58   1081s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3487.9M, EPOCH TIME: 1733628058.590650
[12/07 22:20:58   1081s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3487.9M, EPOCH TIME: 1733628058.590736
[12/07 22:20:58   1081s] Processing tracks to init pin-track alignment.
[12/07 22:20:58   1081s] z: 2, totalTracks: 1
[12/07 22:20:58   1081s] z: 4, totalTracks: 1
[12/07 22:20:58   1081s] z: 6, totalTracks: 1
[12/07 22:20:58   1081s] z: 8, totalTracks: 1
[12/07 22:20:58   1081s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:20:58   1081s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:20:58   1081s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3487.9M, EPOCH TIME: 1733628058.670583
[12/07 22:20:58   1081s] Info: 1797 insts are soft-fixed.
[12/07 22:20:58   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:20:58   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:20:58   1081s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:20:58   1081s] 
[12/07 22:20:58   1081s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:20:58   1081s] OPERPROF:       Starting CMU at level 4, MEM:3487.9M, EPOCH TIME: 1733628058.758943
[12/07 22:20:58   1081s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3487.9M, EPOCH TIME: 1733628058.764902
[12/07 22:20:58   1081s] 
[12/07 22:20:58   1081s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:20:58   1081s] Info: 1797 insts are soft-fixed.
[12/07 22:20:58   1081s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.115, REAL:0.116, MEM:3487.9M, EPOCH TIME: 1733628058.786508
[12/07 22:20:58   1081s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3487.9M, EPOCH TIME: 1733628058.786557
[12/07 22:20:58   1081s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:3487.9M, EPOCH TIME: 1733628058.787142
[12/07 22:20:58   1081s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3487.9MB).
[12/07 22:20:58   1081s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.225, REAL:0.226, MEM:3487.9M, EPOCH TIME: 1733628058.816290
[12/07 22:20:58   1081s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.225, REAL:0.226, MEM:3487.9M, EPOCH TIME: 1733628058.816318
[12/07 22:20:58   1081s] TDRefine: refinePlace mode is spiral
[12/07 22:20:58   1081s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.3
[12/07 22:20:58   1081s] OPERPROF: Starting RefinePlace at level 1, MEM:3487.9M, EPOCH TIME: 1733628058.816396
[12/07 22:20:58   1081s] *** Starting refinePlace (0:18:02 mem=3487.9M) ***
[12/07 22:20:58   1081s] Total net bbox length = 5.415e+06 (2.784e+06 2.631e+06) (ext = 1.540e+04)
[12/07 22:20:58   1081s] 
[12/07 22:20:58   1081s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:20:58   1081s] Info: 1797 insts are soft-fixed.
[12/07 22:20:58   1081s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:20:58   1081s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:20:59   1081s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:20:59   1081s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:20:59   1081s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:20:59   1081s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3487.9M, EPOCH TIME: 1733628059.025182
[12/07 22:20:59   1081s] Starting refinePlace ...
[12/07 22:20:59   1081s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:20:59   1081s] One DDP V2 for no tweak run.
[12/07 22:20:59   1081s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:20:59   1081s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3487.9MB
[12/07 22:20:59   1081s] Statistics of distance of Instance movement in refine placement:
[12/07 22:20:59   1081s]   maximum (X+Y) =         0.00 um
[12/07 22:20:59   1081s]   mean    (X+Y) =         0.00 um
[12/07 22:20:59   1081s] Summary Report:
[12/07 22:20:59   1081s] Instances move: 0 (out of 108415 movable)
[12/07 22:20:59   1081s] Instances flipped: 0
[12/07 22:20:59   1081s] Mean displacement: 0.00 um
[12/07 22:20:59   1081s] Max displacement: 0.00 um 
[12/07 22:20:59   1081s] Total instances moved : 0
[12/07 22:20:59   1081s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.048, REAL:0.048, MEM:3487.9M, EPOCH TIME: 1733628059.073484
[12/07 22:20:59   1081s] Total net bbox length = 5.415e+06 (2.784e+06 2.631e+06) (ext = 1.540e+04)
[12/07 22:20:59   1081s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3487.9MB
[12/07 22:20:59   1081s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=3487.9MB) @(0:18:02 - 0:18:02).
[12/07 22:20:59   1081s] *** Finished refinePlace (0:18:02 mem=3487.9M) ***
[12/07 22:20:59   1081s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.3
[12/07 22:20:59   1081s] OPERPROF: Finished RefinePlace at level 1, CPU:0.301, REAL:0.301, MEM:3487.9M, EPOCH TIME: 1733628059.117716
[12/07 22:20:59   1081s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3487.9M, EPOCH TIME: 1733628059.117751
[12/07 22:20:59   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1797).
[12/07 22:20:59   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:20:59   1082s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:20:59   1082s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:20:59   1082s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.238, REAL:0.239, MEM:3487.9M, EPOCH TIME: 1733628059.356308
[12/07 22:20:59   1082s]   ClockRefiner summary
[12/07 22:20:59   1082s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 59957).
[12/07 22:20:59   1082s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1797).
[12/07 22:20:59   1082s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 58160).
[12/07 22:20:59   1082s]   Restoring pStatusCts on 1797 clock instances.
[12/07 22:20:59   1082s]   Revert refine place priority changes on 0 instances.
[12/07 22:20:59   1082s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/07 22:20:59   1082s]   Stage::Updating netlist done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/07 22:20:59   1082s]   CCOpt::Phase::Implementation done. (took cpu=0:03:07 real=0:03:07)
[12/07 22:20:59   1082s]   CCOpt::Phase::eGRPC...
[12/07 22:20:59   1082s]   eGR Post Conditioning loop iteration 0...
[12/07 22:20:59   1082s]     Clock implementation routing...
[12/07 22:20:59   1082s]       Leaving CCOpt scope - Routing Tools...
[12/07 22:20:59   1082s] Net route status summary:
[12/07 22:20:59   1082s]   Clock:      1798 (unrouted=1798, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:20:59   1082s]   Non-clock: 131957 (unrouted=24075, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24074, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:21:00   1083s]       Routing using eGR only...
[12/07 22:21:00   1083s]         Early Global Route - eGR only step...
[12/07 22:21:00   1083s] (ccopt eGR): There are 1798 nets to be routed. 0 nets have skip routing designation.
[12/07 22:21:00   1083s] (ccopt eGR): There are 1798 nets for routing of which 1798 have one or more fixed wires.
[12/07 22:21:01   1083s] (ccopt eGR): Start to route 1798 all nets
[12/07 22:21:01   1083s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3492.77 MB )
[12/07 22:21:01   1083s] (I)      ==================== Layers =====================
[12/07 22:21:01   1083s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:21:01   1083s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:21:01   1083s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:21:01   1083s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:21:01   1083s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:21:01   1083s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:21:01   1083s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:21:01   1083s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:21:01   1083s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:21:01   1083s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:21:01   1083s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:21:01   1083s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:21:01   1083s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:21:01   1083s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:21:01   1083s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:21:01   1083s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:21:01   1083s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:21:01   1083s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:21:01   1083s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:21:01   1083s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:21:01   1083s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:21:01   1083s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:21:01   1083s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:21:01   1083s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:21:01   1083s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:21:01   1083s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:21:01   1083s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:21:01   1083s] (I)      Started Import and model ( Curr Mem: 3492.77 MB )
[12/07 22:21:01   1083s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:21:01   1084s] (I)      == Non-default Options ==
[12/07 22:21:01   1084s] (I)      Clean congestion better                            : true
[12/07 22:21:01   1084s] (I)      Estimate vias on DPT layer                         : true
[12/07 22:21:01   1084s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 22:21:01   1084s] (I)      Layer constraints as soft constraints              : true
[12/07 22:21:01   1084s] (I)      Soft top layer                                     : true
[12/07 22:21:01   1084s] (I)      Skip prospective layer relax nets                  : true
[12/07 22:21:01   1084s] (I)      Better NDR handling                                : true
[12/07 22:21:01   1084s] (I)      Improved NDR modeling in LA                        : true
[12/07 22:21:01   1084s] (I)      Routing cost fix for NDR handling                  : true
[12/07 22:21:01   1084s] (I)      Block tracks for preroutes                         : true
[12/07 22:21:01   1084s] (I)      Assign IRoute by net group key                     : true
[12/07 22:21:01   1084s] (I)      Block unroutable channels                          : true
[12/07 22:21:01   1084s] (I)      Block unroutable channels 3D                       : true
[12/07 22:21:01   1084s] (I)      Bound layer relaxed segment wl                     : true
[12/07 22:21:01   1084s] (I)      Blocked pin reach length threshold                 : 2
[12/07 22:21:01   1084s] (I)      Check blockage within NDR space in TA              : true
[12/07 22:21:01   1084s] (I)      Skip must join for term with via pillar            : true
[12/07 22:21:01   1084s] (I)      Model find APA for IO pin                          : true
[12/07 22:21:01   1084s] (I)      On pin location for off pin term                   : true
[12/07 22:21:01   1084s] (I)      Handle EOL spacing                                 : true
[12/07 22:21:01   1084s] (I)      Merge PG vias by gap                               : true
[12/07 22:21:01   1084s] (I)      Maximum routing layer                              : 10
[12/07 22:21:01   1084s] (I)      Route selected nets only                           : true
[12/07 22:21:01   1084s] (I)      Refine MST                                         : true
[12/07 22:21:01   1084s] (I)      Honor PRL                                          : true
[12/07 22:21:01   1084s] (I)      Strong congestion aware                            : true
[12/07 22:21:01   1084s] (I)      Improved initial location for IRoutes              : true
[12/07 22:21:01   1084s] (I)      Multi panel TA                                     : true
[12/07 22:21:01   1084s] (I)      Penalize wire overlap                              : true
[12/07 22:21:01   1084s] (I)      Expand small instance blockage                     : true
[12/07 22:21:01   1084s] (I)      Reduce via in TA                                   : true
[12/07 22:21:01   1084s] (I)      SS-aware routing                                   : true
[12/07 22:21:01   1084s] (I)      Improve tree edge sharing                          : true
[12/07 22:21:01   1084s] (I)      Improve 2D via estimation                          : true
[12/07 22:21:01   1084s] (I)      Refine Steiner tree                                : true
[12/07 22:21:01   1084s] (I)      Build spine tree                                   : true
[12/07 22:21:01   1084s] (I)      Model pass through capacity                        : true
[12/07 22:21:01   1084s] (I)      Extend blockages by a half GCell                   : true
[12/07 22:21:01   1084s] (I)      Consider pin shapes                                : true
[12/07 22:21:01   1084s] (I)      Consider pin shapes for all nodes                  : true
[12/07 22:21:01   1084s] (I)      Consider NR APA                                    : true
[12/07 22:21:01   1084s] (I)      Consider IO pin shape                              : true
[12/07 22:21:01   1084s] (I)      Fix pin connection bug                             : true
[12/07 22:21:01   1084s] (I)      Consider layer RC for local wires                  : true
[12/07 22:21:01   1084s] (I)      Route to clock mesh pin                            : true
[12/07 22:21:01   1084s] (I)      LA-aware pin escape length                         : 2
[12/07 22:21:01   1084s] (I)      Connect multiple ports                             : true
[12/07 22:21:01   1084s] (I)      Split for must join                                : true
[12/07 22:21:01   1084s] (I)      Number of threads                                  : 1
[12/07 22:21:01   1084s] (I)      Routing effort level                               : 10000
[12/07 22:21:01   1084s] (I)      Prefer layer length threshold                      : 8
[12/07 22:21:01   1084s] (I)      Overflow penalty cost                              : 10
[12/07 22:21:01   1084s] (I)      A-star cost                                        : 0.300000
[12/07 22:21:01   1084s] (I)      Misalignment cost                                  : 10.000000
[12/07 22:21:01   1084s] (I)      Threshold for short IRoute                         : 6
[12/07 22:21:01   1084s] (I)      Via cost during post routing                       : 1.000000
[12/07 22:21:01   1084s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 22:21:01   1084s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 22:21:01   1084s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 22:21:01   1084s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 22:21:01   1084s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 22:21:01   1084s] (I)      PG-aware similar topology routing                  : true
[12/07 22:21:01   1084s] (I)      Maze routing via cost fix                          : true
[12/07 22:21:01   1084s] (I)      Apply PRL on PG terms                              : true
[12/07 22:21:01   1084s] (I)      Apply PRL on obs objects                           : true
[12/07 22:21:01   1084s] (I)      Handle range-type spacing rules                    : true
[12/07 22:21:01   1084s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 22:21:01   1084s] (I)      Parallel spacing query fix                         : true
[12/07 22:21:01   1084s] (I)      Force source to root IR                            : true
[12/07 22:21:01   1084s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 22:21:01   1084s] (I)      Do not relax to DPT layer                          : true
[12/07 22:21:01   1084s] (I)      No DPT in post routing                             : true
[12/07 22:21:01   1084s] (I)      Modeling PG via merging fix                        : true
[12/07 22:21:01   1084s] (I)      Shield aware TA                                    : true
[12/07 22:21:01   1084s] (I)      Strong shield aware TA                             : true
[12/07 22:21:01   1084s] (I)      Overflow calculation fix in LA                     : true
[12/07 22:21:01   1084s] (I)      Post routing fix                                   : true
[12/07 22:21:01   1084s] (I)      Strong post routing                                : true
[12/07 22:21:01   1084s] (I)      NDR via pillar fix                                 : true
[12/07 22:21:01   1084s] (I)      Violation on path threshold                        : 1
[12/07 22:21:01   1084s] (I)      Pass through capacity modeling                     : true
[12/07 22:21:01   1084s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 22:21:01   1084s] (I)      Select term pin box for io pin                     : true
[12/07 22:21:01   1084s] (I)      Penalize NDR sharing                               : true
[12/07 22:21:01   1084s] (I)      Enable special modeling                            : false
[12/07 22:21:01   1084s] (I)      Keep fixed segments                                : true
[12/07 22:21:01   1084s] (I)      Reorder net groups by key                          : true
[12/07 22:21:01   1084s] (I)      Increase net scenic ratio                          : true
[12/07 22:21:01   1084s] (I)      Method to set GCell size                           : row
[12/07 22:21:01   1084s] (I)      Connect multiple ports and must join fix           : true
[12/07 22:21:01   1084s] (I)      Avoid high resistance layers                       : true
[12/07 22:21:01   1084s] (I)      Model find APA for IO pin fix                      : true
[12/07 22:21:01   1084s] (I)      Avoid connecting non-metal layers                  : true
[12/07 22:21:01   1084s] (I)      Use track pitch for NDR                            : true
[12/07 22:21:01   1084s] (I)      Enable layer relax to lower layer                  : true
[12/07 22:21:01   1084s] (I)      Enable layer relax to upper layer                  : true
[12/07 22:21:01   1084s] (I)      Top layer relaxation fix                           : true
[12/07 22:21:01   1084s] (I)      Handle non-default track width                     : false
[12/07 22:21:01   1084s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:21:01   1084s] (I)      Use row-based GCell size
[12/07 22:21:01   1084s] (I)      Use row-based GCell align
[12/07 22:21:01   1084s] (I)      layer 0 area = 168000
[12/07 22:21:01   1084s] (I)      layer 1 area = 208000
[12/07 22:21:01   1084s] (I)      layer 2 area = 208000
[12/07 22:21:01   1084s] (I)      layer 3 area = 208000
[12/07 22:21:01   1084s] (I)      layer 4 area = 208000
[12/07 22:21:01   1084s] (I)      layer 5 area = 208000
[12/07 22:21:01   1084s] (I)      layer 6 area = 208000
[12/07 22:21:01   1084s] (I)      layer 7 area = 2259999
[12/07 22:21:01   1084s] (I)      layer 8 area = 2259999
[12/07 22:21:01   1084s] (I)      layer 9 area = 0
[12/07 22:21:01   1084s] (I)      GCell unit size   : 3600
[12/07 22:21:01   1084s] (I)      GCell multiplier  : 1
[12/07 22:21:01   1084s] (I)      GCell row height  : 3600
[12/07 22:21:01   1084s] (I)      Actual row height : 3600
[12/07 22:21:01   1084s] (I)      GCell align ref   : 4000 4000
[12/07 22:21:01   1084s] [NR-eGR] Track table information for default rule: 
[12/07 22:21:01   1084s] [NR-eGR] M1 has single uniform track structure
[12/07 22:21:01   1084s] [NR-eGR] M2 has single uniform track structure
[12/07 22:21:01   1084s] [NR-eGR] M3 has single uniform track structure
[12/07 22:21:01   1084s] [NR-eGR] M4 has single uniform track structure
[12/07 22:21:01   1084s] [NR-eGR] M5 has single uniform track structure
[12/07 22:21:01   1084s] [NR-eGR] M6 has single uniform track structure
[12/07 22:21:01   1084s] [NR-eGR] M7 has single uniform track structure
[12/07 22:21:01   1084s] [NR-eGR] M8 has single uniform track structure
[12/07 22:21:01   1084s] [NR-eGR] M9 has single uniform track structure
[12/07 22:21:01   1084s] [NR-eGR] AP has single uniform track structure
[12/07 22:21:01   1084s] (I)      ================== Default via ==================
[12/07 22:21:01   1084s] (I)      +---+--------------------+----------------------+
[12/07 22:21:01   1084s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 22:21:01   1084s] (I)      +---+--------------------+----------------------+
[12/07 22:21:01   1084s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 22:21:01   1084s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 22:21:01   1084s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 22:21:01   1084s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 22:21:01   1084s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 22:21:01   1084s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 22:21:01   1084s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 22:21:01   1084s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 22:21:01   1084s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 22:21:01   1084s] (I)      +---+--------------------+----------------------+
[12/07 22:21:01   1084s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:21:02   1084s] [NR-eGR] Read 2209622 PG shapes
[12/07 22:21:02   1084s] [NR-eGR] Read 0 clock shapes
[12/07 22:21:02   1084s] [NR-eGR] Read 0 other shapes
[12/07 22:21:02   1084s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:21:02   1084s] [NR-eGR] #Instance Blockages : 3792
[12/07 22:21:02   1084s] [NR-eGR] #PG Blockages       : 2209622
[12/07 22:21:02   1084s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:21:02   1084s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:21:02   1084s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:21:02   1084s] [NR-eGR] #Other Blockages    : 0
[12/07 22:21:02   1084s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:21:02   1085s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 22:21:02   1085s] [NR-eGR] Read 109680 nets ( ignored 107882 )
[12/07 22:21:02   1085s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 22:21:02   1085s] (I)      early_global_route_priority property id does not exist.
[12/07 22:21:02   1085s] (I)      Read Num Blocks=2218068  Num Prerouted Wires=0  Num CS=0
[12/07 22:21:02   1085s] (I)      Layer 1 (V) : #blockages 4689 : #preroutes 0
[12/07 22:21:02   1085s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/07 22:21:02   1085s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/07 22:21:02   1085s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/07 22:21:02   1085s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/07 22:21:02   1085s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 22:21:02   1085s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 22:21:02   1085s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:21:02   1085s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:21:02   1085s] (I)      Moved 0 terms for better access 
[12/07 22:21:02   1085s] (I)      Number of ignored nets                =      0
[12/07 22:21:02   1085s] (I)      Number of connected nets              =      0
[12/07 22:21:02   1085s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 22:21:02   1085s] (I)      Number of clock nets                  =   1798.  Ignored: No
[12/07 22:21:02   1085s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:21:02   1085s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:21:02   1085s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:21:02   1085s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:21:02   1085s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:21:02   1085s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:21:02   1085s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:21:02   1085s] [NR-eGR] There are 1798 clock nets ( 1798 with NDR ).
[12/07 22:21:02   1085s] (I)      Ndr track 0 does not exist
[12/07 22:21:02   1085s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:21:02   1085s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:21:02   1085s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:21:02   1085s] (I)      Site width          :   400  (dbu)
[12/07 22:21:02   1085s] (I)      Row height          :  3600  (dbu)
[12/07 22:21:02   1085s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:21:02   1085s] (I)      GCell width         :  3600  (dbu)
[12/07 22:21:02   1085s] (I)      GCell height        :  3600  (dbu)
[12/07 22:21:02   1085s] (I)      Grid                :   834   834    10
[12/07 22:21:02   1085s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:21:02   1085s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 22:21:02   1085s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 22:21:02   1085s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:21:02   1085s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:21:02   1085s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:21:02   1085s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:21:02   1085s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:21:02   1085s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 22:21:02   1085s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:21:02   1085s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:21:02   1085s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:21:02   1085s] (I)      --------------------------------------------------------
[12/07 22:21:02   1085s] 
[12/07 22:21:02   1085s] [NR-eGR] ============ Routing rule table ============
[12/07 22:21:02   1085s] [NR-eGR] Rule id: 0  Nets: 1798
[12/07 22:21:02   1085s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 22:21:02   1085s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:21:02   1085s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 22:21:02   1085s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 22:21:02   1085s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:21:02   1085s] [NR-eGR] ========================================
[12/07 22:21:02   1085s] [NR-eGR] 
[12/07 22:21:02   1085s] (I)      =============== Blocked Tracks ===============
[12/07 22:21:02   1085s] (I)      +-------+---------+----------+---------------+
[12/07 22:21:02   1085s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:21:02   1085s] (I)      +-------+---------+----------+---------------+
[12/07 22:21:02   1085s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:21:02   1085s] (I)      |     2 | 6255000 |  1803536 |        28.83% |
[12/07 22:21:02   1085s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/07 22:21:02   1085s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 22:21:02   1085s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/07 22:21:02   1085s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/07 22:21:02   1085s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 22:21:02   1085s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 22:21:02   1085s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 22:21:02   1085s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 22:21:02   1085s] (I)      +-------+---------+----------+---------------+
[12/07 22:21:02   1085s] (I)      Finished Import and model ( CPU: 1.81 sec, Real: 1.81 sec, Curr Mem: 3670.86 MB )
[12/07 22:21:02   1085s] (I)      Reset routing kernel
[12/07 22:21:02   1085s] (I)      Started Global Routing ( Curr Mem: 3670.86 MB )
[12/07 22:21:03   1085s] (I)      totalPins=61754  totalGlobalPin=61613 (99.77%)
[12/07 22:21:03   1086s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/07 22:21:03   1086s] [NR-eGR] Layer group 1: route 1798 net(s) in layer range [3, 4]
[12/07 22:21:03   1086s] (I)      
[12/07 22:21:03   1086s] (I)      ============  Phase 1a Route ============
[12/07 22:21:03   1086s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:21:03   1086s] (I)      Usage: 125713 = (60111 H, 65602 V) = (1.44% H, 1.45% V) = (1.082e+05um H, 1.181e+05um V)
[12/07 22:21:03   1086s] (I)      
[12/07 22:21:03   1086s] (I)      ============  Phase 1b Route ============
[12/07 22:21:03   1086s] (I)      Usage: 125702 = (60102 H, 65600 V) = (1.44% H, 1.45% V) = (1.082e+05um H, 1.181e+05um V)
[12/07 22:21:03   1086s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.262636e+05um
[12/07 22:21:03   1086s] (I)      
[12/07 22:21:03   1086s] (I)      ============  Phase 1c Route ============
[12/07 22:21:03   1086s] (I)      Level2 Grid: 167 x 167
[12/07 22:21:03   1086s] (I)      Usage: 125707 = (60111 H, 65596 V) = (1.44% H, 1.45% V) = (1.082e+05um H, 1.181e+05um V)
[12/07 22:21:03   1086s] (I)      
[12/07 22:21:03   1086s] (I)      ============  Phase 1d Route ============
[12/07 22:21:03   1086s] (I)      Usage: 125980 = (60287 H, 65693 V) = (1.44% H, 1.45% V) = (1.085e+05um H, 1.182e+05um V)
[12/07 22:21:03   1086s] (I)      
[12/07 22:21:03   1086s] (I)      ============  Phase 1e Route ============
[12/07 22:21:03   1086s] (I)      Usage: 125980 = (60287 H, 65693 V) = (1.44% H, 1.45% V) = (1.085e+05um H, 1.182e+05um V)
[12/07 22:21:03   1086s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.267640e+05um
[12/07 22:21:03   1086s] (I)      
[12/07 22:21:03   1086s] (I)      ============  Phase 1f Route ============
[12/07 22:21:03   1086s] (I)      Usage: 125980 = (60287 H, 65693 V) = (1.44% H, 1.45% V) = (1.085e+05um H, 1.182e+05um V)
[12/07 22:21:03   1086s] (I)      
[12/07 22:21:03   1086s] (I)      ============  Phase 1g Route ============
[12/07 22:21:03   1086s] (I)      Usage: 124229 = (59311 H, 64918 V) = (1.42% H, 1.44% V) = (1.068e+05um H, 1.169e+05um V)
[12/07 22:21:03   1086s] (I)      #Nets         : 1798
[12/07 22:21:03   1086s] (I)      #Relaxed nets : 283
[12/07 22:21:03   1086s] (I)      Wire length   : 102638
[12/07 22:21:03   1086s] [NR-eGR] Create a new net group with 283 nets and layer range [3, 6]
[12/07 22:21:03   1086s] (I)      
[12/07 22:21:03   1086s] (I)      ============  Phase 1h Route ============
[12/07 22:21:03   1086s] (I)      Usage: 122898 = (58638 H, 64260 V) = (1.40% H, 1.42% V) = (1.055e+05um H, 1.157e+05um V)
[12/07 22:21:03   1086s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/07 22:21:03   1086s] [NR-eGR] Layer group 2: route 283 net(s) in layer range [3, 6]
[12/07 22:21:03   1086s] (I)      
[12/07 22:21:03   1086s] (I)      ============  Phase 1a Route ============
[12/07 22:21:04   1086s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:21:04   1086s] (I)      Usage: 145807 = (69530 H, 76277 V) = (1.14% H, 1.02% V) = (1.252e+05um H, 1.373e+05um V)
[12/07 22:21:04   1086s] (I)      
[12/07 22:21:04   1086s] (I)      ============  Phase 1b Route ============
[12/07 22:21:04   1086s] (I)      Usage: 145804 = (69528 H, 76276 V) = (1.14% H, 1.02% V) = (1.252e+05um H, 1.373e+05um V)
[12/07 22:21:04   1086s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.624472e+05um
[12/07 22:21:04   1086s] (I)      
[12/07 22:21:04   1086s] (I)      ============  Phase 1c Route ============
[12/07 22:21:04   1086s] (I)      Level2 Grid: 167 x 167
[12/07 22:21:04   1086s] (I)      Usage: 145804 = (69528 H, 76276 V) = (1.14% H, 1.02% V) = (1.252e+05um H, 1.373e+05um V)
[12/07 22:21:04   1086s] (I)      
[12/07 22:21:04   1086s] (I)      ============  Phase 1d Route ============
[12/07 22:21:04   1086s] (I)      Usage: 145862 = (69575 H, 76287 V) = (1.14% H, 1.02% V) = (1.252e+05um H, 1.373e+05um V)
[12/07 22:21:04   1086s] (I)      
[12/07 22:21:04   1086s] (I)      ============  Phase 1e Route ============
[12/07 22:21:04   1086s] (I)      Usage: 145862 = (69575 H, 76287 V) = (1.14% H, 1.02% V) = (1.252e+05um H, 1.373e+05um V)
[12/07 22:21:04   1086s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.625516e+05um
[12/07 22:21:04   1086s] (I)      
[12/07 22:21:04   1086s] (I)      ============  Phase 1f Route ============
[12/07 22:21:04   1086s] (I)      Usage: 145862 = (69575 H, 76287 V) = (1.14% H, 1.02% V) = (1.252e+05um H, 1.373e+05um V)
[12/07 22:21:04   1086s] (I)      
[12/07 22:21:04   1086s] (I)      ============  Phase 1g Route ============
[12/07 22:21:04   1086s] (I)      Usage: 144611 = (68918 H, 75693 V) = (1.13% H, 1.01% V) = (1.241e+05um H, 1.362e+05um V)
[12/07 22:21:04   1086s] (I)      #Nets         : 283
[12/07 22:21:04   1086s] (I)      #Relaxed nets : 264
[12/07 22:21:04   1086s] (I)      Wire length   : 1566
[12/07 22:21:04   1086s] [NR-eGR] Create a new net group with 264 nets and layer range [3, 8]
[12/07 22:21:04   1086s] (I)      
[12/07 22:21:04   1086s] (I)      ============  Phase 1h Route ============
[12/07 22:21:04   1086s] (I)      Usage: 143716 = (68477 H, 75239 V) = (1.12% H, 1.00% V) = (1.233e+05um H, 1.354e+05um V)
[12/07 22:21:04   1087s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/07 22:21:04   1087s] [NR-eGR] Layer group 3: route 264 net(s) in layer range [3, 8]
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1a Route ============
[12/07 22:21:04   1087s] (I)      Usage: 165057 = (78599 H, 86458 V) = (0.64% H, 0.95% V) = (1.415e+05um H, 1.556e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1b Route ============
[12/07 22:21:04   1087s] (I)      Usage: 165057 = (78599 H, 86458 V) = (0.64% H, 0.95% V) = (1.415e+05um H, 1.556e+05um V)
[12/07 22:21:04   1087s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.971026e+05um
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1c Route ============
[12/07 22:21:04   1087s] (I)      Usage: 165057 = (78599 H, 86458 V) = (0.64% H, 0.95% V) = (1.415e+05um H, 1.556e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1d Route ============
[12/07 22:21:04   1087s] (I)      Usage: 165057 = (78599 H, 86458 V) = (0.64% H, 0.95% V) = (1.415e+05um H, 1.556e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1e Route ============
[12/07 22:21:04   1087s] (I)      Usage: 165057 = (78599 H, 86458 V) = (0.64% H, 0.95% V) = (1.415e+05um H, 1.556e+05um V)
[12/07 22:21:04   1087s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.971026e+05um
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1f Route ============
[12/07 22:21:04   1087s] (I)      Usage: 165057 = (78599 H, 86458 V) = (0.64% H, 0.95% V) = (1.415e+05um H, 1.556e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1g Route ============
[12/07 22:21:04   1087s] (I)      Usage: 163942 = (78091 H, 85851 V) = (0.63% H, 0.95% V) = (1.406e+05um H, 1.545e+05um V)
[12/07 22:21:04   1087s] (I)      #Nets         : 264
[12/07 22:21:04   1087s] (I)      #Relaxed nets : 237
[12/07 22:21:04   1087s] (I)      Wire length   : 2130
[12/07 22:21:04   1087s] [NR-eGR] Create a new net group with 237 nets and layer range [3, 10]
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1h Route ============
[12/07 22:21:04   1087s] (I)      Usage: 163320 = (77787 H, 85533 V) = (0.63% H, 0.94% V) = (1.400e+05um H, 1.540e+05um V)
[12/07 22:21:04   1087s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/07 22:21:04   1087s] [NR-eGR] Layer group 4: route 237 net(s) in layer range [3, 10]
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1a Route ============
[12/07 22:21:04   1087s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:21:04   1087s] (I)      Usage: 182521 = (86867 H, 95654 V) = (0.62% H, 1.03% V) = (1.564e+05um H, 1.722e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1b Route ============
[12/07 22:21:04   1087s] (I)      Usage: 182521 = (86867 H, 95654 V) = (0.62% H, 1.03% V) = (1.564e+05um H, 1.722e+05um V)
[12/07 22:21:04   1087s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.285378e+05um
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1c Route ============
[12/07 22:21:04   1087s] (I)      Level2 Grid: 167 x 167
[12/07 22:21:04   1087s] (I)      Usage: 182521 = (86867 H, 95654 V) = (0.62% H, 1.03% V) = (1.564e+05um H, 1.722e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1d Route ============
[12/07 22:21:04   1087s] (I)      Usage: 182521 = (86867 H, 95654 V) = (0.62% H, 1.03% V) = (1.564e+05um H, 1.722e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1e Route ============
[12/07 22:21:04   1087s] (I)      Usage: 182521 = (86867 H, 95654 V) = (0.62% H, 1.03% V) = (1.564e+05um H, 1.722e+05um V)
[12/07 22:21:04   1087s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.285378e+05um
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1f Route ============
[12/07 22:21:04   1087s] (I)      Usage: 182521 = (86867 H, 95654 V) = (0.62% H, 1.03% V) = (1.564e+05um H, 1.722e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1g Route ============
[12/07 22:21:04   1087s] (I)      Usage: 181423 = (86367 H, 95056 V) = (0.62% H, 1.03% V) = (1.555e+05um H, 1.711e+05um V)
[12/07 22:21:04   1087s] (I)      #Nets         : 237
[12/07 22:21:04   1087s] (I)      #Relaxed nets : 227
[12/07 22:21:04   1087s] (I)      Wire length   : 749
[12/07 22:21:04   1087s] [NR-eGR] Create a new net group with 227 nets and layer range [2, 10]
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1h Route ============
[12/07 22:21:04   1087s] (I)      Usage: 181422 = (86366 H, 95056 V) = (0.62% H, 1.03% V) = (1.555e+05um H, 1.711e+05um V)
[12/07 22:21:04   1087s] (I)      total 2D Cap : 27655743 = (13910794 H, 13744949 V)
[12/07 22:21:04   1087s] [NR-eGR] Layer group 5: route 227 net(s) in layer range [2, 10]
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1a Route ============
[12/07 22:21:04   1087s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 278
[12/07 22:21:04   1087s] (I)      Usage: 217628 = (103609 H, 114019 V) = (0.74% H, 0.83% V) = (1.865e+05um H, 2.052e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1b Route ============
[12/07 22:21:04   1087s] (I)      Usage: 217628 = (103609 H, 114019 V) = (0.74% H, 0.83% V) = (1.865e+05um H, 2.052e+05um V)
[12/07 22:21:04   1087s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.917304e+05um
[12/07 22:21:04   1087s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 22:21:04   1087s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1c Route ============
[12/07 22:21:04   1087s] (I)      Level2 Grid: 167 x 167
[12/07 22:21:04   1087s] (I)      Usage: 217628 = (103609 H, 114019 V) = (0.74% H, 0.83% V) = (1.865e+05um H, 2.052e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1d Route ============
[12/07 22:21:04   1087s] (I)      Usage: 217628 = (103609 H, 114019 V) = (0.74% H, 0.83% V) = (1.865e+05um H, 2.052e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1e Route ============
[12/07 22:21:04   1087s] (I)      Usage: 217628 = (103609 H, 114019 V) = (0.74% H, 0.83% V) = (1.865e+05um H, 2.052e+05um V)
[12/07 22:21:04   1087s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.917304e+05um
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1f Route ============
[12/07 22:21:04   1087s] (I)      Usage: 217628 = (103609 H, 114019 V) = (0.74% H, 0.83% V) = (1.865e+05um H, 2.052e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1g Route ============
[12/07 22:21:04   1087s] (I)      Usage: 217564 = (103563 H, 114001 V) = (0.74% H, 0.83% V) = (1.864e+05um H, 2.052e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] (I)      ============  Phase 1h Route ============
[12/07 22:21:04   1087s] (I)      Usage: 217573 = (103571 H, 114002 V) = (0.74% H, 0.83% V) = (1.864e+05um H, 2.052e+05um V)
[12/07 22:21:04   1087s] (I)      
[12/07 22:21:04   1087s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 22:21:04   1087s] [NR-eGR]                        OverCon            
[12/07 22:21:04   1087s] [NR-eGR]                         #Gcell     %Gcell
[12/07 22:21:04   1087s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 22:21:04   1087s] [NR-eGR] ----------------------------------------------
[12/07 22:21:04   1087s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR]      M2 ( 2)         3( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR]      M3 ( 3)         7( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR]      M4 ( 4)        31( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR]      M5 ( 5)         5( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR] ----------------------------------------------
[12/07 22:21:04   1087s] [NR-eGR]        Total        46( 0.00%)   ( 0.00%) 
[12/07 22:21:04   1087s] [NR-eGR] 
[12/07 22:21:04   1087s] (I)      Finished Global Routing ( CPU: 1.88 sec, Real: 1.88 sec, Curr Mem: 3670.86 MB )
[12/07 22:21:04   1087s] (I)      total 2D Cap : 28267361 = (14218329 H, 14049032 V)
[12/07 22:21:05   1087s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 22:21:05   1087s] (I)      ============= Track Assignment ============
[12/07 22:21:05   1087s] (I)      Started Track Assignment (1T) ( Curr Mem: 3670.86 MB )
[12/07 22:21:05   1087s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 22:21:05   1087s] (I)      Run Multi-thread track assignment
[12/07 22:21:05   1088s] (I)      Finished Track Assignment (1T) ( CPU: 0.64 sec, Real: 0.64 sec, Curr Mem: 3670.86 MB )
[12/07 22:21:05   1088s] (I)      Started Export ( Curr Mem: 3670.86 MB )
[12/07 22:21:05   1088s] [NR-eGR]             Length (um)     Vias 
[12/07 22:21:05   1088s] [NR-eGR] ---------------------------------
[12/07 22:21:05   1088s] [NR-eGR]  M1  (1H)             0   466648 
[12/07 22:21:05   1088s] [NR-eGR]  M2  (2V)        983305   693963 
[12/07 22:21:05   1088s] [NR-eGR]  M3  (3H)       1366802   223831 
[12/07 22:21:05   1088s] [NR-eGR]  M4  (4V)       1132833   137675 
[12/07 22:21:05   1088s] [NR-eGR]  M5  (5H)        416822    86051 
[12/07 22:21:05   1088s] [NR-eGR]  M6  (6V)        634049    82362 
[12/07 22:21:05   1088s] [NR-eGR]  M7  (7H)       1501332     9750 
[12/07 22:21:05   1088s] [NR-eGR]  M8  (8V)        512361     2183 
[12/07 22:21:05   1088s] [NR-eGR]  M9  (9H)        123716        4 
[12/07 22:21:05   1088s] [NR-eGR]  AP  (10V)            2        0 
[12/07 22:21:05   1088s] [NR-eGR] ---------------------------------
[12/07 22:21:05   1088s] [NR-eGR]      Total      6671221  1702467 
[12/07 22:21:05   1088s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:05   1088s] [NR-eGR] Total half perimeter of net bounding box: 5415147um
[12/07 22:21:05   1088s] [NR-eGR] Total length: 6671221um, number of vias: 1702467
[12/07 22:21:05   1088s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:05   1088s] [NR-eGR] Total eGR-routed clock nets wire length: 236778um, number of vias: 170527
[12/07 22:21:05   1088s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:06   1088s] [NR-eGR] Report for selected net(s) only.
[12/07 22:21:06   1088s] [NR-eGR]             Length (um)    Vias 
[12/07 22:21:06   1088s] [NR-eGR] --------------------------------
[12/07 22:21:06   1088s] [NR-eGR]  M1  (1H)             0   61754 
[12/07 22:21:06   1088s] [NR-eGR]  M2  (2V)         59623   80626 
[12/07 22:21:06   1088s] [NR-eGR]  M3  (3H)        115236   27682 
[12/07 22:21:06   1088s] [NR-eGR]  M4  (4V)         61312     160 
[12/07 22:21:06   1088s] [NR-eGR]  M5  (5H)            35     121 
[12/07 22:21:06   1088s] [NR-eGR]  M6  (6V)            28     121 
[12/07 22:21:06   1088s] [NR-eGR]  M7  (7H)           370      63 
[12/07 22:21:06   1088s] [NR-eGR]  M8  (8V)           174       0 
[12/07 22:21:06   1088s] [NR-eGR]  M9  (9H)             0       0 
[12/07 22:21:06   1088s] [NR-eGR]  AP  (10V)            0       0 
[12/07 22:21:06   1088s] [NR-eGR] --------------------------------
[12/07 22:21:06   1088s] [NR-eGR]      Total       236778  170527 
[12/07 22:21:06   1088s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:06   1088s] [NR-eGR] Total half perimeter of net bounding box: 107257um
[12/07 22:21:06   1088s] [NR-eGR] Total length: 236778um, number of vias: 170527
[12/07 22:21:06   1088s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:06   1088s] [NR-eGR] Total routed clock nets wire length: 236778um, number of vias: 170527
[12/07 22:21:06   1088s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:06   1089s] (I)      Finished Export ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 3670.86 MB )
[12/07 22:21:06   1089s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.10 sec, Real: 5.11 sec, Curr Mem: 3524.86 MB )
[12/07 22:21:06   1089s] (I)      ======================================== Runtime Summary ========================================
[12/07 22:21:06   1089s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 22:21:06   1089s] (I)      -------------------------------------------------------------------------------------------------
[12/07 22:21:06   1089s] (I)       Early Global Route kernel                   100.00%  703.81 sec  708.93 sec  5.11 sec  5.10 sec 
[12/07 22:21:06   1089s] (I)       +-Import and model                           35.50%  703.82 sec  705.63 sec  1.81 sec  1.81 sec 
[12/07 22:21:06   1089s] (I)       | +-Create place DB                           8.64%  703.82 sec  704.26 sec  0.44 sec  0.44 sec 
[12/07 22:21:06   1089s] (I)       | | +-Import place data                       8.64%  703.82 sec  704.26 sec  0.44 sec  0.44 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Read instances and placement          2.02%  703.82 sec  703.92 sec  0.10 sec  0.10 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Read nets                             6.61%  703.92 sec  704.26 sec  0.34 sec  0.34 sec 
[12/07 22:21:06   1089s] (I)       | +-Create route DB                          25.51%  704.26 sec  705.56 sec  1.30 sec  1.30 sec 
[12/07 22:21:06   1089s] (I)       | | +-Import route data (1T)                 25.49%  704.26 sec  705.56 sec  1.30 sec  1.30 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.78%  704.30 sec  704.80 sec  0.50 sec  0.50 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Read routing blockages              0.00%  704.30 sec  704.30 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Read instance blockages             0.35%  704.30 sec  704.32 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Read PG blockages                   9.37%  704.32 sec  704.80 sec  0.48 sec  0.48 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Read clock blockages                0.00%  704.80 sec  704.80 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Read other blockages                0.00%  704.80 sec  704.80 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Read halo blockages                 0.04%  704.80 sec  704.80 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Read boundary cut boxes             0.00%  704.80 sec  704.80 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Read blackboxes                       0.00%  704.80 sec  704.80 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Read prerouted                        0.80%  704.80 sec  704.84 sec  0.04 sec  0.04 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Read unlegalized nets                 0.45%  704.84 sec  704.87 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Read nets                             0.10%  704.87 sec  704.87 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Set up via pillars                    0.00%  704.88 sec  704.88 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Initialize 3D grid graph              0.57%  704.88 sec  704.91 sec  0.03 sec  0.03 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Model blockage capacity              12.19%  704.91 sec  705.53 sec  0.62 sec  0.62 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Initialize 3D capacity             11.46%  704.91 sec  705.50 sec  0.59 sec  0.58 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Move terms for access (1T)            0.54%  705.53 sec  705.56 sec  0.03 sec  0.03 sec 
[12/07 22:21:06   1089s] (I)       | +-Read aux data                             0.00%  705.56 sec  705.56 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | +-Others data preparation                   0.05%  705.56 sec  705.57 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | +-Create route kernel                       0.97%  705.57 sec  705.62 sec  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)       +-Global Routing                             36.84%  705.63 sec  707.52 sec  1.88 sec  1.88 sec 
[12/07 22:21:06   1089s] (I)       | +-Initialization                            0.19%  705.63 sec  705.64 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | +-Net group 1                              16.92%  705.64 sec  706.51 sec  0.86 sec  0.86 sec 
[12/07 22:21:06   1089s] (I)       | | +-Generate topology                       4.97%  705.64 sec  705.90 sec  0.25 sec  0.25 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1a                                1.15%  705.94 sec  706.00 sec  0.06 sec  0.06 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Pattern routing (1T)                  0.41%  705.96 sec  705.98 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.35%  705.98 sec  706.00 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1b                                0.93%  706.00 sec  706.05 sec  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Monotonic routing (1T)                0.46%  706.00 sec  706.03 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1c                                0.29%  706.05 sec  706.06 sec  0.02 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Two level Routing                     0.29%  706.05 sec  706.06 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  706.05 sec  706.06 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  706.06 sec  706.06 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1d                                2.24%  706.06 sec  706.18 sec  0.11 sec  0.11 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Detoured routing (1T)                 2.24%  706.06 sec  706.18 sec  0.11 sec  0.11 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1e                                0.05%  706.18 sec  706.18 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Route legalization                    0.00%  706.18 sec  706.18 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1f                                0.00%  706.18 sec  706.18 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1g                                1.90%  706.18 sec  706.28 sec  0.10 sec  0.10 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Post Routing                          1.90%  706.18 sec  706.28 sec  0.10 sec  0.10 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1h                                1.82%  706.30 sec  706.39 sec  0.09 sec  0.09 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Post Routing                          1.80%  706.30 sec  706.39 sec  0.09 sec  0.09 sec 
[12/07 22:21:06   1089s] (I)       | | +-Layer assignment (1T)                   2.15%  706.39 sec  706.50 sec  0.11 sec  0.11 sec 
[12/07 22:21:06   1089s] (I)       | +-Net group 2                               5.42%  706.51 sec  706.78 sec  0.28 sec  0.28 sec 
[12/07 22:21:06   1089s] (I)       | | +-Generate topology                       1.05%  706.51 sec  706.56 sec  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1a                                0.38%  706.62 sec  706.64 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Pattern routing (1T)                  0.12%  706.62 sec  706.63 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.19%  706.63 sec  706.64 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1b                                0.23%  706.64 sec  706.65 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Monotonic routing (1T)                0.11%  706.64 sec  706.64 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1c                                0.22%  706.65 sec  706.66 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Two level Routing                     0.22%  706.65 sec  706.66 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  706.65 sec  706.66 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  706.66 sec  706.66 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1d                                1.03%  706.66 sec  706.71 sec  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Detoured routing (1T)                 1.03%  706.66 sec  706.71 sec  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1e                                0.04%  706.71 sec  706.71 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Route legalization                    0.00%  706.71 sec  706.71 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1f                                0.47%  706.71 sec  706.74 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Congestion clean                      0.47%  706.71 sec  706.74 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1g                                0.48%  706.74 sec  706.76 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Post Routing                          0.48%  706.74 sec  706.76 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1h                                0.16%  706.77 sec  706.77 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Post Routing                          0.15%  706.77 sec  706.77 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Layer assignment (1T)                   0.19%  706.77 sec  706.78 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | +-Net group 3                               3.38%  706.78 sec  706.96 sec  0.17 sec  0.17 sec 
[12/07 22:21:06   1089s] (I)       | | +-Generate topology                       0.95%  706.78 sec  706.83 sec  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1a                                0.17%  706.90 sec  706.91 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Pattern routing (1T)                  0.11%  706.91 sec  706.91 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1b                                0.11%  706.91 sec  706.92 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1c                                0.00%  706.92 sec  706.92 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1d                                0.00%  706.92 sec  706.92 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1e                                0.04%  706.92 sec  706.92 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Route legalization                    0.00%  706.92 sec  706.92 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1f                                0.00%  706.92 sec  706.92 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1g                                0.36%  706.92 sec  706.94 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Post Routing                          0.36%  706.92 sec  706.94 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1h                                0.10%  706.94 sec  706.95 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Post Routing                          0.10%  706.94 sec  706.95 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Layer assignment (1T)                   0.19%  706.95 sec  706.96 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | +-Net group 4                               4.34%  706.96 sec  707.18 sec  0.22 sec  0.22 sec 
[12/07 22:21:06   1089s] (I)       | | +-Generate topology                       0.88%  706.96 sec  707.00 sec  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1a                                0.33%  707.09 sec  707.11 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Pattern routing (1T)                  0.11%  707.10 sec  707.10 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  707.10 sec  707.11 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1b                                0.20%  707.11 sec  707.12 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Monotonic routing (1T)                0.10%  707.11 sec  707.12 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1c                                0.22%  707.12 sec  707.13 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Two level Routing                     0.22%  707.12 sec  707.13 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  707.13 sec  707.13 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  707.13 sec  707.13 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1d                                0.11%  707.13 sec  707.14 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Detoured routing (1T)                 0.11%  707.13 sec  707.14 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1e                                0.04%  707.14 sec  707.14 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Route legalization                    0.00%  707.14 sec  707.14 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1f                                0.10%  707.14 sec  707.15 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Congestion clean                      0.10%  707.14 sec  707.15 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1g                                0.46%  707.15 sec  707.17 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Post Routing                          0.46%  707.15 sec  707.17 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1h                                0.13%  707.17 sec  707.18 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Post Routing                          0.13%  707.17 sec  707.18 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Layer assignment (1T)                   0.05%  707.18 sec  707.18 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | +-Net group 5                               5.03%  707.18 sec  707.44 sec  0.26 sec  0.26 sec 
[12/07 22:21:06   1089s] (I)       | | +-Generate topology                       0.00%  707.18 sec  707.18 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1a                                0.33%  707.28 sec  707.30 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Pattern routing (1T)                  0.07%  707.28 sec  707.29 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  707.29 sec  707.30 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Add via demand to 2D                  0.10%  707.30 sec  707.30 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1b                                0.17%  707.30 sec  707.31 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Monotonic routing (1T)                0.07%  707.30 sec  707.30 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1c                                0.22%  707.31 sec  707.32 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Two level Routing                     0.21%  707.31 sec  707.32 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  707.31 sec  707.32 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  707.32 sec  707.32 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1d                                0.08%  707.32 sec  707.32 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Detoured routing (1T)                 0.07%  707.32 sec  707.32 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1e                                0.04%  707.32 sec  707.33 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Route legalization                    0.00%  707.32 sec  707.32 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1f                                0.06%  707.33 sec  707.33 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Congestion clean                      0.06%  707.33 sec  707.33 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1g                                0.15%  707.33 sec  707.34 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Post Routing                          0.15%  707.33 sec  707.34 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Phase 1h                                0.14%  707.34 sec  707.34 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | | +-Post Routing                          0.14%  707.34 sec  707.34 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | | +-Layer assignment (1T)                   0.70%  707.40 sec  707.43 sec  0.04 sec  0.04 sec 
[12/07 22:21:06   1089s] (I)       +-Export 3D cong map                          4.09%  707.52 sec  707.72 sec  0.21 sec  0.21 sec 
[12/07 22:21:06   1089s] (I)       | +-Export 2D cong map                        0.32%  707.71 sec  707.72 sec  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)       +-Extract Global 3D Wires                     0.03%  707.72 sec  707.73 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       +-Track Assignment (1T)                      12.61%  707.73 sec  708.37 sec  0.64 sec  0.64 sec 
[12/07 22:21:06   1089s] (I)       | +-Initialization                            0.00%  707.73 sec  707.73 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       | +-Track Assignment Kernel                  12.57%  707.73 sec  708.37 sec  0.64 sec  0.64 sec 
[12/07 22:21:06   1089s] (I)       | +-Free Memory                               0.00%  708.37 sec  708.37 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       +-Export                                     10.55%  708.37 sec  708.91 sec  0.54 sec  0.54 sec 
[12/07 22:21:06   1089s] (I)       | +-Export DB wires                           1.35%  708.37 sec  708.44 sec  0.07 sec  0.07 sec 
[12/07 22:21:06   1089s] (I)       | | +-Export all nets                         1.04%  708.38 sec  708.43 sec  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)       | | +-Set wire vias                           0.21%  708.43 sec  708.44 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)       | +-Report wirelength                         4.38%  708.44 sec  708.66 sec  0.22 sec  0.22 sec 
[12/07 22:21:06   1089s] (I)       | +-Update net boxes                          4.81%  708.67 sec  708.91 sec  0.25 sec  0.25 sec 
[12/07 22:21:06   1089s] (I)       | +-Update timing                             0.00%  708.91 sec  708.91 sec  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)       +-Postprocess design                          0.20%  708.91 sec  708.92 sec  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)      ======================= Summary by functions ========================
[12/07 22:21:06   1089s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 22:21:06   1089s] (I)      ---------------------------------------------------------------------
[12/07 22:21:06   1089s] (I)        0  Early Global Route kernel           100.00%  5.11 sec  5.10 sec 
[12/07 22:21:06   1089s] (I)        1  Global Routing                       36.84%  1.88 sec  1.88 sec 
[12/07 22:21:06   1089s] (I)        1  Import and model                     35.50%  1.81 sec  1.81 sec 
[12/07 22:21:06   1089s] (I)        1  Track Assignment (1T)                12.61%  0.64 sec  0.64 sec 
[12/07 22:21:06   1089s] (I)        1  Export                               10.55%  0.54 sec  0.54 sec 
[12/07 22:21:06   1089s] (I)        1  Export 3D cong map                    4.09%  0.21 sec  0.21 sec 
[12/07 22:21:06   1089s] (I)        1  Postprocess design                    0.20%  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        2  Create route DB                      25.51%  1.30 sec  1.30 sec 
[12/07 22:21:06   1089s] (I)        2  Net group 1                          16.92%  0.86 sec  0.86 sec 
[12/07 22:21:06   1089s] (I)        2  Track Assignment Kernel              12.57%  0.64 sec  0.64 sec 
[12/07 22:21:06   1089s] (I)        2  Create place DB                       8.64%  0.44 sec  0.44 sec 
[12/07 22:21:06   1089s] (I)        2  Net group 2                           5.42%  0.28 sec  0.28 sec 
[12/07 22:21:06   1089s] (I)        2  Net group 5                           5.03%  0.26 sec  0.26 sec 
[12/07 22:21:06   1089s] (I)        2  Update net boxes                      4.81%  0.25 sec  0.25 sec 
[12/07 22:21:06   1089s] (I)        2  Report wirelength                     4.38%  0.22 sec  0.22 sec 
[12/07 22:21:06   1089s] (I)        2  Net group 4                           4.34%  0.22 sec  0.22 sec 
[12/07 22:21:06   1089s] (I)        2  Net group 3                           3.38%  0.17 sec  0.17 sec 
[12/07 22:21:06   1089s] (I)        2  Export DB wires                       1.35%  0.07 sec  0.07 sec 
[12/07 22:21:06   1089s] (I)        2  Create route kernel                   0.97%  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)        2  Export 2D cong map                    0.32%  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)        2  Initialization                        0.20%  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        3  Import route data (1T)               25.49%  1.30 sec  1.30 sec 
[12/07 22:21:06   1089s] (I)        3  Import place data                     8.64%  0.44 sec  0.44 sec 
[12/07 22:21:06   1089s] (I)        3  Generate topology                     7.85%  0.40 sec  0.40 sec 
[12/07 22:21:06   1089s] (I)        3  Phase 1d                              3.47%  0.18 sec  0.18 sec 
[12/07 22:21:06   1089s] (I)        3  Phase 1g                              3.35%  0.17 sec  0.17 sec 
[12/07 22:21:06   1089s] (I)        3  Layer assignment (1T)                 3.27%  0.17 sec  0.17 sec 
[12/07 22:21:06   1089s] (I)        3  Phase 1a                              2.36%  0.12 sec  0.12 sec 
[12/07 22:21:06   1089s] (I)        3  Phase 1h                              2.35%  0.12 sec  0.12 sec 
[12/07 22:21:06   1089s] (I)        3  Phase 1b                              1.65%  0.08 sec  0.08 sec 
[12/07 22:21:06   1089s] (I)        3  Export all nets                       1.04%  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)        3  Phase 1c                              0.95%  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)        3  Phase 1f                              0.64%  0.03 sec  0.03 sec 
[12/07 22:21:06   1089s] (I)        3  Set wire vias                         0.21%  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)        3  Phase 1e                              0.20%  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)        4  Model blockage capacity              12.19%  0.62 sec  0.62 sec 
[12/07 22:21:06   1089s] (I)        4  Read blockages ( Layer 2-10 )         9.78%  0.50 sec  0.50 sec 
[12/07 22:21:06   1089s] (I)        4  Read nets                             6.72%  0.34 sec  0.34 sec 
[12/07 22:21:06   1089s] (I)        4  Post Routing                          5.66%  0.29 sec  0.29 sec 
[12/07 22:21:06   1089s] (I)        4  Detoured routing (1T)                 3.46%  0.18 sec  0.18 sec 
[12/07 22:21:06   1089s] (I)        4  Read instances and placement          2.02%  0.10 sec  0.10 sec 
[12/07 22:21:06   1089s] (I)        4  Two level Routing                     0.94%  0.05 sec  0.05 sec 
[12/07 22:21:06   1089s] (I)        4  Pattern Routing Avoiding Blockages    0.85%  0.04 sec  0.04 sec 
[12/07 22:21:06   1089s] (I)        4  Pattern routing (1T)                  0.81%  0.04 sec  0.04 sec 
[12/07 22:21:06   1089s] (I)        4  Read prerouted                        0.80%  0.04 sec  0.04 sec 
[12/07 22:21:06   1089s] (I)        4  Monotonic routing (1T)                0.73%  0.04 sec  0.04 sec 
[12/07 22:21:06   1089s] (I)        4  Congestion clean                      0.63%  0.03 sec  0.03 sec 
[12/07 22:21:06   1089s] (I)        4  Initialize 3D grid graph              0.57%  0.03 sec  0.03 sec 
[12/07 22:21:06   1089s] (I)        4  Move terms for access (1T)            0.54%  0.03 sec  0.03 sec 
[12/07 22:21:06   1089s] (I)        4  Read unlegalized nets                 0.45%  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)        4  Add via demand to 2D                  0.10%  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        5  Initialize 3D capacity               11.46%  0.59 sec  0.58 sec 
[12/07 22:21:06   1089s] (I)        5  Read PG blockages                     9.37%  0.48 sec  0.48 sec 
[12/07 22:21:06   1089s] (I)        5  Read instance blockages               0.35%  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)        5  Two Level Routing (Regular)           0.31%  0.02 sec  0.02 sec 
[12/07 22:21:06   1089s] (I)        5  Two Level Routing (Strong)            0.26%  0.01 sec  0.01 sec 
[12/07 22:21:06   1089s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 22:21:06   1089s]         Early Global Route - eGR only step done. (took cpu=0:00:05.7 real=0:00:05.7)
[12/07 22:21:06   1089s]       Routing using eGR only done.
[12/07 22:21:06   1089s] Net route status summary:
[12/07 22:21:06   1089s]   Clock:      1798 (unrouted=0, trialRouted=0, noStatus=0, routed=1798, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:21:06   1089s]   Non-clock: 131957 (unrouted=24075, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24074, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:21:06   1089s] 
[12/07 22:21:06   1089s] CCOPT: Done with clock implementation routing.
[12/07 22:21:06   1089s] 
[12/07 22:21:06   1089s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.2 real=0:00:07.2)
[12/07 22:21:06   1089s]     Clock implementation routing done.
[12/07 22:21:06   1089s]     Leaving CCOpt scope - extractRC...
[12/07 22:21:06   1089s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/07 22:21:06   1089s] Extraction called for design 'torus_credit_D_W32' of instances=108415 and nets=133755 using extraction engine 'preRoute' .
[12/07 22:21:06   1089s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 22:21:06   1089s] Type 'man IMPEXT-3530' for more detail.
[12/07 22:21:06   1089s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/07 22:21:06   1089s] RC Extraction called in multi-corner(1) mode.
[12/07 22:21:06   1089s] RCMode: PreRoute
[12/07 22:21:06   1089s]       RC Corner Indexes            0   
[12/07 22:21:06   1089s] Capacitance Scaling Factor   : 1.00000 
[12/07 22:21:06   1089s] Resistance Scaling Factor    : 1.00000 
[12/07 22:21:06   1089s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 22:21:06   1089s] Clock Res. Scaling Factor    : 1.00000 
[12/07 22:21:06   1089s] Shrink Factor                : 1.00000
[12/07 22:21:06   1089s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 22:21:06   1089s] Using capacitance table file ...
[12/07 22:21:06   1089s] 
[12/07 22:21:06   1089s] Trim Metal Layers:
[12/07 22:21:07   1089s] LayerId::1 widthSet size::4
[12/07 22:21:07   1089s] LayerId::2 widthSet size::4
[12/07 22:21:07   1089s] LayerId::3 widthSet size::4
[12/07 22:21:07   1089s] LayerId::4 widthSet size::4
[12/07 22:21:07   1089s] LayerId::5 widthSet size::4
[12/07 22:21:07   1089s] LayerId::6 widthSet size::4
[12/07 22:21:07   1089s] LayerId::7 widthSet size::4
[12/07 22:21:07   1089s] LayerId::8 widthSet size::4
[12/07 22:21:07   1089s] LayerId::9 widthSet size::4
[12/07 22:21:07   1089s] LayerId::10 widthSet size::2
[12/07 22:21:07   1089s] Updating RC grid for preRoute extraction ...
[12/07 22:21:07   1089s] eee: pegSigSF::1.070000
[12/07 22:21:07   1089s] Initializing multi-corner capacitance tables ... 
[12/07 22:21:07   1089s] Initializing multi-corner resistance tables ...
[12/07 22:21:07   1090s] eee: l::1 avDens::0.110533 usedTrk::70004.888911 availTrk::633337.281806 sigTrk::70004.888911
[12/07 22:21:07   1090s] eee: l::2 avDens::0.193019 usedTrk::54881.393625 availTrk::284331.495459 sigTrk::54881.393625
[12/07 22:21:07   1090s] eee: l::3 avDens::0.207331 usedTrk::76188.050027 availTrk::367470.000000 sigTrk::76188.050027
[12/07 22:21:07   1090s] eee: l::4 avDens::0.219025 usedTrk::63138.256751 availTrk::288270.000000 sigTrk::63138.256751
[12/07 22:21:07   1090s] eee: l::5 avDens::0.038294 usedTrk::24318.288914 availTrk::635040.000000 sigTrk::24318.288914
[12/07 22:21:07   1090s] eee: l::6 avDens::0.057537 usedTrk::36538.054199 availTrk::635040.000000 sigTrk::36538.054199
[12/07 22:21:07   1090s] eee: l::7 avDens::0.227749 usedTrk::83567.761178 availTrk::366930.000000 sigTrk::83567.761178
[12/07 22:21:07   1090s] eee: l::8 avDens::0.266868 usedTrk::28521.484468 availTrk::106875.000000 sigTrk::28521.484468
[12/07 22:21:07   1090s] eee: l::9 avDens::0.172811 usedTrk::6874.405552 availTrk::39780.000000 sigTrk::6874.405552
[12/07 22:21:07   1090s] eee: l::10 avDens::0.016049 usedTrk::0.088889 availTrk::5.538462 sigTrk::0.088889
[12/07 22:21:07   1090s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:21:07   1090s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.372760 uaWl=0.940808 uaWlH=0.602745 aWlH=0.059192 lMod=0 pMax=0.907400 pMod=78 wcR=0.693800 newSi=0.002600 wHLS=1.862474 siPrev=0 viaL=0.000000 crit=0.085316 shortMod=0.426578 fMod=0.021329 
[12/07 22:21:08   1091s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 3524.859M)
[12/07 22:21:08   1091s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/07 22:21:08   1091s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/07 22:21:08   1091s]     Leaving CCOpt scope - Initializing placement interface...
[12/07 22:21:08   1091s] OPERPROF: Starting DPlace-Init at level 1, MEM:3524.9M, EPOCH TIME: 1733628068.356004
[12/07 22:21:08   1091s] Processing tracks to init pin-track alignment.
[12/07 22:21:08   1091s] z: 2, totalTracks: 1
[12/07 22:21:08   1091s] z: 4, totalTracks: 1
[12/07 22:21:08   1091s] z: 6, totalTracks: 1
[12/07 22:21:08   1091s] z: 8, totalTracks: 1
[12/07 22:21:08   1091s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:21:08   1091s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:21:08   1091s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3524.9M, EPOCH TIME: 1733628068.434547
[12/07 22:21:08   1091s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:08   1091s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:08   1091s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:21:08   1091s] 
[12/07 22:21:08   1091s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:21:08   1091s] OPERPROF:     Starting CMU at level 3, MEM:3524.9M, EPOCH TIME: 1733628068.520691
[12/07 22:21:08   1091s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3524.9M, EPOCH TIME: 1733628068.526389
[12/07 22:21:08   1091s] 
[12/07 22:21:08   1091s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:21:08   1091s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.109, REAL:0.110, MEM:3524.9M, EPOCH TIME: 1733628068.544501
[12/07 22:21:08   1091s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3524.9M, EPOCH TIME: 1733628068.544555
[12/07 22:21:08   1091s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3524.9M, EPOCH TIME: 1733628068.544915
[12/07 22:21:08   1091s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3524.9MB).
[12/07 22:21:08   1091s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.217, REAL:0.218, MEM:3524.9M, EPOCH TIME: 1733628068.573537
[12/07 22:21:08   1091s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 22:21:08   1091s]     Legalizer reserving space for clock trees
[12/07 22:21:08   1091s]     Calling post conditioning for eGRPC...
[12/07 22:21:08   1091s]       eGRPC...
[12/07 22:21:08   1091s]         eGRPC active optimizations:
[12/07 22:21:08   1091s]          - Move Down
[12/07 22:21:08   1091s]          - Downsizing before DRV sizing
[12/07 22:21:08   1091s]          - DRV fixing with sizing
[12/07 22:21:08   1091s]          - Move to fanout
[12/07 22:21:08   1091s]          - Cloning
[12/07 22:21:08   1091s]         
[12/07 22:21:08   1091s]         Currently running CTS, using active skew data
[12/07 22:21:08   1091s]         Reset bufferability constraints...
[12/07 22:21:08   1091s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/07 22:21:08   1091s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 22:21:08   1091s] End AAE Lib Interpolated Model. (MEM=3524.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:21:10   1093s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/07 22:21:10   1093s]         Reset bufferability constraints done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/07 22:21:10   1093s]         Clock DAG stats eGRPC initial state:
[12/07 22:21:10   1093s]           cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:21:10   1093s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:21:10   1093s]           misc counts      : r=1, pp=0
[12/07 22:21:10   1093s]           cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
[12/07 22:21:10   1093s]           cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
[12/07 22:21:10   1093s]           sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:21:10   1093s]           wire capacitance : top=0.000pF, trunk=4.099pF, leaf=29.715pF, total=33.814pF
[12/07 22:21:10   1093s]           wire lengths     : top=0.000um, trunk=31782.000um, leaf=204996.000um, total=236778.000um
[12/07 22:21:10   1093s]           hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
[12/07 22:21:10   1093s]         Clock DAG net violations eGRPC initial state:
[12/07 22:21:10   1093s]           Remaining Transition : {count=75, worst=[0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.090ns
[12/07 22:21:10   1093s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/07 22:21:10   1093s]           Trunk : target=0.133ns count=391 avg=0.064ns sd=0.029ns min=0.009ns max=0.136ns {282 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:21:10   1093s]           Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.071ns max=0.137ns {222 <= 0.080ns, 45 <= 0.106ns, 263 <= 0.120ns, 398 <= 0.126ns, 405 <= 0.133ns} {74 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:21:10   1093s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/07 22:21:10   1093s]            Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
[12/07 22:21:10   1093s]         Clock DAG hash eGRPC initial state: 1898601136745115882 12417830417679556187
[12/07 22:21:10   1093s]         CTS services accumulated run-time stats eGRPC initial state:
[12/07 22:21:10   1093s]           delay calculator: calls=264604, total_wall_time=8.154s, mean_wall_time=0.031ms
[12/07 22:21:10   1093s]           legalizer: calls=166038, total_wall_time=3.546s, mean_wall_time=0.021ms
[12/07 22:21:10   1093s]           steiner router: calls=172688, total_wall_time=38.647s, mean_wall_time=0.224ms
[12/07 22:21:11   1094s]         Primary reporting skew groups eGRPC initial state:
[12/07 22:21:11   1094s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732, avg=0.700, sd=0.016], skew [0.062 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.028 ws=0.021) (gid=0.720 gs=0.070)
[12/07 22:21:11   1094s]               min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[5][11]/CP
[12/07 22:21:11   1094s]               max path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[3][10]/CP
[12/07 22:21:11   1094s]         Skew group summary eGRPC initial state:
[12/07 22:21:11   1094s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732, avg=0.700, sd=0.016], skew [0.062 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.028 ws=0.021) (gid=0.720 gs=0.070)
[12/07 22:21:11   1094s]         eGRPC Moving buffers...
[12/07 22:21:12   1094s]           Clock DAG hash before 'eGRPC Moving buffers': 1898601136745115882 12417830417679556187
[12/07 22:21:12   1094s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/07 22:21:12   1094s]             delay calculator: calls=264604, total_wall_time=8.154s, mean_wall_time=0.031ms
[12/07 22:21:12   1094s]             legalizer: calls=166038, total_wall_time=3.546s, mean_wall_time=0.021ms
[12/07 22:21:12   1094s]             steiner router: calls=172688, total_wall_time=38.647s, mean_wall_time=0.224ms
[12/07 22:21:12   1094s]           Violation analysis...
[12/07 22:21:12   1095s]           Violation analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 22:21:12   1095s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/07 22:21:12   1095s]             cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:21:12   1095s]             sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:21:12   1095s]             misc counts      : r=1, pp=0
[12/07 22:21:12   1095s]             cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
[12/07 22:21:12   1095s]             cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
[12/07 22:21:12   1095s]             sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:21:12   1095s]             wire capacitance : top=0.000pF, trunk=4.099pF, leaf=29.715pF, total=33.814pF
[12/07 22:21:12   1095s]             wire lengths     : top=0.000um, trunk=31782.000um, leaf=204996.000um, total=236778.000um
[12/07 22:21:12   1095s]             hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
[12/07 22:21:12   1095s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/07 22:21:12   1095s]             Remaining Transition : {count=75, worst=[0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.090ns
[12/07 22:21:12   1095s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/07 22:21:12   1095s]             Trunk : target=0.133ns count=391 avg=0.064ns sd=0.029ns min=0.009ns max=0.136ns {282 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:21:12   1095s]             Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.071ns max=0.137ns {222 <= 0.080ns, 45 <= 0.106ns, 263 <= 0.120ns, 398 <= 0.126ns, 405 <= 0.133ns} {74 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:21:12   1095s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/07 22:21:12   1095s]              Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
[12/07 22:21:12   1095s]           Clock DAG hash after 'eGRPC Moving buffers': 1898601136745115882 12417830417679556187
[12/07 22:21:12   1095s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/07 22:21:12   1095s]             delay calculator: calls=264604, total_wall_time=8.154s, mean_wall_time=0.031ms
[12/07 22:21:12   1095s]             legalizer: calls=166038, total_wall_time=3.546s, mean_wall_time=0.021ms
[12/07 22:21:12   1095s]             steiner router: calls=172688, total_wall_time=38.647s, mean_wall_time=0.224ms
[12/07 22:21:12   1095s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/07 22:21:12   1095s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
[12/07 22:21:12   1095s]                 min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[5][11]/CP
[12/07 22:21:12   1095s]                 max path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[3][10]/CP
[12/07 22:21:12   1095s]           Skew group summary after 'eGRPC Moving buffers':
[12/07 22:21:12   1095s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
[12/07 22:21:12   1095s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:21:12   1095s]         eGRPC Moving buffers done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/07 22:21:12   1095s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/07 22:21:13   1095s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1898601136745115882 12417830417679556187
[12/07 22:21:13   1095s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 22:21:13   1095s]             delay calculator: calls=264604, total_wall_time=8.154s, mean_wall_time=0.031ms
[12/07 22:21:13   1095s]             legalizer: calls=166038, total_wall_time=3.546s, mean_wall_time=0.021ms
[12/07 22:21:13   1095s]             steiner router: calls=172688, total_wall_time=38.647s, mean_wall_time=0.224ms
[12/07 22:21:13   1096s]           Artificially removing long paths...
[12/07 22:21:13   1096s]             Clock DAG hash before 'Artificially removing long paths': 1898601136745115882 12417830417679556187
[12/07 22:21:13   1096s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/07 22:21:13   1096s]               delay calculator: calls=264604, total_wall_time=8.154s, mean_wall_time=0.031ms
[12/07 22:21:13   1096s]               legalizer: calls=166038, total_wall_time=3.546s, mean_wall_time=0.021ms
[12/07 22:21:13   1096s]               steiner router: calls=172688, total_wall_time=38.647s, mean_wall_time=0.224ms
[12/07 22:21:13   1096s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:21:13   1096s]           Artificially removing long paths done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 22:21:13   1096s]           Modifying slew-target multiplier from 1 to 0.9
[12/07 22:21:13   1096s]           Downsizing prefiltering...
[12/07 22:21:13   1096s]           Downsizing prefiltering done.
[12/07 22:21:13   1096s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/07 22:21:15   1097s]           DoDownSizing Summary : numSized = 15, numUnchanged = 401, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1171, numSkippedDueToCloseToSkewTarget = 211
[12/07 22:21:15   1097s]           CCOpt-eGRPC Downsizing: considered: 416, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 416, unsuccessful: 0, sized: 15
[12/07 22:21:15   1097s]           Downsizing prefiltering...
[12/07 22:21:15   1097s]           Downsizing prefiltering done.
[12/07 22:21:15   1097s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/07 22:21:15   1097s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 13
[12/07 22:21:15   1097s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[12/07 22:21:15   1097s]           Reverting slew-target multiplier from 0.9 to 1
[12/07 22:21:15   1098s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 22:21:15   1098s]             cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:21:15   1098s]             sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:21:15   1098s]             misc counts      : r=1, pp=0
[12/07 22:21:15   1098s]             cell areas       : b=5424.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5424.480um^2
[12/07 22:21:15   1098s]             cell capacitance : b=3.064pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.064pF
[12/07 22:21:15   1098s]             sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:21:15   1098s]             wire capacitance : top=0.000pF, trunk=4.099pF, leaf=29.715pF, total=33.814pF
[12/07 22:21:15   1098s]             wire lengths     : top=0.000um, trunk=31782.000um, leaf=204996.000um, total=236778.000um
[12/07 22:21:15   1098s]             hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
[12/07 22:21:15   1098s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 22:21:15   1098s]             Remaining Transition : {count=75, worst=[0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.090ns
[12/07 22:21:15   1098s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 22:21:15   1098s]             Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.136ns {282 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:21:15   1098s]             Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.071ns max=0.137ns {222 <= 0.080ns, 45 <= 0.106ns, 263 <= 0.120ns, 398 <= 0.126ns, 405 <= 0.133ns} {74 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:21:15   1098s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/07 22:21:15   1098s]              Bufs: CKBD4: 1546 CKBD2: 75 CKBD1: 176 
[12/07 22:21:15   1098s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 18272268298009886627 401028467977169530
[12/07 22:21:15   1098s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 22:21:15   1098s]             delay calculator: calls=268191, total_wall_time=8.212s, mean_wall_time=0.031ms
[12/07 22:21:15   1098s]             legalizer: calls=166485, total_wall_time=3.558s, mean_wall_time=0.021ms
[12/07 22:21:15   1098s]             steiner router: calls=175184, total_wall_time=38.661s, mean_wall_time=0.221ms
[12/07 22:21:15   1098s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 22:21:15   1098s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
[12/07 22:21:15   1098s]                 min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[5][11]/CP
[12/07 22:21:15   1098s]                 max path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[3][10]/CP
[12/07 22:21:15   1098s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 22:21:15   1098s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
[12/07 22:21:15   1098s]           Legalizer API calls during this step: 447 succeeded with high effort: 447 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:21:15   1098s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/07 22:21:15   1098s]         eGRPC Fixing DRVs...
[12/07 22:21:15   1098s]           Clock DAG hash before 'eGRPC Fixing DRVs': 18272268298009886627 401028467977169530
[12/07 22:21:15   1098s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/07 22:21:15   1098s]             delay calculator: calls=268191, total_wall_time=8.212s, mean_wall_time=0.031ms
[12/07 22:21:15   1098s]             legalizer: calls=166485, total_wall_time=3.558s, mean_wall_time=0.021ms
[12/07 22:21:15   1098s]             steiner router: calls=175184, total_wall_time=38.661s, mean_wall_time=0.221ms
[12/07 22:21:15   1098s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 22:21:16   1098s]           CCOpt-eGRPC: considered: 1798, tested: 1798, violation detected: 75, violation ignored (due to small violation): 63, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 8
[12/07 22:21:16   1098s]           
[12/07 22:21:16   1098s]           Statistics: Fix DRVs (cell sizing):
[12/07 22:21:16   1098s]           ===================================
[12/07 22:21:16   1098s]           
[12/07 22:21:16   1098s]           Cell changes by Net Type:
[12/07 22:21:16   1098s]           
[12/07 22:21:16   1098s]           ----------------------------------------------------------------------------------------------------------------------------
[12/07 22:21:16   1098s]           Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[12/07 22:21:16   1098s]           ----------------------------------------------------------------------------------------------------------------------------
[12/07 22:21:16   1098s]           top                0                    0                   0            0                    0                   0
[12/07 22:21:16   1098s]           trunk              1 [8.3%]             0                   0            0                    0 (0.0%)            1 (100.0%)
[12/07 22:21:16   1098s]           leaf              11 [91.7%]            8 (72.7%)           0            0                    8 (72.7%)           3 (27.3%)
[12/07 22:21:16   1098s]           ----------------------------------------------------------------------------------------------------------------------------
[12/07 22:21:16   1098s]           Total             12 [100.0%]           8 (66.7%)           0            0                    8 (66.7%)           4 (33.3%)
[12/07 22:21:16   1098s]           ----------------------------------------------------------------------------------------------------------------------------
[12/07 22:21:16   1098s]           
[12/07 22:21:16   1098s]           Upsized: 8, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 8.640um^2 (0.159%)
[12/07 22:21:16   1098s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 22:21:16   1098s]           
[12/07 22:21:16   1099s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/07 22:21:16   1099s]             cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:21:16   1099s]             sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:21:16   1099s]             misc counts      : r=1, pp=0
[12/07 22:21:16   1099s]             cell areas       : b=5433.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5433.120um^2
[12/07 22:21:16   1099s]             cell capacitance : b=3.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.071pF
[12/07 22:21:16   1099s]             sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:21:16   1099s]             wire capacitance : top=0.000pF, trunk=4.099pF, leaf=29.715pF, total=33.814pF
[12/07 22:21:16   1099s]             wire lengths     : top=0.000um, trunk=31782.000um, leaf=204996.000um, total=236778.000um
[12/07 22:21:16   1099s]             hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
[12/07 22:21:16   1099s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/07 22:21:16   1099s]             Remaining Transition : {count=67, worst=[0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.067ns
[12/07 22:21:16   1099s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/07 22:21:16   1099s]             Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.136ns {280 <= 0.080ns, 73 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:21:16   1099s]             Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.071ns max=0.136ns {230 <= 0.080ns, 45 <= 0.106ns, 263 <= 0.120ns, 398 <= 0.126ns, 405 <= 0.133ns} {66 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:21:16   1099s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/07 22:21:16   1099s]              Bufs: CKBD4: 1554 CKBD2: 67 CKBD1: 176 
[12/07 22:21:16   1099s]           Clock DAG hash after 'eGRPC Fixing DRVs': 6262515151637796421 2337814776362138652
[12/07 22:21:16   1099s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/07 22:21:16   1099s]             delay calculator: calls=268303, total_wall_time=8.214s, mean_wall_time=0.031ms
[12/07 22:21:16   1099s]             legalizer: calls=166505, total_wall_time=3.559s, mean_wall_time=0.021ms
[12/07 22:21:16   1099s]             steiner router: calls=175256, total_wall_time=38.661s, mean_wall_time=0.221ms
[12/07 22:21:16   1099s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/07 22:21:16   1099s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
[12/07 22:21:16   1099s]                 min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[5][11]/CP
[12/07 22:21:16   1099s]                 max path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[3][10]/CP
[12/07 22:21:16   1099s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/07 22:21:16   1099s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
[12/07 22:21:16   1099s]           Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:21:16   1099s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/07 22:21:16   1099s]         
[12/07 22:21:16   1099s]         Slew Diagnostics: After DRV fixing
[12/07 22:21:16   1099s]         ==================================
[12/07 22:21:16   1099s]         
[12/07 22:21:16   1099s]         Global Causes:
[12/07 22:21:16   1099s]         
[12/07 22:21:16   1099s]         -------------------------------------
[12/07 22:21:16   1099s]         Cause
[12/07 22:21:16   1099s]         -------------------------------------
[12/07 22:21:16   1099s]         DRV fixing with buffering is disabled
[12/07 22:21:16   1099s]         -------------------------------------
[12/07 22:21:16   1099s]         
[12/07 22:21:16   1099s]         Top 5 overslews:
[12/07 22:21:16   1099s]         
[12/07 22:21:16   1099s]         ----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:21:16   1099s]         Overslew    Causes                                      Driving Pin
[12/07 22:21:16   1099s]         ----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:21:16   1099s]         0.003ns     Inst already optimally sized (CKBD4)        ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00683/Z
[12/07 22:21:16   1099s]         0.003ns     Inst already optimally sized (CKBD4)        CTS_ccl_a_buf_01366/Z
[12/07 22:21:16   1099s]         0.002ns     Inst already optimally sized (CKBD4)        ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00524/Z
[12/07 22:21:16   1099s]         0.002ns     Inst already optimally sized (CKBD4)        ys[2].xs[0].torus_switch_xy/CTS_csf_buf_01654/Z
[12/07 22:21:16   1099s]         0.002ns     Violation below threshold for DRV sizing    ys[3].xs[2].torus_switch_xy/CTS_csf_buf_01580/Z
[12/07 22:21:16   1099s]         ----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:21:16   1099s]         
[12/07 22:21:16   1099s]         Slew diagnostics counts from the 67 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/07 22:21:16   1099s]         
[12/07 22:21:16   1099s]         ------------------------------------------------------
[12/07 22:21:16   1099s]         Cause                                       Occurences
[12/07 22:21:16   1099s]         ------------------------------------------------------
[12/07 22:21:16   1099s]         Violation below threshold for DRV sizing        63
[12/07 22:21:16   1099s]         Inst already optimally sized                     4
[12/07 22:21:16   1099s]         ------------------------------------------------------
[12/07 22:21:16   1099s]         
[12/07 22:21:16   1099s]         Violation diagnostics counts from the 67 nodes that have violations:
[12/07 22:21:16   1099s]         
[12/07 22:21:16   1099s]         ------------------------------------------------------
[12/07 22:21:16   1099s]         Cause                                       Occurences
[12/07 22:21:16   1099s]         ------------------------------------------------------
[12/07 22:21:16   1099s]         Violation below threshold for DRV sizing        63
[12/07 22:21:16   1099s]         Inst already optimally sized                     4
[12/07 22:21:16   1099s]         ------------------------------------------------------
[12/07 22:21:16   1099s]         
[12/07 22:21:16   1099s]         Reconnecting optimized routes...
[12/07 22:21:16   1099s]         Reset timing graph...
[12/07 22:21:16   1099s] Ignoring AAE DB Resetting ...
[12/07 22:21:16   1099s]         Reset timing graph done.
[12/07 22:21:17   1099s]         Reconnecting optimized routes done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 22:21:17   1099s]         Violation analysis...
[12/07 22:21:17   1099s] End AAE Lib Interpolated Model. (MEM=3563.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:21:17   1100s]         Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 22:21:17   1100s]         Moving clock insts towards fanout...
[12/07 22:21:20   1102s]         Move to sink centre: considered=67, unsuccessful=0, alreadyClose=0, noImprovementFound=66, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
[12/07 22:21:20   1102s]         Moving clock insts towards fanout done. (took cpu=0:00:02.8 real=0:00:02.8)
[12/07 22:21:20   1102s]         Clock instances to consider for cloning: 0
[12/07 22:21:20   1103s]         Reset timing graph...
[12/07 22:21:20   1103s] Ignoring AAE DB Resetting ...
[12/07 22:21:20   1103s]         Reset timing graph done.
[12/07 22:21:20   1103s]         Set dirty flag on 24 instances, 48 nets
[12/07 22:21:20   1103s] End AAE Lib Interpolated Model. (MEM=3563.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:21:20   1103s]         Clock DAG stats before routing clock trees:
[12/07 22:21:20   1103s]           cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:21:20   1103s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:21:20   1103s]           misc counts      : r=1, pp=0
[12/07 22:21:20   1103s]           cell areas       : b=5433.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5433.120um^2
[12/07 22:21:20   1103s]           cell capacitance : b=3.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.071pF
[12/07 22:21:20   1103s]           sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:21:20   1103s]           wire capacitance : top=0.000pF, trunk=4.099pF, leaf=29.715pF, total=33.814pF
[12/07 22:21:20   1103s]           wire lengths     : top=0.000um, trunk=31782.000um, leaf=204996.000um, total=236778.000um
[12/07 22:21:20   1103s]           hp wire lengths  : top=0.000um, trunk=26868.600um, leaf=80532.600um, total=107401.200um
[12/07 22:21:20   1103s]         Clock DAG net violations before routing clock trees:
[12/07 22:21:20   1103s]           Remaining Transition : {count=67, worst=[0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.067ns
[12/07 22:21:20   1103s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/07 22:21:20   1103s]           Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.136ns {280 <= 0.080ns, 73 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:21:20   1103s]           Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.071ns max=0.136ns {230 <= 0.080ns, 45 <= 0.106ns, 263 <= 0.120ns, 398 <= 0.126ns, 405 <= 0.133ns} {66 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:21:20   1103s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/07 22:21:20   1103s]            Bufs: CKBD4: 1554 CKBD2: 67 CKBD1: 176 
[12/07 22:21:20   1103s]         Clock DAG hash before routing clock trees: 539120598385181321 7550093503047740640
[12/07 22:21:20   1103s]         CTS services accumulated run-time stats before routing clock trees:
[12/07 22:21:20   1103s]           delay calculator: calls=272086, total_wall_time=8.344s, mean_wall_time=0.031ms
[12/07 22:21:20   1103s]           legalizer: calls=166802, total_wall_time=3.569s, mean_wall_time=0.021ms
[12/07 22:21:20   1103s]           steiner router: calls=175982, total_wall_time=38.865s, mean_wall_time=0.221ms
[12/07 22:21:21   1103s]         Primary reporting skew groups before routing clock trees:
[12/07 22:21:21   1103s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732, avg=0.701, sd=0.016], skew [0.062 vs 0.058*], 99.3% {0.672, 0.731} (wid=0.028 ws=0.021) (gid=0.720 gs=0.070)
[12/07 22:21:21   1104s]               min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[5][11]/CP
[12/07 22:21:21   1104s]               max path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[3][10]/CP
[12/07 22:21:21   1104s]         Skew group summary before routing clock trees:
[12/07 22:21:21   1104s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732, avg=0.701, sd=0.016], skew [0.062 vs 0.058*], 99.3% {0.672, 0.731} (wid=0.028 ws=0.021) (gid=0.720 gs=0.070)
[12/07 22:21:21   1104s]       eGRPC done.
[12/07 22:21:21   1104s]     Calling post conditioning for eGRPC done.
[12/07 22:21:21   1104s]   eGR Post Conditioning loop iteration 0 done.
[12/07 22:21:21   1104s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/07 22:21:21   1104s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 22:21:21   1104s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3572.6M, EPOCH TIME: 1733628081.514602
[12/07 22:21:21   1104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:21   1104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:21   1104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:21   1104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:21   1104s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.298, REAL:0.298, MEM:3532.6M, EPOCH TIME: 1733628081.812743
[12/07 22:21:21   1104s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 22:21:21   1104s]   Leaving CCOpt scope - ClockRefiner...
[12/07 22:21:21   1104s]   Assigned high priority to 0 instances.
[12/07 22:21:21   1104s]   Soft fixed 1797 clock instances.
[12/07 22:21:21   1104s]   Performing Single Pass Refine Place.
[12/07 22:21:21   1104s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/07 22:21:21   1104s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3523.0M, EPOCH TIME: 1733628081.873458
[12/07 22:21:21   1104s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3523.0M, EPOCH TIME: 1733628081.873559
[12/07 22:21:21   1104s] Processing tracks to init pin-track alignment.
[12/07 22:21:21   1104s] z: 2, totalTracks: 1
[12/07 22:21:21   1104s] z: 4, totalTracks: 1
[12/07 22:21:21   1104s] z: 6, totalTracks: 1
[12/07 22:21:21   1104s] z: 8, totalTracks: 1
[12/07 22:21:21   1104s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:21:21   1104s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:21:21   1104s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3523.0M, EPOCH TIME: 1733628081.950035
[12/07 22:21:21   1104s] Info: 1797 insts are soft-fixed.
[12/07 22:21:21   1104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:21   1104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:21   1104s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:21:22   1104s] 
[12/07 22:21:22   1104s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:21:22   1104s] OPERPROF:       Starting CMU at level 4, MEM:3523.0M, EPOCH TIME: 1733628082.035767
[12/07 22:21:22   1104s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3523.0M, EPOCH TIME: 1733628082.041450
[12/07 22:21:22   1104s] 
[12/07 22:21:22   1104s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:21:22   1104s] Info: 1797 insts are soft-fixed.
[12/07 22:21:22   1104s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.112, REAL:0.113, MEM:3523.0M, EPOCH TIME: 1733628082.062970
[12/07 22:21:22   1104s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3523.0M, EPOCH TIME: 1733628082.063020
[12/07 22:21:22   1104s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:3523.0M, EPOCH TIME: 1733628082.063615
[12/07 22:21:22   1104s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3523.0MB).
[12/07 22:21:22   1104s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.218, REAL:0.219, MEM:3523.0M, EPOCH TIME: 1733628082.092068
[12/07 22:21:22   1104s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.218, REAL:0.219, MEM:3523.0M, EPOCH TIME: 1733628082.092096
[12/07 22:21:22   1104s] TDRefine: refinePlace mode is spiral
[12/07 22:21:22   1104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.4
[12/07 22:21:22   1104s] OPERPROF: Starting RefinePlace at level 1, MEM:3523.0M, EPOCH TIME: 1733628082.092162
[12/07 22:21:22   1104s] *** Starting refinePlace (0:18:25 mem=3523.0M) ***
[12/07 22:21:22   1104s] Total net bbox length = 5.415e+06 (2.784e+06 2.631e+06) (ext = 1.540e+04)
[12/07 22:21:22   1104s] 
[12/07 22:21:22   1104s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:21:22   1104s] Info: 1797 insts are soft-fixed.
[12/07 22:21:22   1104s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:21:22   1105s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:21:22   1105s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:21:22   1105s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:21:22   1105s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:21:22   1105s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3523.0M, EPOCH TIME: 1733628082.298463
[12/07 22:21:22   1105s] Starting refinePlace ...
[12/07 22:21:22   1105s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:21:22   1105s] One DDP V2 for no tweak run.
[12/07 22:21:22   1105s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:21:22   1105s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3523.0M, EPOCH TIME: 1733628082.593907
[12/07 22:21:22   1105s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:21:22   1105s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3523.0M, EPOCH TIME: 1733628082.594006
[12/07 22:21:22   1105s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.015, REAL:0.015, MEM:3523.0M, EPOCH TIME: 1733628082.608841
[12/07 22:21:22   1105s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3523.0M, EPOCH TIME: 1733628082.608916
[12/07 22:21:22   1105s] DDP markSite nrRow 831 nrJob 831
[12/07 22:21:22   1105s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:3523.0M, EPOCH TIME: 1733628082.627702
[12/07 22:21:22   1105s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.034, REAL:0.034, MEM:3523.0M, EPOCH TIME: 1733628082.627822
[12/07 22:21:22   1105s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3523.0M, EPOCH TIME: 1733628082.686334
[12/07 22:21:22   1105s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3523.0M, EPOCH TIME: 1733628082.686397
[12/07 22:21:22   1105s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3523.0M, EPOCH TIME: 1733628082.696456
[12/07 22:21:22   1105s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3523.0M, EPOCH TIME: 1733628082.696521
[12/07 22:21:22   1105s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.099, REAL:0.100, MEM:3523.0M, EPOCH TIME: 1733628082.796094
[12/07 22:21:22   1105s] ** Cut row section cpu time 0:00:00.1.
[12/07 22:21:22   1105s]  ** Cut row section real time 0:00:00.0.
[12/07 22:21:22   1105s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.101, REAL:0.101, MEM:3523.0M, EPOCH TIME: 1733628082.797608
[12/07 22:21:25   1107s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 22:21:25   1107s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.8, real=0:00:03.0, mem=3523.0MB) @(0:18:25 - 0:18:28).
[12/07 22:21:25   1107s] Move report: preRPlace moves 60506 insts, mean move: 1.12 um, max move: 10.80 um 
[12/07 22:21:25   1107s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[8][1]): (1489.60, 1391.60) --> (1482.40, 1388.00)
[12/07 22:21:25   1107s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/07 22:21:25   1107s] wireLenOptFixPriorityInst 58160 inst fixed
[12/07 22:21:25   1108s] 
[12/07 22:21:25   1108s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 22:21:29   1112s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 22:21:29   1112s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 22:21:30   1112s] Move report: legalization moves 3810 insts, mean move: 7.05 um, max move: 226.20 um spiral
[12/07 22:21:30   1112s] 	Max move on inst (ys[2].xs[2].msg_txrx[23].south_tx): (1433.00, 1490.60) --> (1419.20, 1278.20)
[12/07 22:21:30   1112s] [CPU] RefinePlace/Spiral (cpu=0:00:02.1, real=0:00:03.0)
[12/07 22:21:30   1112s] [CPU] RefinePlace/Commit (cpu=0:00:02.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:01.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/07 22:21:30   1112s] [CPU] RefinePlace/Legalization (cpu=0:00:04.9, real=0:00:05.0, mem=3507.0MB) @(0:18:28 - 0:18:33).
[12/07 22:21:30   1112s] Move report: Detail placement moves 61980 insts, mean move: 1.49 um, max move: 226.20 um 
[12/07 22:21:30   1112s] 	Max move on inst (ys[2].xs[2].msg_txrx[23].south_tx): (1433.00, 1490.60) --> (1419.20, 1278.20)
[12/07 22:21:30   1112s] 	Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 3507.0MB
[12/07 22:21:30   1112s] Statistics of distance of Instance movement in refine placement:
[12/07 22:21:30   1112s]   maximum (X+Y) =       226.20 um
[12/07 22:21:30   1112s]   inst (ys[2].xs[2].msg_txrx[23].south_tx) with max move: (1433, 1490.6) -> (1419.2, 1278.2)
[12/07 22:21:30   1112s]   mean    (X+Y) =         1.49 um
[12/07 22:21:30   1112s] Summary Report:
[12/07 22:21:30   1112s] Instances move: 61980 (out of 108415 movable)
[12/07 22:21:30   1112s] Instances flipped: 0
[12/07 22:21:30   1112s] Mean displacement: 1.49 um
[12/07 22:21:30   1112s] Max displacement: 226.20 um (Instance: ys[2].xs[2].msg_txrx[23].south_tx) (1433, 1490.6) -> (1419.2, 1278.2)
[12/07 22:21:30   1112s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 22:21:30   1112s] Total instances moved : 61980
[12/07 22:21:30   1112s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.791, REAL:7.774, MEM:3507.0M, EPOCH TIME: 1733628090.072277
[12/07 22:21:30   1112s] Total net bbox length = 5.468e+06 (2.816e+06 2.652e+06) (ext = 1.535e+04)
[12/07 22:21:30   1112s] Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 3507.0MB
[12/07 22:21:30   1112s] [CPU] RefinePlace/total (cpu=0:00:08.0, real=0:00:08.0, mem=3507.0MB) @(0:18:25 - 0:18:33).
[12/07 22:21:30   1112s] *** Finished refinePlace (0:18:33 mem=3507.0M) ***
[12/07 22:21:30   1112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.4
[12/07 22:21:30   1112s] OPERPROF: Finished RefinePlace at level 1, CPU:8.040, REAL:8.023, MEM:3507.0M, EPOCH TIME: 1733628090.115152
[12/07 22:21:30   1112s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3507.0M, EPOCH TIME: 1733628090.115193
[12/07 22:21:30   1112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:110255).
[12/07 22:21:30   1112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:30   1113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:30   1113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:21:30   1113s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.325, REAL:0.326, MEM:3464.0M, EPOCH TIME: 1733628090.441101
[12/07 22:21:30   1113s]   ClockRefiner summary
[12/07 22:21:30   1113s]   All clock instances: Moved 34600, flipped 5486 and cell swapped 0 (out of a total of 59957).
[12/07 22:21:30   1113s]   The largest move was 46 um for ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[28][23].
[12/07 22:21:30   1113s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1797).
[12/07 22:21:30   1113s]   Clock sinks: Moved 34600, flipped 5486 and cell swapped 0 (out of a total of 58160).
[12/07 22:21:30   1113s]   The largest move was 46 um for ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[28][23].
[12/07 22:21:30   1113s]   Restoring pStatusCts on 1797 clock instances.
[12/07 22:21:30   1113s]   Revert refine place priority changes on 0 instances.
[12/07 22:21:30   1113s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.7 real=0:00:08.6)
[12/07 22:21:30   1113s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:31.1 real=0:00:31.1)
[12/07 22:21:30   1113s]   CCOpt::Phase::Routing...
[12/07 22:21:30   1113s]   Clock implementation routing...
[12/07 22:21:30   1113s]     Leaving CCOpt scope - Routing Tools...
[12/07 22:21:31   1113s] Net route status summary:
[12/07 22:21:31   1113s]   Clock:      1798 (unrouted=0, trialRouted=0, noStatus=0, routed=1798, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:21:31   1113s]   Non-clock: 131957 (unrouted=24075, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24074, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:21:32   1115s]     Routing using eGR in eGR->NR Step...
[12/07 22:21:32   1115s]       Early Global Route - eGR->Nr High Frequency step...
[12/07 22:21:32   1115s] (ccopt eGR): There are 1798 nets to be routed. 0 nets have skip routing designation.
[12/07 22:21:32   1115s] (ccopt eGR): There are 1798 nets for routing of which 1798 have one or more fixed wires.
[12/07 22:21:32   1115s] (ccopt eGR): Start to route 1798 all nets
[12/07 22:21:32   1115s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3468.90 MB )
[12/07 22:21:32   1115s] (I)      ==================== Layers =====================
[12/07 22:21:32   1115s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:21:32   1115s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:21:32   1115s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:21:32   1115s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:21:32   1115s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:21:32   1115s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:21:32   1115s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:21:32   1115s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:21:32   1115s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:21:32   1115s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:21:32   1115s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:21:32   1115s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:21:32   1115s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:21:32   1115s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:21:32   1115s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:21:32   1115s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:21:32   1115s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:21:32   1115s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:21:32   1115s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:21:32   1115s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:21:32   1115s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:21:32   1115s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:21:32   1115s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:21:32   1115s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:21:32   1115s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:21:32   1115s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:21:32   1115s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:21:32   1115s] (I)      Started Import and model ( Curr Mem: 3468.90 MB )
[12/07 22:21:32   1115s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:21:33   1115s] (I)      == Non-default Options ==
[12/07 22:21:33   1115s] (I)      Clean congestion better                            : true
[12/07 22:21:33   1115s] (I)      Estimate vias on DPT layer                         : true
[12/07 22:21:33   1115s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 22:21:33   1115s] (I)      Layer constraints as soft constraints              : true
[12/07 22:21:33   1115s] (I)      Soft top layer                                     : true
[12/07 22:21:33   1115s] (I)      Skip prospective layer relax nets                  : true
[12/07 22:21:33   1115s] (I)      Better NDR handling                                : true
[12/07 22:21:33   1115s] (I)      Improved NDR modeling in LA                        : true
[12/07 22:21:33   1115s] (I)      Routing cost fix for NDR handling                  : true
[12/07 22:21:33   1115s] (I)      Block tracks for preroutes                         : true
[12/07 22:21:33   1115s] (I)      Assign IRoute by net group key                     : true
[12/07 22:21:33   1115s] (I)      Block unroutable channels                          : true
[12/07 22:21:33   1115s] (I)      Block unroutable channels 3D                       : true
[12/07 22:21:33   1115s] (I)      Bound layer relaxed segment wl                     : true
[12/07 22:21:33   1115s] (I)      Blocked pin reach length threshold                 : 2
[12/07 22:21:33   1115s] (I)      Check blockage within NDR space in TA              : true
[12/07 22:21:33   1115s] (I)      Skip must join for term with via pillar            : true
[12/07 22:21:33   1115s] (I)      Model find APA for IO pin                          : true
[12/07 22:21:33   1115s] (I)      On pin location for off pin term                   : true
[12/07 22:21:33   1115s] (I)      Handle EOL spacing                                 : true
[12/07 22:21:33   1115s] (I)      Merge PG vias by gap                               : true
[12/07 22:21:33   1115s] (I)      Maximum routing layer                              : 10
[12/07 22:21:33   1115s] (I)      Route selected nets only                           : true
[12/07 22:21:33   1115s] (I)      Refine MST                                         : true
[12/07 22:21:33   1115s] (I)      Honor PRL                                          : true
[12/07 22:21:33   1115s] (I)      Strong congestion aware                            : true
[12/07 22:21:33   1115s] (I)      Improved initial location for IRoutes              : true
[12/07 22:21:33   1115s] (I)      Multi panel TA                                     : true
[12/07 22:21:33   1115s] (I)      Penalize wire overlap                              : true
[12/07 22:21:33   1115s] (I)      Expand small instance blockage                     : true
[12/07 22:21:33   1115s] (I)      Reduce via in TA                                   : true
[12/07 22:21:33   1115s] (I)      SS-aware routing                                   : true
[12/07 22:21:33   1115s] (I)      Improve tree edge sharing                          : true
[12/07 22:21:33   1115s] (I)      Improve 2D via estimation                          : true
[12/07 22:21:33   1115s] (I)      Refine Steiner tree                                : true
[12/07 22:21:33   1115s] (I)      Build spine tree                                   : true
[12/07 22:21:33   1115s] (I)      Model pass through capacity                        : true
[12/07 22:21:33   1115s] (I)      Extend blockages by a half GCell                   : true
[12/07 22:21:33   1115s] (I)      Consider pin shapes                                : true
[12/07 22:21:33   1115s] (I)      Consider pin shapes for all nodes                  : true
[12/07 22:21:33   1115s] (I)      Consider NR APA                                    : true
[12/07 22:21:33   1115s] (I)      Consider IO pin shape                              : true
[12/07 22:21:33   1115s] (I)      Fix pin connection bug                             : true
[12/07 22:21:33   1115s] (I)      Consider layer RC for local wires                  : true
[12/07 22:21:33   1115s] (I)      Route to clock mesh pin                            : true
[12/07 22:21:33   1115s] (I)      LA-aware pin escape length                         : 2
[12/07 22:21:33   1115s] (I)      Connect multiple ports                             : true
[12/07 22:21:33   1115s] (I)      Split for must join                                : true
[12/07 22:21:33   1115s] (I)      Number of threads                                  : 1
[12/07 22:21:33   1115s] (I)      Routing effort level                               : 10000
[12/07 22:21:33   1115s] (I)      Prefer layer length threshold                      : 8
[12/07 22:21:33   1115s] (I)      Overflow penalty cost                              : 10
[12/07 22:21:33   1115s] (I)      A-star cost                                        : 0.300000
[12/07 22:21:33   1115s] (I)      Misalignment cost                                  : 10.000000
[12/07 22:21:33   1115s] (I)      Threshold for short IRoute                         : 6
[12/07 22:21:33   1115s] (I)      Via cost during post routing                       : 1.000000
[12/07 22:21:33   1115s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 22:21:33   1115s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 22:21:33   1115s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 22:21:33   1115s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 22:21:33   1115s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 22:21:33   1115s] (I)      PG-aware similar topology routing                  : true
[12/07 22:21:33   1115s] (I)      Maze routing via cost fix                          : true
[12/07 22:21:33   1115s] (I)      Apply PRL on PG terms                              : true
[12/07 22:21:33   1115s] (I)      Apply PRL on obs objects                           : true
[12/07 22:21:33   1115s] (I)      Handle range-type spacing rules                    : true
[12/07 22:21:33   1115s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 22:21:33   1115s] (I)      Parallel spacing query fix                         : true
[12/07 22:21:33   1115s] (I)      Force source to root IR                            : true
[12/07 22:21:33   1115s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 22:21:33   1115s] (I)      Do not relax to DPT layer                          : true
[12/07 22:21:33   1115s] (I)      No DPT in post routing                             : true
[12/07 22:21:33   1115s] (I)      Modeling PG via merging fix                        : true
[12/07 22:21:33   1115s] (I)      Shield aware TA                                    : true
[12/07 22:21:33   1115s] (I)      Strong shield aware TA                             : true
[12/07 22:21:33   1115s] (I)      Overflow calculation fix in LA                     : true
[12/07 22:21:33   1115s] (I)      Post routing fix                                   : true
[12/07 22:21:33   1115s] (I)      Strong post routing                                : true
[12/07 22:21:33   1115s] (I)      NDR via pillar fix                                 : true
[12/07 22:21:33   1115s] (I)      Violation on path threshold                        : 1
[12/07 22:21:33   1115s] (I)      Pass through capacity modeling                     : true
[12/07 22:21:33   1115s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 22:21:33   1115s] (I)      Select term pin box for io pin                     : true
[12/07 22:21:33   1115s] (I)      Penalize NDR sharing                               : true
[12/07 22:21:33   1115s] (I)      Enable special modeling                            : false
[12/07 22:21:33   1115s] (I)      Keep fixed segments                                : true
[12/07 22:21:33   1115s] (I)      Reorder net groups by key                          : true
[12/07 22:21:33   1115s] (I)      Increase net scenic ratio                          : true
[12/07 22:21:33   1115s] (I)      Method to set GCell size                           : row
[12/07 22:21:33   1115s] (I)      Connect multiple ports and must join fix           : true
[12/07 22:21:33   1115s] (I)      Avoid high resistance layers                       : true
[12/07 22:21:33   1115s] (I)      Model find APA for IO pin fix                      : true
[12/07 22:21:33   1115s] (I)      Avoid connecting non-metal layers                  : true
[12/07 22:21:33   1115s] (I)      Use track pitch for NDR                            : true
[12/07 22:21:33   1115s] (I)      Enable layer relax to lower layer                  : true
[12/07 22:21:33   1115s] (I)      Enable layer relax to upper layer                  : true
[12/07 22:21:33   1115s] (I)      Top layer relaxation fix                           : true
[12/07 22:21:33   1115s] (I)      Handle non-default track width                     : false
[12/07 22:21:33   1115s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:21:33   1115s] (I)      Use row-based GCell size
[12/07 22:21:33   1115s] (I)      Use row-based GCell align
[12/07 22:21:33   1115s] (I)      layer 0 area = 168000
[12/07 22:21:33   1115s] (I)      layer 1 area = 208000
[12/07 22:21:33   1115s] (I)      layer 2 area = 208000
[12/07 22:21:33   1115s] (I)      layer 3 area = 208000
[12/07 22:21:33   1115s] (I)      layer 4 area = 208000
[12/07 22:21:33   1115s] (I)      layer 5 area = 208000
[12/07 22:21:33   1115s] (I)      layer 6 area = 208000
[12/07 22:21:33   1115s] (I)      layer 7 area = 2259999
[12/07 22:21:33   1115s] (I)      layer 8 area = 2259999
[12/07 22:21:33   1115s] (I)      layer 9 area = 0
[12/07 22:21:33   1115s] (I)      GCell unit size   : 3600
[12/07 22:21:33   1115s] (I)      GCell multiplier  : 1
[12/07 22:21:33   1115s] (I)      GCell row height  : 3600
[12/07 22:21:33   1115s] (I)      Actual row height : 3600
[12/07 22:21:33   1115s] (I)      GCell align ref   : 4000 4000
[12/07 22:21:33   1115s] [NR-eGR] Track table information for default rule: 
[12/07 22:21:33   1115s] [NR-eGR] M1 has single uniform track structure
[12/07 22:21:33   1115s] [NR-eGR] M2 has single uniform track structure
[12/07 22:21:33   1115s] [NR-eGR] M3 has single uniform track structure
[12/07 22:21:33   1115s] [NR-eGR] M4 has single uniform track structure
[12/07 22:21:33   1115s] [NR-eGR] M5 has single uniform track structure
[12/07 22:21:33   1115s] [NR-eGR] M6 has single uniform track structure
[12/07 22:21:33   1115s] [NR-eGR] M7 has single uniform track structure
[12/07 22:21:33   1115s] [NR-eGR] M8 has single uniform track structure
[12/07 22:21:33   1115s] [NR-eGR] M9 has single uniform track structure
[12/07 22:21:33   1115s] [NR-eGR] AP has single uniform track structure
[12/07 22:21:33   1115s] (I)      ================== Default via ==================
[12/07 22:21:33   1115s] (I)      +---+--------------------+----------------------+
[12/07 22:21:33   1115s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 22:21:33   1115s] (I)      +---+--------------------+----------------------+
[12/07 22:21:33   1115s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 22:21:33   1115s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 22:21:33   1115s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 22:21:33   1115s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 22:21:33   1115s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 22:21:33   1115s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 22:21:33   1115s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 22:21:33   1115s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 22:21:33   1115s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 22:21:33   1115s] (I)      +---+--------------------+----------------------+
[12/07 22:21:33   1115s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:21:33   1116s] [NR-eGR] Read 2209622 PG shapes
[12/07 22:21:33   1116s] [NR-eGR] Read 0 clock shapes
[12/07 22:21:33   1116s] [NR-eGR] Read 0 other shapes
[12/07 22:21:33   1116s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:21:33   1116s] [NR-eGR] #Instance Blockages : 3792
[12/07 22:21:33   1116s] [NR-eGR] #PG Blockages       : 2209622
[12/07 22:21:33   1116s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:21:33   1116s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:21:33   1116s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:21:33   1116s] [NR-eGR] #Other Blockages    : 0
[12/07 22:21:33   1116s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:21:33   1116s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 22:21:33   1116s] [NR-eGR] Read 109680 nets ( ignored 107882 )
[12/07 22:21:33   1116s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 22:21:33   1116s] (I)      early_global_route_priority property id does not exist.
[12/07 22:21:33   1116s] (I)      Read Num Blocks=2218068  Num Prerouted Wires=0  Num CS=0
[12/07 22:21:33   1116s] (I)      Layer 1 (V) : #blockages 4689 : #preroutes 0
[12/07 22:21:33   1116s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/07 22:21:33   1116s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/07 22:21:34   1116s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/07 22:21:34   1116s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/07 22:21:34   1116s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 22:21:34   1116s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 22:21:34   1116s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:21:34   1117s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:21:34   1117s] (I)      Moved 0 terms for better access 
[12/07 22:21:34   1117s] (I)      Number of ignored nets                =      0
[12/07 22:21:34   1117s] (I)      Number of connected nets              =      0
[12/07 22:21:34   1117s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 22:21:34   1117s] (I)      Number of clock nets                  =   1798.  Ignored: No
[12/07 22:21:34   1117s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:21:34   1117s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:21:34   1117s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:21:34   1117s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:21:34   1117s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:21:34   1117s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:21:34   1117s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:21:34   1117s] [NR-eGR] There are 1798 clock nets ( 1798 with NDR ).
[12/07 22:21:34   1117s] (I)      Ndr track 0 does not exist
[12/07 22:21:34   1117s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:21:34   1117s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:21:34   1117s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:21:34   1117s] (I)      Site width          :   400  (dbu)
[12/07 22:21:34   1117s] (I)      Row height          :  3600  (dbu)
[12/07 22:21:34   1117s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:21:34   1117s] (I)      GCell width         :  3600  (dbu)
[12/07 22:21:34   1117s] (I)      GCell height        :  3600  (dbu)
[12/07 22:21:34   1117s] (I)      Grid                :   834   834    10
[12/07 22:21:34   1117s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:21:34   1117s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 22:21:34   1117s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 22:21:34   1117s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:21:34   1117s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:21:34   1117s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:21:34   1117s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:21:34   1117s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:21:34   1117s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 22:21:34   1117s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:21:34   1117s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:21:34   1117s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:21:34   1117s] (I)      --------------------------------------------------------
[12/07 22:21:34   1117s] 
[12/07 22:21:34   1117s] [NR-eGR] ============ Routing rule table ============
[12/07 22:21:34   1117s] [NR-eGR] Rule id: 0  Nets: 1798
[12/07 22:21:34   1117s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 22:21:34   1117s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:21:34   1117s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 22:21:34   1117s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 22:21:34   1117s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:21:34   1117s] [NR-eGR] ========================================
[12/07 22:21:34   1117s] [NR-eGR] 
[12/07 22:21:34   1117s] (I)      =============== Blocked Tracks ===============
[12/07 22:21:34   1117s] (I)      +-------+---------+----------+---------------+
[12/07 22:21:34   1117s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:21:34   1117s] (I)      +-------+---------+----------+---------------+
[12/07 22:21:34   1117s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:21:34   1117s] (I)      |     2 | 6255000 |  1803434 |        28.83% |
[12/07 22:21:34   1117s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/07 22:21:34   1117s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 22:21:34   1117s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/07 22:21:34   1117s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/07 22:21:34   1117s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 22:21:34   1117s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 22:21:34   1117s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 22:21:34   1117s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 22:21:34   1117s] (I)      +-------+---------+----------+---------------+
[12/07 22:21:34   1117s] (I)      Finished Import and model ( CPU: 1.81 sec, Real: 1.82 sec, Curr Mem: 3656.55 MB )
[12/07 22:21:34   1117s] (I)      Reset routing kernel
[12/07 22:21:34   1117s] (I)      Started Global Routing ( Curr Mem: 3656.55 MB )
[12/07 22:21:34   1117s] (I)      totalPins=61754  totalGlobalPin=61624 (99.79%)
[12/07 22:21:34   1117s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/07 22:21:34   1117s] [NR-eGR] Layer group 1: route 1798 net(s) in layer range [3, 4]
[12/07 22:21:34   1117s] (I)      
[12/07 22:21:34   1117s] (I)      ============  Phase 1a Route ============
[12/07 22:21:34   1117s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:21:34   1117s] (I)      Usage: 127396 = (60807 H, 66589 V) = (1.45% H, 1.47% V) = (1.095e+05um H, 1.199e+05um V)
[12/07 22:21:34   1117s] (I)      
[12/07 22:21:34   1117s] (I)      ============  Phase 1b Route ============
[12/07 22:21:34   1117s] (I)      Usage: 127388 = (60801 H, 66587 V) = (1.45% H, 1.47% V) = (1.094e+05um H, 1.199e+05um V)
[12/07 22:21:34   1117s] (I)      Overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 2.292984e+05um
[12/07 22:21:34   1117s] (I)      
[12/07 22:21:34   1117s] (I)      ============  Phase 1c Route ============
[12/07 22:21:34   1117s] (I)      Level2 Grid: 167 x 167
[12/07 22:21:34   1117s] (I)      Usage: 127392 = (60807 H, 66585 V) = (1.45% H, 1.47% V) = (1.095e+05um H, 1.199e+05um V)
[12/07 22:21:34   1117s] (I)      
[12/07 22:21:34   1117s] (I)      ============  Phase 1d Route ============
[12/07 22:21:34   1117s] (I)      Usage: 127712 = (61077 H, 66635 V) = (1.46% H, 1.48% V) = (1.099e+05um H, 1.199e+05um V)
[12/07 22:21:34   1117s] (I)      
[12/07 22:21:34   1117s] (I)      ============  Phase 1e Route ============
[12/07 22:21:34   1117s] (I)      Usage: 127712 = (61077 H, 66635 V) = (1.46% H, 1.48% V) = (1.099e+05um H, 1.199e+05um V)
[12/07 22:21:34   1117s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.298816e+05um
[12/07 22:21:34   1117s] (I)      
[12/07 22:21:34   1117s] (I)      ============  Phase 1f Route ============
[12/07 22:21:34   1117s] (I)      Usage: 127712 = (61077 H, 66635 V) = (1.46% H, 1.48% V) = (1.099e+05um H, 1.199e+05um V)
[12/07 22:21:34   1117s] (I)      
[12/07 22:21:34   1117s] (I)      ============  Phase 1g Route ============
[12/07 22:21:35   1117s] (I)      Usage: 125893 = (60102 H, 65791 V) = (1.44% H, 1.46% V) = (1.082e+05um H, 1.184e+05um V)
[12/07 22:21:35   1117s] (I)      #Nets         : 1798
[12/07 22:21:35   1117s] (I)      #Relaxed nets : 302
[12/07 22:21:35   1117s] (I)      Wire length   : 102585
[12/07 22:21:35   1117s] [NR-eGR] Create a new net group with 302 nets and layer range [3, 6]
[12/07 22:21:35   1117s] (I)      
[12/07 22:21:35   1117s] (I)      ============  Phase 1h Route ============
[12/07 22:21:35   1117s] (I)      Usage: 124589 = (59469 H, 65120 V) = (1.42% H, 1.44% V) = (1.070e+05um H, 1.172e+05um V)
[12/07 22:21:35   1118s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/07 22:21:35   1118s] [NR-eGR] Layer group 2: route 302 net(s) in layer range [3, 6]
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1a Route ============
[12/07 22:21:35   1118s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:21:35   1118s] (I)      Usage: 149244 = (71129 H, 78115 V) = (1.17% H, 1.04% V) = (1.280e+05um H, 1.406e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1b Route ============
[12/07 22:21:35   1118s] (I)      Usage: 149242 = (71127 H, 78115 V) = (1.17% H, 1.04% V) = (1.280e+05um H, 1.406e+05um V)
[12/07 22:21:35   1118s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.686356e+05um
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1c Route ============
[12/07 22:21:35   1118s] (I)      Level2 Grid: 167 x 167
[12/07 22:21:35   1118s] (I)      Usage: 149242 = (71127 H, 78115 V) = (1.17% H, 1.04% V) = (1.280e+05um H, 1.406e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1d Route ============
[12/07 22:21:35   1118s] (I)      Usage: 149322 = (71188 H, 78134 V) = (1.17% H, 1.04% V) = (1.281e+05um H, 1.406e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1e Route ============
[12/07 22:21:35   1118s] (I)      Usage: 149322 = (71188 H, 78134 V) = (1.17% H, 1.04% V) = (1.281e+05um H, 1.406e+05um V)
[12/07 22:21:35   1118s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.687796e+05um
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1f Route ============
[12/07 22:21:35   1118s] (I)      Usage: 149322 = (71188 H, 78134 V) = (1.17% H, 1.04% V) = (1.281e+05um H, 1.406e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1g Route ============
[12/07 22:21:35   1118s] (I)      Usage: 147951 = (70437 H, 77514 V) = (1.16% H, 1.03% V) = (1.268e+05um H, 1.395e+05um V)
[12/07 22:21:35   1118s] (I)      #Nets         : 302
[12/07 22:21:35   1118s] (I)      #Relaxed nets : 281
[12/07 22:21:35   1118s] (I)      Wire length   : 1649
[12/07 22:21:35   1118s] [NR-eGR] Create a new net group with 281 nets and layer range [3, 8]
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1h Route ============
[12/07 22:21:35   1118s] (I)      Usage: 146911 = (69934 H, 76977 V) = (1.15% H, 1.03% V) = (1.259e+05um H, 1.386e+05um V)
[12/07 22:21:35   1118s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/07 22:21:35   1118s] [NR-eGR] Layer group 3: route 281 net(s) in layer range [3, 8]
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1a Route ============
[12/07 22:21:35   1118s] (I)      Usage: 169911 = (80816 H, 89095 V) = (0.65% H, 0.98% V) = (1.455e+05um H, 1.604e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1b Route ============
[12/07 22:21:35   1118s] (I)      Usage: 169911 = (80816 H, 89095 V) = (0.65% H, 0.98% V) = (1.455e+05um H, 1.604e+05um V)
[12/07 22:21:35   1118s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.058398e+05um
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1c Route ============
[12/07 22:21:35   1118s] (I)      Usage: 169911 = (80816 H, 89095 V) = (0.65% H, 0.98% V) = (1.455e+05um H, 1.604e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1d Route ============
[12/07 22:21:35   1118s] (I)      Usage: 169911 = (80816 H, 89095 V) = (0.65% H, 0.98% V) = (1.455e+05um H, 1.604e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1e Route ============
[12/07 22:21:35   1118s] (I)      Usage: 169911 = (80816 H, 89095 V) = (0.65% H, 0.98% V) = (1.455e+05um H, 1.604e+05um V)
[12/07 22:21:35   1118s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.058398e+05um
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1f Route ============
[12/07 22:21:35   1118s] (I)      Usage: 169911 = (80816 H, 89095 V) = (0.65% H, 0.98% V) = (1.455e+05um H, 1.604e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1g Route ============
[12/07 22:21:35   1118s] (I)      Usage: 168762 = (80282 H, 88480 V) = (0.65% H, 0.98% V) = (1.445e+05um H, 1.593e+05um V)
[12/07 22:21:35   1118s] (I)      #Nets         : 281
[12/07 22:21:35   1118s] (I)      #Relaxed nets : 250
[12/07 22:21:35   1118s] (I)      Wire length   : 2529
[12/07 22:21:35   1118s] [NR-eGR] Create a new net group with 250 nets and layer range [3, 10]
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1h Route ============
[12/07 22:21:35   1118s] (I)      Usage: 167726 = (79790 H, 87936 V) = (0.65% H, 0.97% V) = (1.436e+05um H, 1.583e+05um V)
[12/07 22:21:35   1118s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/07 22:21:35   1118s] [NR-eGR] Layer group 4: route 250 net(s) in layer range [3, 10]
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1a Route ============
[12/07 22:21:35   1118s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:21:35   1118s] (I)      Usage: 188181 = (89425 H, 98756 V) = (0.64% H, 1.07% V) = (1.610e+05um H, 1.778e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1b Route ============
[12/07 22:21:35   1118s] (I)      Usage: 188181 = (89425 H, 98756 V) = (0.64% H, 1.07% V) = (1.610e+05um H, 1.778e+05um V)
[12/07 22:21:35   1118s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.387258e+05um
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1c Route ============
[12/07 22:21:35   1118s] (I)      Level2 Grid: 167 x 167
[12/07 22:21:35   1118s] (I)      Usage: 188181 = (89425 H, 98756 V) = (0.64% H, 1.07% V) = (1.610e+05um H, 1.778e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1d Route ============
[12/07 22:21:35   1118s] (I)      Usage: 188181 = (89425 H, 98756 V) = (0.64% H, 1.07% V) = (1.610e+05um H, 1.778e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1e Route ============
[12/07 22:21:35   1118s] (I)      Usage: 188181 = (89425 H, 98756 V) = (0.64% H, 1.07% V) = (1.610e+05um H, 1.778e+05um V)
[12/07 22:21:35   1118s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.387258e+05um
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1f Route ============
[12/07 22:21:35   1118s] (I)      Usage: 188181 = (89425 H, 98756 V) = (0.64% H, 1.07% V) = (1.610e+05um H, 1.778e+05um V)
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1g Route ============
[12/07 22:21:35   1118s] (I)      Usage: 187073 = (88917 H, 98156 V) = (0.64% H, 1.06% V) = (1.601e+05um H, 1.767e+05um V)
[12/07 22:21:35   1118s] (I)      #Nets         : 250
[12/07 22:21:35   1118s] (I)      #Relaxed nets : 232
[12/07 22:21:35   1118s] (I)      Wire length   : 1332
[12/07 22:21:35   1118s] [NR-eGR] Create a new net group with 232 nets and layer range [2, 10]
[12/07 22:21:35   1118s] (I)      
[12/07 22:21:35   1118s] (I)      ============  Phase 1h Route ============
[12/07 22:21:35   1118s] (I)      Usage: 187071 = (88918 H, 98153 V) = (0.64% H, 1.06% V) = (1.601e+05um H, 1.767e+05um V)
[12/07 22:21:36   1118s] (I)      total 2D Cap : 27655777 = (13910794 H, 13744983 V)
[12/07 22:21:36   1118s] [NR-eGR] Layer group 5: route 232 net(s) in layer range [2, 10]
[12/07 22:21:36   1118s] (I)      
[12/07 22:21:36   1118s] (I)      ============  Phase 1a Route ============
[12/07 22:21:36   1118s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 271
[12/07 22:21:36   1118s] (I)      Usage: 224604 = (106749 H, 117855 V) = (0.77% H, 0.86% V) = (1.921e+05um H, 2.121e+05um V)
[12/07 22:21:36   1118s] (I)      
[12/07 22:21:36   1118s] (I)      ============  Phase 1b Route ============
[12/07 22:21:36   1118s] (I)      Usage: 224604 = (106749 H, 117855 V) = (0.77% H, 0.86% V) = (1.921e+05um H, 2.121e+05um V)
[12/07 22:21:36   1118s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.042872e+05um
[12/07 22:21:36   1118s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 22:21:36   1118s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 22:21:36   1118s] (I)      
[12/07 22:21:36   1118s] (I)      ============  Phase 1c Route ============
[12/07 22:21:36   1118s] (I)      Level2 Grid: 167 x 167
[12/07 22:21:36   1118s] (I)      Usage: 224604 = (106749 H, 117855 V) = (0.77% H, 0.86% V) = (1.921e+05um H, 2.121e+05um V)
[12/07 22:21:36   1118s] (I)      
[12/07 22:21:36   1118s] (I)      ============  Phase 1d Route ============
[12/07 22:21:36   1118s] (I)      Usage: 224604 = (106749 H, 117855 V) = (0.77% H, 0.86% V) = (1.921e+05um H, 2.121e+05um V)
[12/07 22:21:36   1118s] (I)      
[12/07 22:21:36   1118s] (I)      ============  Phase 1e Route ============
[12/07 22:21:36   1118s] (I)      Usage: 224604 = (106749 H, 117855 V) = (0.77% H, 0.86% V) = (1.921e+05um H, 2.121e+05um V)
[12/07 22:21:36   1118s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.042872e+05um
[12/07 22:21:36   1118s] (I)      
[12/07 22:21:36   1118s] (I)      ============  Phase 1f Route ============
[12/07 22:21:36   1118s] (I)      Usage: 224604 = (106749 H, 117855 V) = (0.77% H, 0.86% V) = (1.921e+05um H, 2.121e+05um V)
[12/07 22:21:36   1118s] (I)      
[12/07 22:21:36   1118s] (I)      ============  Phase 1g Route ============
[12/07 22:21:36   1118s] (I)      Usage: 224527 = (106714 H, 117813 V) = (0.77% H, 0.86% V) = (1.921e+05um H, 2.121e+05um V)
[12/07 22:21:36   1118s] (I)      
[12/07 22:21:36   1118s] (I)      ============  Phase 1h Route ============
[12/07 22:21:36   1118s] (I)      Usage: 224531 = (106716 H, 117815 V) = (0.77% H, 0.86% V) = (1.921e+05um H, 2.121e+05um V)
[12/07 22:21:36   1119s] (I)      
[12/07 22:21:36   1119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 22:21:36   1119s] [NR-eGR]                        OverCon            
[12/07 22:21:36   1119s] [NR-eGR]                         #Gcell     %Gcell
[12/07 22:21:36   1119s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 22:21:36   1119s] [NR-eGR] ----------------------------------------------
[12/07 22:21:36   1119s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:36   1119s] [NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/07 22:21:36   1119s] [NR-eGR]      M3 ( 3)         5( 0.00%)   ( 0.00%) 
[12/07 22:21:36   1119s] [NR-eGR]      M4 ( 4)        36( 0.01%)   ( 0.01%) 
[12/07 22:21:36   1119s] [NR-eGR]      M5 ( 5)         5( 0.00%)   ( 0.00%) 
[12/07 22:21:36   1119s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:36   1119s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:36   1119s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:36   1119s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:36   1119s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 22:21:36   1119s] [NR-eGR] ----------------------------------------------
[12/07 22:21:36   1119s] [NR-eGR]        Total        47( 0.00%)   ( 0.00%) 
[12/07 22:21:36   1119s] [NR-eGR] 
[12/07 22:21:36   1119s] (I)      Finished Global Routing ( CPU: 1.89 sec, Real: 1.89 sec, Curr Mem: 3664.55 MB )
[12/07 22:21:36   1119s] (I)      total 2D Cap : 28267436 = (14218329 H, 14049107 V)
[12/07 22:21:36   1119s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 22:21:36   1119s] (I)      ============= Track Assignment ============
[12/07 22:21:36   1119s] (I)      Started Track Assignment (1T) ( Curr Mem: 3664.55 MB )
[12/07 22:21:36   1119s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 22:21:36   1119s] (I)      Run Multi-thread track assignment
[12/07 22:21:37   1119s] (I)      Finished Track Assignment (1T) ( CPU: 0.62 sec, Real: 0.62 sec, Curr Mem: 3664.55 MB )
[12/07 22:21:37   1119s] (I)      Started Export ( Curr Mem: 3664.55 MB )
[12/07 22:21:37   1120s] [NR-eGR]             Length (um)     Vias 
[12/07 22:21:37   1120s] [NR-eGR] ---------------------------------
[12/07 22:21:37   1120s] [NR-eGR]  M1  (1H)             0   466648 
[12/07 22:21:37   1120s] [NR-eGR]  M2  (2V)        983214   693714 
[12/07 22:21:37   1120s] [NR-eGR]  M3  (3H)       1368454   224443 
[12/07 22:21:37   1120s] [NR-eGR]  M4  (4V)       1134369   137682 
[12/07 22:21:37   1120s] [NR-eGR]  M5  (5H)        416821    86063 
[12/07 22:21:37   1120s] [NR-eGR]  M6  (6V)        634045    82374 
[12/07 22:21:37   1120s] [NR-eGR]  M7  (7H)       1501334     9767 
[12/07 22:21:37   1120s] [NR-eGR]  M8  (8V)        512439     2183 
[12/07 22:21:37   1120s] [NR-eGR]  M9  (9H)        123716        4 
[12/07 22:21:37   1120s] [NR-eGR]  AP  (10V)            2        0 
[12/07 22:21:37   1120s] [NR-eGR] ---------------------------------
[12/07 22:21:37   1120s] [NR-eGR]      Total      6674395  1702878 
[12/07 22:21:37   1120s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:37   1120s] [NR-eGR] Total half perimeter of net bounding box: 5467640um
[12/07 22:21:37   1120s] [NR-eGR] Total length: 6674395um, number of vias: 1702878
[12/07 22:21:37   1120s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:37   1120s] [NR-eGR] Total eGR-routed clock nets wire length: 239952um, number of vias: 170938
[12/07 22:21:37   1120s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:37   1120s] [NR-eGR] Report for selected net(s) only.
[12/07 22:21:37   1120s] [NR-eGR]             Length (um)    Vias 
[12/07 22:21:37   1120s] [NR-eGR] --------------------------------
[12/07 22:21:37   1120s] [NR-eGR]  M1  (1H)             0   61754 
[12/07 22:21:37   1120s] [NR-eGR]  M2  (2V)         59532   80377 
[12/07 22:21:37   1120s] [NR-eGR]  M3  (3H)        116889   28294 
[12/07 22:21:37   1120s] [NR-eGR]  M4  (4V)         62848     167 
[12/07 22:21:37   1120s] [NR-eGR]  M5  (5H)            34     133 
[12/07 22:21:37   1120s] [NR-eGR]  M6  (6V)            24     133 
[12/07 22:21:37   1120s] [NR-eGR]  M7  (7H)           372      80 
[12/07 22:21:37   1120s] [NR-eGR]  M8  (8V)           252       0 
[12/07 22:21:37   1120s] [NR-eGR]  M9  (9H)             0       0 
[12/07 22:21:37   1120s] [NR-eGR]  AP  (10V)            0       0 
[12/07 22:21:37   1120s] [NR-eGR] --------------------------------
[12/07 22:21:37   1120s] [NR-eGR]      Total       239952  170938 
[12/07 22:21:37   1120s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:37   1120s] [NR-eGR] Total half perimeter of net bounding box: 108620um
[12/07 22:21:37   1120s] [NR-eGR] Total length: 239952um, number of vias: 170938
[12/07 22:21:37   1120s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:37   1120s] [NR-eGR] Total routed clock nets wire length: 239952um, number of vias: 170938
[12/07 22:21:37   1120s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:21:37   1120s] (I)      Finished Export ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 3664.55 MB )
[12/07 22:21:37   1120s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.09 sec, Real: 5.10 sec, Curr Mem: 3507.55 MB )
[12/07 22:21:37   1120s] (I)      ======================================== Runtime Summary ========================================
[12/07 22:21:37   1120s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 22:21:37   1120s] (I)      -------------------------------------------------------------------------------------------------
[12/07 22:21:37   1120s] (I)       Early Global Route kernel                   100.00%  735.20 sec  740.30 sec  5.10 sec  5.09 sec 
[12/07 22:21:37   1120s] (I)       +-Import and model                           35.61%  735.20 sec  737.02 sec  1.82 sec  1.81 sec 
[12/07 22:21:37   1120s] (I)       | +-Create place DB                           8.72%  735.20 sec  735.65 sec  0.44 sec  0.44 sec 
[12/07 22:21:37   1120s] (I)       | | +-Import place data                       8.71%  735.20 sec  735.65 sec  0.44 sec  0.44 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Read instances and placement          2.04%  735.20 sec  735.31 sec  0.10 sec  0.10 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Read nets                             6.67%  735.31 sec  735.65 sec  0.34 sec  0.34 sec 
[12/07 22:21:37   1120s] (I)       | +-Create route DB                          25.53%  735.65 sec  736.95 sec  1.30 sec  1.30 sec 
[12/07 22:21:37   1120s] (I)       | | +-Import route data (1T)                 25.52%  735.65 sec  736.95 sec  1.30 sec  1.30 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.75%  735.69 sec  736.19 sec  0.50 sec  0.50 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Read routing blockages              0.00%  735.69 sec  735.69 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Read instance blockages             0.36%  735.69 sec  735.71 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Read PG blockages                   9.34%  735.71 sec  736.19 sec  0.48 sec  0.48 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Read clock blockages                0.00%  736.19 sec  736.19 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Read other blockages                0.00%  736.19 sec  736.19 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Read halo blockages                 0.04%  736.19 sec  736.19 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Read boundary cut boxes             0.00%  736.19 sec  736.19 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Read blackboxes                       0.00%  736.19 sec  736.19 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Read prerouted                        0.80%  736.19 sec  736.23 sec  0.04 sec  0.04 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Read unlegalized nets                 0.46%  736.23 sec  736.25 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Read nets                             0.10%  736.25 sec  736.26 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Set up via pillars                    0.00%  736.27 sec  736.27 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Initialize 3D grid graph              0.62%  736.27 sec  736.30 sec  0.03 sec  0.03 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Model blockage capacity              12.17%  736.30 sec  736.92 sec  0.62 sec  0.62 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Initialize 3D capacity             11.43%  736.30 sec  736.89 sec  0.58 sec  0.58 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Move terms for access (1T)            0.54%  736.92 sec  736.95 sec  0.03 sec  0.03 sec 
[12/07 22:21:37   1120s] (I)       | +-Read aux data                             0.00%  736.95 sec  736.95 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | +-Others data preparation                   0.05%  736.95 sec  736.95 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | +-Create route kernel                       0.97%  736.95 sec  737.00 sec  0.05 sec  0.05 sec 
[12/07 22:21:37   1120s] (I)       +-Global Routing                             37.08%  737.02 sec  738.91 sec  1.89 sec  1.89 sec 
[12/07 22:21:37   1120s] (I)       | +-Initialization                            0.20%  737.02 sec  737.03 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | +-Net group 1                              17.43%  737.03 sec  737.92 sec  0.89 sec  0.89 sec 
[12/07 22:21:37   1120s] (I)       | | +-Generate topology                       4.99%  737.03 sec  737.29 sec  0.25 sec  0.25 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1a                                1.17%  737.33 sec  737.39 sec  0.06 sec  0.06 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Pattern routing (1T)                  0.40%  737.35 sec  737.37 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.36%  737.37 sec  737.39 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1b                                0.94%  737.39 sec  737.44 sec  0.05 sec  0.05 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Monotonic routing (1T)                0.45%  737.39 sec  737.41 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1c                                0.28%  737.44 sec  737.45 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Two level Routing                     0.28%  737.44 sec  737.45 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Two Level Routing (Regular)         0.11%  737.44 sec  737.45 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  737.45 sec  737.45 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1d                                2.43%  737.45 sec  737.58 sec  0.12 sec  0.12 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Detoured routing (1T)                 2.42%  737.45 sec  737.58 sec  0.12 sec  0.12 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1e                                0.06%  737.58 sec  737.58 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Route legalization                    0.00%  737.58 sec  737.58 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1f                                0.00%  737.58 sec  737.58 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1g                                2.00%  737.58 sec  737.68 sec  0.10 sec  0.10 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Post Routing                          2.00%  737.58 sec  737.68 sec  0.10 sec  0.10 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1h                                1.91%  737.71 sec  737.80 sec  0.10 sec  0.10 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Post Routing                          1.90%  737.71 sec  737.80 sec  0.10 sec  0.10 sec 
[12/07 22:21:37   1120s] (I)       | | +-Layer assignment (1T)                   2.18%  737.80 sec  737.92 sec  0.11 sec  0.11 sec 
[12/07 22:21:37   1120s] (I)       | +-Net group 2                               4.93%  737.92 sec  738.17 sec  0.25 sec  0.25 sec 
[12/07 22:21:37   1120s] (I)       | | +-Generate topology                       1.22%  737.92 sec  737.98 sec  0.06 sec  0.06 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1a                                0.37%  738.04 sec  738.06 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Pattern routing (1T)                  0.12%  738.04 sec  738.05 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  738.05 sec  738.06 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1b                                0.24%  738.06 sec  738.07 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Monotonic routing (1T)                0.11%  738.06 sec  738.06 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1c                                0.22%  738.07 sec  738.08 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Two level Routing                     0.22%  738.07 sec  738.08 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  738.07 sec  738.08 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  738.08 sec  738.08 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1d                                0.76%  738.08 sec  738.12 sec  0.04 sec  0.04 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Detoured routing (1T)                 0.76%  738.08 sec  738.12 sec  0.04 sec  0.04 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1e                                0.04%  738.12 sec  738.12 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Route legalization                    0.00%  738.12 sec  738.12 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1f                                0.11%  738.12 sec  738.13 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Congestion clean                      0.11%  738.12 sec  738.13 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1g                                0.50%  738.13 sec  738.15 sec  0.03 sec  0.03 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Post Routing                          0.50%  738.13 sec  738.15 sec  0.03 sec  0.03 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1h                                0.15%  738.15 sec  738.16 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Post Routing                          0.15%  738.15 sec  738.16 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Layer assignment (1T)                   0.19%  738.16 sec  738.17 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | +-Net group 3                               3.48%  738.17 sec  738.35 sec  0.18 sec  0.18 sec 
[12/07 22:21:37   1120s] (I)       | | +-Generate topology                       1.01%  738.17 sec  738.22 sec  0.05 sec  0.05 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1a                                0.17%  738.29 sec  738.30 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Pattern routing (1T)                  0.11%  738.30 sec  738.30 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1b                                0.11%  738.30 sec  738.31 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1c                                0.00%  738.31 sec  738.31 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1d                                0.00%  738.31 sec  738.31 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1e                                0.04%  738.31 sec  738.31 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Route legalization                    0.00%  738.31 sec  738.31 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1f                                0.00%  738.31 sec  738.31 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1g                                0.38%  738.31 sec  738.33 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Post Routing                          0.38%  738.31 sec  738.33 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1h                                0.10%  738.33 sec  738.34 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Post Routing                          0.10%  738.33 sec  738.34 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Layer assignment (1T)                   0.21%  738.34 sec  738.35 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | +-Net group 4                               4.52%  738.35 sec  738.58 sec  0.23 sec  0.23 sec 
[12/07 22:21:37   1120s] (I)       | | +-Generate topology                       0.94%  738.35 sec  738.40 sec  0.05 sec  0.05 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1a                                0.32%  738.49 sec  738.50 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Pattern routing (1T)                  0.10%  738.49 sec  738.50 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  738.50 sec  738.50 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1b                                0.21%  738.50 sec  738.52 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Monotonic routing (1T)                0.10%  738.50 sec  738.51 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1c                                0.22%  738.52 sec  738.53 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Two level Routing                     0.22%  738.52 sec  738.53 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  738.52 sec  738.52 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  738.52 sec  738.53 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1d                                0.12%  738.53 sec  738.53 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Detoured routing (1T)                 0.11%  738.53 sec  738.53 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1e                                0.04%  738.53 sec  738.53 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Route legalization                    0.00%  738.53 sec  738.53 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1f                                0.10%  738.53 sec  738.54 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Congestion clean                      0.10%  738.53 sec  738.54 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1g                                0.47%  738.54 sec  738.56 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Post Routing                          0.47%  738.54 sec  738.56 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1h                                0.14%  738.56 sec  738.57 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Post Routing                          0.14%  738.56 sec  738.57 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Layer assignment (1T)                   0.16%  738.57 sec  738.58 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | +-Net group 5                               4.93%  738.58 sec  738.83 sec  0.25 sec  0.25 sec 
[12/07 22:21:37   1120s] (I)       | | +-Generate topology                       0.00%  738.58 sec  738.58 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1a                                0.33%  738.68 sec  738.70 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Pattern routing (1T)                  0.07%  738.69 sec  738.69 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  738.69 sec  738.70 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Add via demand to 2D                  0.10%  738.70 sec  738.70 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1b                                0.17%  738.70 sec  738.71 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Monotonic routing (1T)                0.07%  738.70 sec  738.71 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1c                                0.22%  738.71 sec  738.72 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Two level Routing                     0.21%  738.71 sec  738.72 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  738.72 sec  738.72 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  738.72 sec  738.72 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1d                                0.08%  738.72 sec  738.73 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Detoured routing (1T)                 0.07%  738.72 sec  738.73 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1e                                0.04%  738.73 sec  738.73 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Route legalization                    0.00%  738.73 sec  738.73 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1f                                0.06%  738.73 sec  738.73 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Congestion clean                      0.06%  738.73 sec  738.73 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1g                                0.15%  738.73 sec  738.74 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Post Routing                          0.15%  738.73 sec  738.74 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Phase 1h                                0.14%  738.74 sec  738.75 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | | +-Post Routing                          0.14%  738.74 sec  738.75 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | | +-Layer assignment (1T)                   0.63%  738.80 sec  738.83 sec  0.03 sec  0.03 sec 
[12/07 22:21:37   1120s] (I)       +-Export 3D cong map                          4.10%  738.91 sec  739.12 sec  0.21 sec  0.21 sec 
[12/07 22:21:37   1120s] (I)       | +-Export 2D cong map                        0.32%  739.11 sec  739.12 sec  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)       +-Extract Global 3D Wires                     0.04%  739.12 sec  739.12 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       +-Track Assignment (1T)                      12.18%  739.12 sec  739.75 sec  0.62 sec  0.62 sec 
[12/07 22:21:37   1120s] (I)       | +-Initialization                            0.00%  739.12 sec  739.12 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       | +-Track Assignment Kernel                  12.14%  739.12 sec  739.74 sec  0.62 sec  0.62 sec 
[12/07 22:21:37   1120s] (I)       | +-Free Memory                               0.00%  739.75 sec  739.75 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       +-Export                                     10.60%  739.75 sec  740.29 sec  0.54 sec  0.54 sec 
[12/07 22:21:37   1120s] (I)       | +-Export DB wires                           1.38%  739.75 sec  739.82 sec  0.07 sec  0.07 sec 
[12/07 22:21:37   1120s] (I)       | | +-Export all nets                         1.07%  739.75 sec  739.81 sec  0.05 sec  0.05 sec 
[12/07 22:21:37   1120s] (I)       | | +-Set wire vias                           0.21%  739.81 sec  739.82 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)       | +-Report wirelength                         4.40%  739.82 sec  740.04 sec  0.22 sec  0.22 sec 
[12/07 22:21:37   1120s] (I)       | +-Update net boxes                          4.80%  740.04 sec  740.29 sec  0.25 sec  0.24 sec 
[12/07 22:21:37   1120s] (I)       | +-Update timing                             0.00%  740.29 sec  740.29 sec  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)       +-Postprocess design                          0.23%  740.29 sec  740.30 sec  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)      ======================= Summary by functions ========================
[12/07 22:21:37   1120s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 22:21:37   1120s] (I)      ---------------------------------------------------------------------
[12/07 22:21:37   1120s] (I)        0  Early Global Route kernel           100.00%  5.10 sec  5.09 sec 
[12/07 22:21:37   1120s] (I)        1  Global Routing                       37.08%  1.89 sec  1.89 sec 
[12/07 22:21:37   1120s] (I)        1  Import and model                     35.61%  1.82 sec  1.81 sec 
[12/07 22:21:37   1120s] (I)        1  Track Assignment (1T)                12.18%  0.62 sec  0.62 sec 
[12/07 22:21:37   1120s] (I)        1  Export                               10.60%  0.54 sec  0.54 sec 
[12/07 22:21:37   1120s] (I)        1  Export 3D cong map                    4.10%  0.21 sec  0.21 sec 
[12/07 22:21:37   1120s] (I)        1  Postprocess design                    0.23%  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        2  Create route DB                      25.53%  1.30 sec  1.30 sec 
[12/07 22:21:37   1120s] (I)        2  Net group 1                          17.43%  0.89 sec  0.89 sec 
[12/07 22:21:37   1120s] (I)        2  Track Assignment Kernel              12.14%  0.62 sec  0.62 sec 
[12/07 22:21:37   1120s] (I)        2  Create place DB                       8.72%  0.44 sec  0.44 sec 
[12/07 22:21:37   1120s] (I)        2  Net group 5                           4.93%  0.25 sec  0.25 sec 
[12/07 22:21:37   1120s] (I)        2  Net group 2                           4.93%  0.25 sec  0.25 sec 
[12/07 22:21:37   1120s] (I)        2  Update net boxes                      4.80%  0.25 sec  0.24 sec 
[12/07 22:21:37   1120s] (I)        2  Net group 4                           4.52%  0.23 sec  0.23 sec 
[12/07 22:21:37   1120s] (I)        2  Report wirelength                     4.40%  0.22 sec  0.22 sec 
[12/07 22:21:37   1120s] (I)        2  Net group 3                           3.48%  0.18 sec  0.18 sec 
[12/07 22:21:37   1120s] (I)        2  Export DB wires                       1.38%  0.07 sec  0.07 sec 
[12/07 22:21:37   1120s] (I)        2  Create route kernel                   0.97%  0.05 sec  0.05 sec 
[12/07 22:21:37   1120s] (I)        2  Export 2D cong map                    0.32%  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)        2  Initialization                        0.20%  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        3  Import route data (1T)               25.52%  1.30 sec  1.30 sec 
[12/07 22:21:37   1120s] (I)        3  Import place data                     8.71%  0.44 sec  0.44 sec 
[12/07 22:21:37   1120s] (I)        3  Generate topology                     8.16%  0.42 sec  0.42 sec 
[12/07 22:21:37   1120s] (I)        3  Phase 1g                              3.51%  0.18 sec  0.18 sec 
[12/07 22:21:37   1120s] (I)        3  Phase 1d                              3.38%  0.17 sec  0.17 sec 
[12/07 22:21:37   1120s] (I)        3  Layer assignment (1T)                 3.37%  0.17 sec  0.17 sec 
[12/07 22:21:37   1120s] (I)        3  Phase 1h                              2.45%  0.12 sec  0.12 sec 
[12/07 22:21:37   1120s] (I)        3  Phase 1a                              2.36%  0.12 sec  0.12 sec 
[12/07 22:21:37   1120s] (I)        3  Phase 1b                              1.66%  0.08 sec  0.08 sec 
[12/07 22:21:37   1120s] (I)        3  Export all nets                       1.07%  0.05 sec  0.05 sec 
[12/07 22:21:37   1120s] (I)        3  Phase 1c                              0.94%  0.05 sec  0.05 sec 
[12/07 22:21:37   1120s] (I)        3  Phase 1f                              0.28%  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)        3  Phase 1e                              0.22%  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)        3  Set wire vias                         0.21%  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)        4  Model blockage capacity              12.17%  0.62 sec  0.62 sec 
[12/07 22:21:37   1120s] (I)        4  Read blockages ( Layer 2-10 )         9.75%  0.50 sec  0.50 sec 
[12/07 22:21:37   1120s] (I)        4  Read nets                             6.78%  0.35 sec  0.35 sec 
[12/07 22:21:37   1120s] (I)        4  Post Routing                          5.92%  0.30 sec  0.30 sec 
[12/07 22:21:37   1120s] (I)        4  Detoured routing (1T)                 3.37%  0.17 sec  0.17 sec 
[12/07 22:21:37   1120s] (I)        4  Read instances and placement          2.04%  0.10 sec  0.10 sec 
[12/07 22:21:37   1120s] (I)        4  Two level Routing                     0.94%  0.05 sec  0.05 sec 
[12/07 22:21:37   1120s] (I)        4  Pattern Routing Avoiding Blockages    0.84%  0.04 sec  0.04 sec 
[12/07 22:21:37   1120s] (I)        4  Pattern routing (1T)                  0.80%  0.04 sec  0.04 sec 
[12/07 22:21:37   1120s] (I)        4  Read prerouted                        0.80%  0.04 sec  0.04 sec 
[12/07 22:21:37   1120s] (I)        4  Monotonic routing (1T)                0.73%  0.04 sec  0.04 sec 
[12/07 22:21:37   1120s] (I)        4  Initialize 3D grid graph              0.62%  0.03 sec  0.03 sec 
[12/07 22:21:37   1120s] (I)        4  Move terms for access (1T)            0.54%  0.03 sec  0.03 sec 
[12/07 22:21:37   1120s] (I)        4  Read unlegalized nets                 0.46%  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)        4  Congestion clean                      0.27%  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)        4  Add via demand to 2D                  0.10%  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        5  Initialize 3D capacity               11.43%  0.58 sec  0.58 sec 
[12/07 22:21:37   1120s] (I)        5  Read PG blockages                     9.34%  0.48 sec  0.48 sec 
[12/07 22:21:37   1120s] (I)        5  Read instance blockages               0.36%  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)        5  Two Level Routing (Regular)           0.30%  0.02 sec  0.02 sec 
[12/07 22:21:37   1120s] (I)        5  Two Level Routing (Strong)            0.26%  0.01 sec  0.01 sec 
[12/07 22:21:37   1120s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 22:21:37   1120s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:05.7 real=0:00:05.7)
[12/07 22:21:37   1120s]     Routing using eGR in eGR->NR Step done.
[12/07 22:21:37   1120s]     Routing using NR in eGR->NR Step...
[12/07 22:21:37   1120s] 
[12/07 22:21:37   1120s] CCOPT: Preparing to route 1798 clock nets with NanoRoute.
[12/07 22:21:37   1120s]   All net are default rule.
[12/07 22:21:37   1120s]   Preferred NanoRoute mode settings: Current
[12/07 22:21:38   1120s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/07 22:21:38   1120s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/07 22:21:38   1120s]       Clock detailed routing...
[12/07 22:21:38   1120s]         NanoRoute...
[12/07 22:21:38   1120s] % Begin globalDetailRoute (date=12/07 22:21:38, mem=3117.1M)
[12/07 22:21:38   1120s] 
[12/07 22:21:38   1120s] globalDetailRoute
[12/07 22:21:38   1120s] 
[12/07 22:21:38   1120s] #Start globalDetailRoute on Sat Dec  7 22:21:38 2024
[12/07 22:21:38   1120s] #
[12/07 22:21:38   1120s] ### Time Record (globalDetailRoute) is installed.
[12/07 22:21:38   1120s] ### Time Record (Pre Callback) is installed.
[12/07 22:21:38   1120s] ### Time Record (Pre Callback) is uninstalled.
[12/07 22:21:38   1120s] ### Time Record (DB Import) is installed.
[12/07 22:21:38   1120s] ### Time Record (Timing Data Generation) is installed.
[12/07 22:21:38   1120s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 22:21:38   1121s] ### Net info: total nets: 133755
[12/07 22:21:38   1121s] ### Net info: dirty nets: 0
[12/07 22:21:38   1121s] ### Net info: marked as disconnected nets: 0
[12/07 22:21:39   1122s] #num needed restored net=0
[12/07 22:21:39   1122s] #need_extraction net=0 (total=133755)
[12/07 22:21:39   1122s] ### Net info: fully routed nets: 1798
[12/07 22:21:39   1122s] ### Net info: trivial (< 2 pins) nets: 24075
[12/07 22:21:39   1122s] ### Net info: unrouted nets: 107882
[12/07 22:21:39   1122s] ### Net info: re-extraction nets: 0
[12/07 22:21:39   1122s] ### Net info: selected nets: 1798
[12/07 22:21:39   1122s] ### Net info: ignored nets: 0
[12/07 22:21:39   1122s] ### Net info: skip routing nets: 0
[12/07 22:21:40   1123s] ### import design signature (5): route=1261659480 fixed_route=70683645 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2000183302 dirty_area=0 del_dirty_area=0 cell=367600246 placement=1337156430 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 22:21:40   1123s] ### Time Record (DB Import) is uninstalled.
[12/07 22:21:40   1123s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/07 22:21:40   1123s] #
[12/07 22:21:40   1123s] #Wire/Via statistics before line assignment ...
[12/07 22:21:40   1123s] #Total number of nets with non-default rule or having extra spacing = 1798
[12/07 22:21:40   1123s] #Total wire length = 239952 um.
[12/07 22:21:40   1123s] #Total half perimeter of net bounding box = 110448 um.
[12/07 22:21:40   1123s] #Total wire length on LAYER M1 = 0 um.
[12/07 22:21:40   1123s] #Total wire length on LAYER M2 = 59532 um.
[12/07 22:21:40   1123s] #Total wire length on LAYER M3 = 116889 um.
[12/07 22:21:40   1123s] #Total wire length on LAYER M4 = 62848 um.
[12/07 22:21:40   1123s] #Total wire length on LAYER M5 = 34 um.
[12/07 22:21:40   1123s] #Total wire length on LAYER M6 = 24 um.
[12/07 22:21:40   1123s] #Total wire length on LAYER M7 = 372 um.
[12/07 22:21:40   1123s] #Total wire length on LAYER M8 = 252 um.
[12/07 22:21:40   1123s] #Total wire length on LAYER M9 = 0 um.
[12/07 22:21:40   1123s] #Total wire length on LAYER AP = 0 um.
[12/07 22:21:40   1123s] #Total number of vias = 170938
[12/07 22:21:40   1123s] #Up-Via Summary (total 170938):
[12/07 22:21:40   1123s] #           
[12/07 22:21:40   1123s] #-----------------------
[12/07 22:21:40   1123s] # M1              61754
[12/07 22:21:40   1123s] # M2              80377
[12/07 22:21:40   1123s] # M3              28294
[12/07 22:21:40   1123s] # M4                167
[12/07 22:21:40   1123s] # M5                133
[12/07 22:21:40   1123s] # M6                133
[12/07 22:21:40   1123s] # M7                 80
[12/07 22:21:40   1123s] #-----------------------
[12/07 22:21:40   1123s] #                170938 
[12/07 22:21:40   1123s] #
[12/07 22:21:40   1123s] ### Time Record (Data Preparation) is installed.
[12/07 22:21:40   1123s] #Start routing data preparation on Sat Dec  7 22:21:40 2024
[12/07 22:21:40   1123s] #
[12/07 22:21:40   1123s] #Minimum voltage of a net in the design = 0.000.
[12/07 22:21:40   1123s] #Maximum voltage of a net in the design = 1.100.
[12/07 22:21:40   1123s] #Voltage range [0.000 - 1.100] has 133753 nets.
[12/07 22:21:40   1123s] #Voltage range [0.900 - 1.100] has 1 net.
[12/07 22:21:40   1123s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 22:21:41   1124s] #Build and mark too close pins for the same net.
[12/07 22:21:41   1124s] ### Time Record (Cell Pin Access) is installed.
[12/07 22:21:41   1124s] #Initial pin access analysis.
[12/07 22:21:47   1130s] #Detail pin access analysis.
[12/07 22:21:47   1130s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 22:21:48   1131s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/07 22:21:48   1131s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 22:21:48   1131s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 22:21:48   1131s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 22:21:48   1131s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 22:21:48   1131s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 22:21:48   1131s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 22:21:48   1131s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 22:21:48   1131s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 22:21:48   1131s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/07 22:21:48   1131s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/07 22:21:48   1131s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/07 22:21:48   1131s] #pin_access_rlayer=2(M2)
[12/07 22:21:48   1131s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/07 22:21:48   1131s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 22:21:49   1132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3138.35 (MB), peak = 3391.14 (MB)
[12/07 22:21:50   1132s] #Regenerating Ggrids automatically.
[12/07 22:21:50   1132s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/07 22:21:50   1132s] #Using automatically generated G-grids.
[12/07 22:21:51   1133s] #Done routing data preparation.
[12/07 22:21:51   1133s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3142.80 (MB), peak = 3391.14 (MB)
[12/07 22:21:51   1133s] ### Time Record (Data Preparation) is uninstalled.
[12/07 22:21:51   1134s] 
[12/07 22:21:51   1134s] Trim Metal Layers:
[12/07 22:21:51   1134s] LayerId::1 widthSet size::4
[12/07 22:21:51   1134s] LayerId::2 widthSet size::4
[12/07 22:21:51   1134s] LayerId::3 widthSet size::4
[12/07 22:21:51   1134s] LayerId::4 widthSet size::4
[12/07 22:21:51   1134s] LayerId::5 widthSet size::4
[12/07 22:21:51   1134s] LayerId::6 widthSet size::4
[12/07 22:21:51   1134s] LayerId::7 widthSet size::4
[12/07 22:21:51   1134s] LayerId::8 widthSet size::4
[12/07 22:21:51   1134s] LayerId::9 widthSet size::4
[12/07 22:21:51   1134s] LayerId::10 widthSet size::2
[12/07 22:21:51   1134s] Updating RC grid for preRoute extraction ...
[12/07 22:21:51   1134s] eee: pegSigSF::1.070000
[12/07 22:21:51   1134s] Initializing multi-corner capacitance tables ... 
[12/07 22:21:51   1134s] Initializing multi-corner resistance tables ...
[12/07 22:21:51   1134s] eee: l::1 avDens::0.110533 usedTrk::70004.888911 availTrk::633337.285314 sigTrk::70004.888911
[12/07 22:21:51   1134s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:21:51   1134s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:21:51   1134s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:21:51   1134s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 22:21:51   1134s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 22:21:51   1134s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:21:51   1134s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:21:51   1134s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:21:51   1134s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 22:21:51   1134s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:21:51   1134s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.907400 pMod=78 wcR=0.693800 newSi=0.002600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.085316 shortMod=0.426578 fMod=0.021329 
[12/07 22:21:51   1134s] ### Successfully loaded pre-route RC model
[12/07 22:21:51   1134s] ### Time Record (Line Assignment) is installed.
[12/07 22:21:51   1134s] #
[12/07 22:21:51   1134s] #Distribution of nets:
[12/07 22:21:51   1134s] #  
[12/07 22:21:51   1134s] # #pin range           #net       %
[12/07 22:21:51   1134s] #------------------------------------
[12/07 22:21:51   1134s] #          2           98486 ( 73.6%)
[12/07 22:21:51   1134s] #          3            2837 (  2.1%)
[12/07 22:21:51   1134s] #          4            1041 (  0.8%)
[12/07 22:21:51   1134s] #          5            1451 (  1.1%)
[12/07 22:21:51   1134s] #          6             543 (  0.4%)
[12/07 22:21:51   1134s] #          7             290 (  0.2%)
[12/07 22:21:51   1134s] #          8             111 (  0.1%)
[12/07 22:21:51   1134s] #          9             264 (  0.2%)
[12/07 22:21:51   1134s] #  10  -  19             129 (  0.1%)
[12/07 22:21:51   1134s] #  20  -  29             283 (  0.2%)
[12/07 22:21:51   1134s] #  30  -  39            1732 (  1.3%)
[12/07 22:21:51   1134s] #  40  -  49            1006 (  0.8%)
[12/07 22:21:51   1134s] #  50  -  59             130 (  0.1%)
[12/07 22:21:51   1134s] #  70  -  79             784 (  0.6%)
[12/07 22:21:51   1134s] #  90  -  99             576 (  0.4%)
[12/07 22:21:51   1134s] #  100 - 199              16 (  0.0%)
[12/07 22:21:51   1134s] #  400 - 499               1 (  0.0%)
[12/07 22:21:51   1134s] #     >=2000               0 (  0.0%)
[12/07 22:21:51   1134s] #
[12/07 22:21:51   1134s] #Total: 133755 nets, 109680 non-trivial nets
[12/07 22:21:51   1134s] #                              #net       %
[12/07 22:21:51   1134s] #-------------------------------------------
[12/07 22:21:51   1134s] #  Fully global routed         1798 ( 1.6%)
[12/07 22:21:51   1134s] #  Clock                       1798
[12/07 22:21:51   1134s] #  Extra space                 1798
[12/07 22:21:51   1134s] #  Prefer layer range        109680
[12/07 22:21:51   1134s] #
[12/07 22:21:51   1134s] #Nets in 3 layer ranges:
[12/07 22:21:51   1134s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[12/07 22:21:51   1134s] #---------------------------------------------------------
[12/07 22:21:51   1134s] #              -----             9 M9*     107290 ( 97.8%)
[12/07 22:21:51   1134s] #               3 M3             4 M4        1798 (  1.6%)
[12/07 22:21:51   1134s] #               8 M8             8 M8         592 (  0.5%)
[12/07 22:21:51   1134s] #
[12/07 22:21:51   1134s] #1798 nets selected.
[12/07 22:21:51   1134s] #
[12/07 22:21:52   1135s] ### 
[12/07 22:21:52   1135s] ### Net length summary before Line Assignment:
[12/07 22:21:52   1135s] ### Layer   H-Len   V-Len         Total       #Up-Via
[12/07 22:21:52   1135s] ### -------------------------------------------------
[12/07 22:21:52   1135s] ###  1 M1       0       0       0(  0%)   61754( 36%)
[12/07 22:21:52   1135s] ###  2 M2       0   59532   59532( 25%)   80377( 47%)
[12/07 22:21:52   1135s] ###  3 M3  116888       0  116888( 49%)   28294( 17%)
[12/07 22:21:52   1135s] ###  4 M4       0   62848   62848( 26%)     167(  0%)
[12/07 22:21:52   1135s] ###  5 M5      34       0      34(  0%)     133(  0%)
[12/07 22:21:52   1135s] ###  6 M6       0      24      24(  0%)     133(  0%)
[12/07 22:21:52   1135s] ###  7 M7     371       0     371(  0%)      80(  0%)
[12/07 22:21:52   1135s] ###  8 M8       0     252     252(  0%)       0(  0%)
[12/07 22:21:52   1135s] ###  9 M9       0       0       0(  0%)       0(  0%)
[12/07 22:21:52   1135s] ### 10 AP       0       0       0(  0%)       0(  0%)
[12/07 22:21:52   1135s] ### -------------------------------------------------
[12/07 22:21:52   1135s] ###        117294  122656  239951        170938      
[12/07 22:22:08   1150s] ### 
[12/07 22:22:08   1150s] ### Top 2 overlap violations ...
[12/07 22:22:08   1150s] ###   Net: ys\[1\].xs\[2\].torus_switch_xy/CTS_18
[12/07 22:22:08   1150s] ###     M6: (1461.85000, 951.40050, 1461.95000, 952.19950), length: 0.79900, total: 0.79900
[12/07 22:22:08   1150s] ###       pg rail
[12/07 22:22:08   1150s] ###   Net: ys\[2\].xs\[2\].torus_switch_xy/CTS_5
[12/07 22:22:08   1150s] ###     M5: (1311.30050, 1357.95000, 1312.09950, 1358.05000), length: 0.79900, total: 0.79900
[12/07 22:22:08   1150s] ###       pg rail
[12/07 22:22:08   1151s] ### 
[12/07 22:22:08   1151s] ### Net length and overlap summary after Line Assignment:
[12/07 22:22:08   1151s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/07 22:22:08   1151s] ### --------------------------------------------------------------------------
[12/07 22:22:08   1151s] ###  1 M1     719       0     719(  0%)   61753( 40%)    0(  0%)     0(  0.0%)
[12/07 22:22:08   1151s] ###  2 M2       0   64483   64483( 27%)   71704( 46%)    0(  0%)     0(  0.0%)
[12/07 22:22:08   1151s] ###  3 M3  114387       0  114387( 48%)   22219( 14%)    0(  0%)     0(  0.0%)
[12/07 22:22:08   1151s] ###  4 M4       0   59651   59651( 25%)     134(  0%)    0(  0%)     0(  0.0%)
[12/07 22:22:08   1151s] ###  5 M5       4       0       4(  0%)     130(  0%)    1( 50%)     2( 66.7%)
[12/07 22:22:08   1151s] ###  6 M6       0      11      11(  0%)     129(  0%)    1( 50%)     1( 33.3%)
[12/07 22:22:08   1151s] ###  7 M7     374       0     374(  0%)      78(  0%)    0(  0%)     0(  0.0%)
[12/07 22:22:08   1151s] ###  8 M8       0     254     254(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 22:22:08   1151s] ###  9 M9       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 22:22:08   1151s] ### 10 AP       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 22:22:08   1151s] ### --------------------------------------------------------------------------
[12/07 22:22:08   1151s] ###        115485  124399  239885        156147          2           3        
[12/07 22:22:08   1151s] #
[12/07 22:22:08   1151s] #Line Assignment statistics:
[12/07 22:22:08   1151s] #Cpu time = 00:00:16
[12/07 22:22:08   1151s] #Elapsed time = 00:00:16
[12/07 22:22:08   1151s] #Increased memory = 76.15 (MB)
[12/07 22:22:08   1151s] #Total memory = 3292.84 (MB)
[12/07 22:22:08   1151s] #Peak memory = 3391.14 (MB)
[12/07 22:22:08   1151s] #End Line Assignment: cpu:00:00:17, real:00:00:17, mem:3.2 GB, peak:3.3 GB
[12/07 22:22:08   1151s] ### Time Record (Line Assignment) is uninstalled.
[12/07 22:22:08   1151s] #
[12/07 22:22:08   1151s] #Wire/Via statistics after line assignment ...
[12/07 22:22:08   1151s] #Total number of nets with non-default rule or having extra spacing = 1798
[12/07 22:22:08   1151s] #Total wire length = 239885 um.
[12/07 22:22:08   1151s] #Total half perimeter of net bounding box = 110448 um.
[12/07 22:22:08   1151s] #Total wire length on LAYER M1 = 719 um.
[12/07 22:22:08   1151s] #Total wire length on LAYER M2 = 64483 um.
[12/07 22:22:08   1151s] #Total wire length on LAYER M3 = 114387 um.
[12/07 22:22:08   1151s] #Total wire length on LAYER M4 = 59651 um.
[12/07 22:22:08   1151s] #Total wire length on LAYER M5 = 5 um.
[12/07 22:22:08   1151s] #Total wire length on LAYER M6 = 11 um.
[12/07 22:22:08   1151s] #Total wire length on LAYER M7 = 374 um.
[12/07 22:22:08   1151s] #Total wire length on LAYER M8 = 254 um.
[12/07 22:22:08   1151s] #Total wire length on LAYER M9 = 0 um.
[12/07 22:22:08   1151s] #Total wire length on LAYER AP = 0 um.
[12/07 22:22:08   1151s] #Total number of vias = 156147
[12/07 22:22:08   1151s] #Up-Via Summary (total 156147):
[12/07 22:22:08   1151s] #           
[12/07 22:22:08   1151s] #-----------------------
[12/07 22:22:08   1151s] # M1              61753
[12/07 22:22:08   1151s] # M2              71704
[12/07 22:22:08   1151s] # M3              22219
[12/07 22:22:08   1151s] # M4                134
[12/07 22:22:08   1151s] # M5                130
[12/07 22:22:08   1151s] # M6                129
[12/07 22:22:08   1151s] # M7                 78
[12/07 22:22:08   1151s] #-----------------------
[12/07 22:22:08   1151s] #                156147 
[12/07 22:22:08   1151s] #
[12/07 22:22:08   1151s] #Routing data preparation, pin analysis, line assignment statistics:
[12/07 22:22:08   1151s] #Cpu time = 00:00:29
[12/07 22:22:08   1151s] #Elapsed time = 00:00:29
[12/07 22:22:08   1151s] #Increased memory = 136.96 (MB)
[12/07 22:22:08   1151s] #Total memory = 3259.96 (MB)
[12/07 22:22:08   1151s] #Peak memory = 3391.14 (MB)
[12/07 22:22:09   1151s] #RTESIG:78da9593c14e843010863dfb1413760f98b8da69c196831713af6a36ba5782d02544680d
[12/07 22:22:09   1151s] #       2d9a7d7b67d598b021548e852fffccff1556ebddfd16228e5728378ec9344778d872c104
[12/07 22:22:09   1151s] #       531b2ed2e49a634eaf5eeea2f3d5faf1e999430485734d6df2ce56fab66c6df906bee91a
[12/07 22:22:09   1151s] #       53ff3cc10862e77b3a5fc2e0740f4e7b4fa78bdf0009be1f34c4afd6b6938454b02f5af7
[12/07 22:22:09   1151s] #       87540753744d0995de1743eb4f684c92313e355364c019c48df1bad6fd2423185b325650
[12/07 22:22:09   1151s] #       64a047aa2444debedbd6d607682d09fa6c7a3daf274bf8a2f60c31581f51dc8c960d6462
[12/07 22:22:09   1151s] #       8acbf065e92a252dc493086d866e7a654e1e027e514a12fc5d7ede294a1a89e9fcfdd35a
[12/07 22:22:09   1151s] #       0aa20f118852c74b75be3055d157b30d94a23c63cd6c4f8e5c847af2a3b1e0274ef3fe01
[12/07 22:22:09   1151s] #       65320cf1d33f610c9d7d013f8a5136
[12/07 22:22:09   1151s] #
[12/07 22:22:09   1151s] #Skip comparing routing design signature in db-snapshot flow
[12/07 22:22:09   1151s] ### Time Record (Detail Routing) is installed.
[12/07 22:22:09   1152s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 22:22:09   1152s] #
[12/07 22:22:09   1152s] #Start Detail Routing..
[12/07 22:22:10   1152s] #start initial detail routing ...
[12/07 22:22:10   1152s] ### Design has 1800 dirty nets
[12/07 22:22:33   1176s] #    completing 10% with 22 violations
[12/07 22:22:33   1176s] #    elapsed time = 00:00:23, memory = 3306.10 (MB)
[12/07 22:23:09   1212s] #    completing 20% with 56 violations
[12/07 22:23:09   1212s] #    elapsed time = 00:00:59, memory = 3307.78 (MB)
[12/07 22:23:38   1240s] #    completing 30% with 76 violations
[12/07 22:23:38   1240s] #    elapsed time = 00:01:28, memory = 3333.02 (MB)
[12/07 22:24:05   1268s] #    completing 40% with 120 violations
[12/07 22:24:05   1268s] #    elapsed time = 00:01:55, memory = 3329.62 (MB)
[12/07 22:24:40   1303s] #    completing 50% with 122 violations
[12/07 22:24:40   1303s] #    elapsed time = 00:02:31, memory = 3339.43 (MB)
[12/07 22:25:01   1324s] #    completing 60% with 116 violations
[12/07 22:25:01   1324s] #    elapsed time = 00:02:52, memory = 3342.67 (MB)
[12/07 22:25:29   1352s] #    completing 70% with 97 violations
[12/07 22:25:29   1352s] #    elapsed time = 00:03:20, memory = 3348.43 (MB)
[12/07 22:25:53   1376s] #    completing 80% with 85 violations
[12/07 22:25:53   1376s] #    elapsed time = 00:03:44, memory = 3352.80 (MB)
[12/07 22:26:13   1395s] #    completing 90% with 28 violations
[12/07 22:26:13   1395s] #    elapsed time = 00:04:04, memory = 3349.07 (MB)
[12/07 22:26:42   1424s] #    completing 100% with 13 violations
[12/07 22:26:42   1424s] #    elapsed time = 00:04:32, memory = 3358.66 (MB)
[12/07 22:26:42   1425s] ### Routing stats: routing = 39.84% drc-check-only = 4.42%
[12/07 22:26:42   1425s] #   number of violations = 13
[12/07 22:26:42   1425s] #
[12/07 22:26:42   1425s] #    By Layer and Type :
[12/07 22:26:42   1425s] #	         MetSpc    Short   Totals
[12/07 22:26:42   1425s] #	M1            0        0        0
[12/07 22:26:42   1425s] #	M2            1        0        1
[12/07 22:26:42   1425s] #	M3            0        4        4
[12/07 22:26:42   1425s] #	M4            3        5        8
[12/07 22:26:42   1425s] #	Totals        4        9       13
[12/07 22:26:42   1425s] #cpu time = 00:04:32, elapsed time = 00:04:33, memory = 3297.72 (MB), peak = 3391.14 (MB)
[12/07 22:26:44   1426s] #start 1st optimization iteration ...
[12/07 22:26:44   1427s] ### Routing stats: routing = 39.84% drc-check-only = 4.42%
[12/07 22:26:44   1427s] #   number of violations = 0
[12/07 22:26:44   1427s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3294.34 (MB), peak = 3391.14 (MB)
[12/07 22:26:44   1427s] #Complete Detail Routing.
[12/07 22:26:44   1427s] #Total number of nets with non-default rule or having extra spacing = 1798
[12/07 22:26:44   1427s] #Total wire length = 256588 um.
[12/07 22:26:44   1427s] #Total half perimeter of net bounding box = 110448 um.
[12/07 22:26:44   1427s] #Total wire length on LAYER M1 = 37 um.
[12/07 22:26:44   1427s] #Total wire length on LAYER M2 = 33430 um.
[12/07 22:26:44   1427s] #Total wire length on LAYER M3 = 143318 um.
[12/07 22:26:44   1427s] #Total wire length on LAYER M4 = 79426 um.
[12/07 22:26:44   1427s] #Total wire length on LAYER M5 = 5 um.
[12/07 22:26:44   1427s] #Total wire length on LAYER M6 = 3 um.
[12/07 22:26:44   1427s] #Total wire length on LAYER M7 = 265 um.
[12/07 22:26:44   1427s] #Total wire length on LAYER M8 = 104 um.
[12/07 22:26:44   1427s] #Total wire length on LAYER M9 = 0 um.
[12/07 22:26:44   1427s] #Total wire length on LAYER AP = 0 um.
[12/07 22:26:44   1427s] #Total number of vias = 158773
[12/07 22:26:44   1427s] #Total number of multi-cut vias = 1567 (  1.0%)
[12/07 22:26:44   1427s] #Total number of single cut vias = 157206 ( 99.0%)
[12/07 22:26:44   1427s] #Up-Via Summary (total 158773):
[12/07 22:26:44   1427s] #                   single-cut          multi-cut      Total
[12/07 22:26:44   1427s] #-----------------------------------------------------------
[12/07 22:26:44   1427s] # M1             60164 ( 97.5%)      1554 (  2.5%)      61718
[12/07 22:26:44   1427s] # M2             60738 (100.0%)         0 (  0.0%)      60738
[12/07 22:26:44   1427s] # M3             36193 (100.0%)         0 (  0.0%)      36193
[12/07 22:26:44   1427s] # M4                37 (100.0%)         0 (  0.0%)         37
[12/07 22:26:44   1427s] # M5                35 (100.0%)         0 (  0.0%)         35
[12/07 22:26:44   1427s] # M6                22 ( 62.9%)        13 ( 37.1%)         35
[12/07 22:26:44   1427s] # M7                17 (100.0%)         0 (  0.0%)         17
[12/07 22:26:44   1427s] #-----------------------------------------------------------
[12/07 22:26:44   1427s] #               157206 ( 99.0%)      1567 (  1.0%)     158773 
[12/07 22:26:44   1427s] #
[12/07 22:26:44   1427s] #Total number of DRC violations = 0
[12/07 22:26:44   1427s] ### Time Record (Detail Routing) is uninstalled.
[12/07 22:26:44   1427s] #Cpu time = 00:04:36
[12/07 22:26:44   1427s] #Elapsed time = 00:04:36
[12/07 22:26:44   1427s] #Increased memory = 31.77 (MB)
[12/07 22:26:44   1427s] #Total memory = 3291.81 (MB)
[12/07 22:26:44   1427s] #Peak memory = 3391.14 (MB)
[12/07 22:26:45   1427s] #Skip updating routing design signature in db-snapshot flow
[12/07 22:26:45   1427s] #detailRoute Statistics:
[12/07 22:26:45   1427s] #Cpu time = 00:04:36
[12/07 22:26:45   1427s] #Elapsed time = 00:04:36
[12/07 22:26:45   1427s] #Increased memory = 31.85 (MB)
[12/07 22:26:45   1427s] #Total memory = 3291.81 (MB)
[12/07 22:26:45   1427s] #Peak memory = 3391.14 (MB)
[12/07 22:26:45   1427s] ### Time Record (DB Export) is installed.
[12/07 22:26:45   1427s] ### export design design signature (12): route=1162715964 fixed_route=70683645 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1219720780 dirty_area=0 del_dirty_area=0 cell=367600246 placement=1337156430 pin_access=1118537247 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 22:26:46   1428s] ### Time Record (DB Export) is uninstalled.
[12/07 22:26:46   1428s] ### Time Record (Post Callback) is installed.
[12/07 22:26:46   1428s] ### Time Record (Post Callback) is uninstalled.
[12/07 22:26:46   1428s] #
[12/07 22:26:46   1428s] #globalDetailRoute statistics:
[12/07 22:26:46   1428s] #Cpu time = 00:05:08
[12/07 22:26:46   1428s] #Elapsed time = 00:05:08
[12/07 22:26:46   1428s] #Increased memory = 147.38 (MB)
[12/07 22:26:46   1428s] #Total memory = 3264.64 (MB)
[12/07 22:26:46   1428s] #Peak memory = 3391.14 (MB)
[12/07 22:26:46   1428s] #Number of warnings = 0
[12/07 22:26:46   1428s] #Total number of warnings = 2
[12/07 22:26:46   1428s] #Number of fails = 0
[12/07 22:26:46   1428s] #Total number of fails = 0
[12/07 22:26:46   1428s] #Complete globalDetailRoute on Sat Dec  7 22:26:46 2024
[12/07 22:26:46   1428s] #
[12/07 22:26:46   1428s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1118537247 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 22:26:46   1428s] ### Time Record (globalDetailRoute) is uninstalled.
[12/07 22:26:46   1428s] ### 
[12/07 22:26:46   1428s] ###   Scalability Statistics
[12/07 22:26:46   1428s] ### 
[12/07 22:26:46   1428s] ### --------------------------------+----------------+----------------+----------------+
[12/07 22:26:46   1428s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/07 22:26:46   1428s] ### --------------------------------+----------------+----------------+----------------+
[12/07 22:26:46   1428s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/07 22:26:46   1428s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/07 22:26:46   1428s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/07 22:26:46   1428s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[12/07 22:26:46   1428s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[12/07 22:26:46   1428s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[12/07 22:26:46   1428s] ###   Data Preparation              |        00:00:05|        00:00:05|             1.0|
[12/07 22:26:46   1428s] ###   Detail Routing                |        00:04:35|        00:04:36|             1.0|
[12/07 22:26:46   1428s] ###   Line Assignment               |        00:00:17|        00:00:17|             1.0|
[12/07 22:26:46   1428s] ###   Entire Command                |        00:05:08|        00:05:08|             1.0|
[12/07 22:26:46   1428s] ### --------------------------------+----------------+----------------+----------------+
[12/07 22:26:46   1428s] ### 
[12/07 22:26:46   1428s] % End globalDetailRoute (date=12/07 22:26:46, total cpu=0:05:08, real=0:05:08, peak res=3356.9M, current mem=3257.8M)
[12/07 22:26:46   1428s]         NanoRoute done. (took cpu=0:05:08 real=0:05:08)
[12/07 22:26:46   1428s]       Clock detailed routing done.
[12/07 22:26:46   1428s] Skipping check of guided vs. routed net lengths.
[12/07 22:26:46   1428s] Set FIXED routing status on 1798 net(s)
[12/07 22:26:46   1428s] Set FIXED placed status on 1797 instance(s)
[12/07 22:26:46   1428s]       Route Remaining Unrouted Nets...
[12/07 22:26:46   1428s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/07 22:26:46   1428s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3600.5M, EPOCH TIME: 1733628406.344475
[12/07 22:26:46   1428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:26:46   1428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:26:46   1428s] All LLGs are deleted
[12/07 22:26:46   1428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:26:46   1428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:26:46   1428s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3600.5M, EPOCH TIME: 1733628406.344573
[12/07 22:26:46   1428s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3570.1M, EPOCH TIME: 1733628406.344978
[12/07 22:26:46   1428s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3570.1M, EPOCH TIME: 1733628406.345204
[12/07 22:26:46   1428s] ### Creating LA Mngr. totSessionCpu=0:23:49 mem=3570.1M
[12/07 22:26:46   1428s] ### Creating LA Mngr, finished. totSessionCpu=0:23:49 mem=3570.1M
[12/07 22:26:46   1428s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3570.09 MB )
[12/07 22:26:46   1428s] (I)      ==================== Layers =====================
[12/07 22:26:46   1428s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:26:46   1428s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 22:26:46   1428s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:26:46   1428s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 22:26:46   1428s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 22:26:46   1428s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 22:26:46   1428s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 22:26:46   1428s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 22:26:46   1428s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 22:26:46   1428s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 22:26:46   1428s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 22:26:46   1428s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 22:26:46   1428s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 22:26:46   1428s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 22:26:46   1428s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 22:26:46   1428s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 22:26:46   1428s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 22:26:46   1428s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 22:26:46   1428s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 22:26:46   1428s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 22:26:46   1428s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 22:26:46   1428s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 22:26:46   1428s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 22:26:46   1428s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:26:46   1428s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 22:26:46   1428s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 22:26:46   1428s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 22:26:46   1428s] (I)      Started Import and model ( Curr Mem: 3570.09 MB )
[12/07 22:26:46   1428s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:26:46   1429s] (I)      == Non-default Options ==
[12/07 22:26:46   1429s] (I)      Maximum routing layer                              : 10
[12/07 22:26:46   1429s] (I)      Number of threads                                  : 1
[12/07 22:26:46   1429s] (I)      Method to set GCell size                           : row
[12/07 22:26:46   1429s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 22:26:46   1429s] (I)      Use row-based GCell size
[12/07 22:26:46   1429s] (I)      Use row-based GCell align
[12/07 22:26:46   1429s] (I)      layer 0 area = 168000
[12/07 22:26:46   1429s] (I)      layer 1 area = 208000
[12/07 22:26:46   1429s] (I)      layer 2 area = 208000
[12/07 22:26:46   1429s] (I)      layer 3 area = 208000
[12/07 22:26:46   1429s] (I)      layer 4 area = 208000
[12/07 22:26:46   1429s] (I)      layer 5 area = 208000
[12/07 22:26:46   1429s] (I)      layer 6 area = 208000
[12/07 22:26:46   1429s] (I)      layer 7 area = 2259999
[12/07 22:26:46   1429s] (I)      layer 8 area = 2259999
[12/07 22:26:46   1429s] (I)      layer 9 area = 0
[12/07 22:26:46   1429s] (I)      GCell unit size   : 3600
[12/07 22:26:46   1429s] (I)      GCell multiplier  : 1
[12/07 22:26:46   1429s] (I)      GCell row height  : 3600
[12/07 22:26:46   1429s] (I)      Actual row height : 3600
[12/07 22:26:46   1429s] (I)      GCell align ref   : 4000 4000
[12/07 22:26:46   1429s] [NR-eGR] Track table information for default rule: 
[12/07 22:26:46   1429s] [NR-eGR] M1 has single uniform track structure
[12/07 22:26:46   1429s] [NR-eGR] M2 has single uniform track structure
[12/07 22:26:46   1429s] [NR-eGR] M3 has single uniform track structure
[12/07 22:26:46   1429s] [NR-eGR] M4 has single uniform track structure
[12/07 22:26:46   1429s] [NR-eGR] M5 has single uniform track structure
[12/07 22:26:46   1429s] [NR-eGR] M6 has single uniform track structure
[12/07 22:26:46   1429s] [NR-eGR] M7 has single uniform track structure
[12/07 22:26:46   1429s] [NR-eGR] M8 has single uniform track structure
[12/07 22:26:46   1429s] [NR-eGR] M9 has single uniform track structure
[12/07 22:26:46   1429s] [NR-eGR] AP has single uniform track structure
[12/07 22:26:46   1429s] (I)      ================= Default via =================
[12/07 22:26:46   1429s] (I)      +---+--------------------+--------------------+
[12/07 22:26:46   1429s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/07 22:26:46   1429s] (I)      +---+--------------------+--------------------+
[12/07 22:26:46   1429s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/07 22:26:46   1429s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/07 22:26:46   1429s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/07 22:26:46   1429s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/07 22:26:46   1429s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/07 22:26:46   1429s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/07 22:26:46   1429s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/07 22:26:46   1429s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/07 22:26:46   1429s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/07 22:26:46   1429s] (I)      +---+--------------------+--------------------+
[12/07 22:26:46   1429s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 22:26:47   1429s] [NR-eGR] Read 2100180 PG shapes
[12/07 22:26:47   1429s] [NR-eGR] Read 0 clock shapes
[12/07 22:26:47   1429s] [NR-eGR] Read 0 other shapes
[12/07 22:26:47   1429s] [NR-eGR] #Routing Blockages  : 0
[12/07 22:26:47   1429s] [NR-eGR] #Instance Blockages : 3792
[12/07 22:26:47   1429s] [NR-eGR] #PG Blockages       : 2100180
[12/07 22:26:47   1429s] [NR-eGR] #Halo Blockages     : 0
[12/07 22:26:47   1429s] [NR-eGR] #Boundary Blockages : 0
[12/07 22:26:47   1429s] [NR-eGR] #Clock Blockages    : 0
[12/07 22:26:47   1429s] [NR-eGR] #Other Blockages    : 0
[12/07 22:26:47   1429s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 22:26:47   1429s] [NR-eGR] Num Prerouted Nets = 1798  Num Prerouted Wires = 155087
[12/07 22:26:47   1429s] [NR-eGR] Read 109680 nets ( ignored 1798 )
[12/07 22:26:47   1429s] (I)      early_global_route_priority property id does not exist.
[12/07 22:26:47   1429s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=155087  Num CS=0
[12/07 22:26:47   1429s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 77889
[12/07 22:26:47   1429s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 68126
[12/07 22:26:47   1429s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 8936
[12/07 22:26:47   1429s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 39
[12/07 22:26:47   1430s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 40
[12/07 22:26:47   1430s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 47
[12/07 22:26:47   1430s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 10
[12/07 22:26:47   1430s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 22:26:47   1430s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 22:26:47   1430s] (I)      Number of ignored nets                =   1798
[12/07 22:26:47   1430s] (I)      Number of connected nets              =      0
[12/07 22:26:47   1430s] (I)      Number of fixed nets                  =   1798.  Ignored: Yes
[12/07 22:26:47   1430s] (I)      Number of clock nets                  =   1798.  Ignored: No
[12/07 22:26:47   1430s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 22:26:47   1430s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 22:26:47   1430s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 22:26:47   1430s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 22:26:47   1430s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 22:26:47   1430s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 22:26:47   1430s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 22:26:47   1430s] (I)      Ndr track 0 does not exist
[12/07 22:26:47   1430s] (I)      ---------------------Grid Graph Info--------------------
[12/07 22:26:47   1430s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 22:26:47   1430s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 22:26:47   1430s] (I)      Site width          :   400  (dbu)
[12/07 22:26:47   1430s] (I)      Row height          :  3600  (dbu)
[12/07 22:26:47   1430s] (I)      GCell row height    :  3600  (dbu)
[12/07 22:26:47   1430s] (I)      GCell width         :  3600  (dbu)
[12/07 22:26:47   1430s] (I)      GCell height        :  3600  (dbu)
[12/07 22:26:47   1430s] (I)      Grid                :   834   834    10
[12/07 22:26:47   1430s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 22:26:47   1430s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 22:26:47   1430s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 22:26:47   1430s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 22:26:47   1430s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 22:26:47   1430s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 22:26:47   1430s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 22:26:47   1430s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 22:26:47   1430s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 22:26:47   1430s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 22:26:47   1430s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 22:26:47   1430s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 22:26:47   1430s] (I)      --------------------------------------------------------
[12/07 22:26:47   1430s] 
[12/07 22:26:47   1430s] [NR-eGR] ============ Routing rule table ============
[12/07 22:26:47   1430s] [NR-eGR] Rule id: 1  Nets: 107882
[12/07 22:26:47   1430s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 22:26:47   1430s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 22:26:47   1430s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 22:26:47   1430s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:26:47   1430s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 22:26:47   1430s] [NR-eGR] ========================================
[12/07 22:26:47   1430s] [NR-eGR] 
[12/07 22:26:47   1430s] (I)      =============== Blocked Tracks ===============
[12/07 22:26:47   1430s] (I)      +-------+---------+----------+---------------+
[12/07 22:26:47   1430s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 22:26:47   1430s] (I)      +-------+---------+----------+---------------+
[12/07 22:26:47   1430s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 22:26:47   1430s] (I)      |     2 | 6255000 |  1886919 |        30.17% |
[12/07 22:26:47   1430s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 22:26:47   1430s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 22:26:47   1430s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 22:26:47   1430s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 22:26:47   1430s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 22:26:47   1430s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 22:26:47   1430s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 22:26:47   1430s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 22:26:47   1430s] (I)      +-------+---------+----------+---------------+
[12/07 22:26:47   1430s] (I)      Finished Import and model ( CPU: 1.42 sec, Real: 1.42 sec, Curr Mem: 3757.12 MB )
[12/07 22:26:47   1430s] (I)      Reset routing kernel
[12/07 22:26:47   1430s] (I)      Started Global Routing ( Curr Mem: 3757.12 MB )
[12/07 22:26:47   1430s] (I)      totalPins=404894  totalGlobalPin=400810 (98.99%)
[12/07 22:26:47   1430s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 22:26:47   1430s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 22:26:47   1430s] (I)      
[12/07 22:26:47   1430s] (I)      ============  Phase 1a Route ============
[12/07 22:26:47   1430s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:26:47   1430s] (I)      Usage: 211583 = (13380 H, 198203 V) = (0.21% H, 12.67% V) = (2.408e+04um H, 3.568e+05um V)
[12/07 22:26:47   1430s] (I)      
[12/07 22:26:47   1430s] (I)      ============  Phase 1b Route ============
[12/07 22:26:47   1430s] (I)      Usage: 211588 = (13385 H, 198203 V) = (0.21% H, 12.67% V) = (2.409e+04um H, 3.568e+05um V)
[12/07 22:26:47   1430s] (I)      Overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 3.808584e+05um
[12/07 22:26:47   1430s] (I)      
[12/07 22:26:47   1430s] (I)      ============  Phase 1c Route ============
[12/07 22:26:47   1430s] (I)      Level2 Grid: 167 x 167
[12/07 22:26:47   1430s] (I)      Usage: 211602 = (13399 H, 198203 V) = (0.21% H, 12.67% V) = (2.412e+04um H, 3.568e+05um V)
[12/07 22:26:47   1430s] (I)      
[12/07 22:26:47   1430s] (I)      ============  Phase 1d Route ============
[12/07 22:26:47   1430s] (I)      Usage: 211602 = (13399 H, 198203 V) = (0.21% H, 12.67% V) = (2.412e+04um H, 3.568e+05um V)
[12/07 22:26:47   1430s] (I)      
[12/07 22:26:47   1430s] (I)      ============  Phase 1e Route ============
[12/07 22:26:47   1430s] (I)      Usage: 211602 = (13399 H, 198203 V) = (0.21% H, 12.67% V) = (2.412e+04um H, 3.568e+05um V)
[12/07 22:26:47   1430s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.808836e+05um
[12/07 22:26:47   1430s] (I)      
[12/07 22:26:47   1430s] (I)      ============  Phase 1l Route ============
[12/07 22:26:48   1430s] (I)      total 2D Cap : 34335805 = (17412463 H, 16923342 V)
[12/07 22:26:48   1430s] [NR-eGR] Layer group 2: route 107290 net(s) in layer range [2, 10]
[12/07 22:26:48   1430s] (I)      
[12/07 22:26:48   1430s] (I)      ============  Phase 1a Route ============
[12/07 22:26:49   1431s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 22:26:49   1431s] (I)      Usage: 3532890 = (1809653 H, 1723237 V) = (10.39% H, 10.18% V) = (3.257e+06um H, 3.102e+06um V)
[12/07 22:26:49   1431s] (I)      
[12/07 22:26:49   1431s] (I)      ============  Phase 1b Route ============
[12/07 22:26:49   1432s] (I)      Usage: 3540511 = (1813675 H, 1726836 V) = (10.42% H, 10.20% V) = (3.265e+06um H, 3.108e+06um V)
[12/07 22:26:49   1432s] (I)      Overflow of layer group 2: 0.52% H + 0.42% V. EstWL: 6.372920e+06um
[12/07 22:26:49   1432s] (I)      Congestion metric : 0.52%H 0.42%V, 0.94%HV
[12/07 22:26:49   1432s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 22:26:49   1432s] (I)      
[12/07 22:26:49   1432s] (I)      ============  Phase 1c Route ============
[12/07 22:26:49   1432s] (I)      Level2 Grid: 167 x 167
[12/07 22:26:49   1432s] (I)      Usage: 3540526 = (1813667 H, 1726859 V) = (10.42% H, 10.20% V) = (3.265e+06um H, 3.108e+06um V)
[12/07 22:26:49   1432s] (I)      
[12/07 22:26:49   1432s] (I)      ============  Phase 1d Route ============
[12/07 22:26:51   1434s] (I)      Usage: 3548426 = (1817096 H, 1731330 V) = (10.44% H, 10.23% V) = (3.271e+06um H, 3.116e+06um V)
[12/07 22:26:51   1434s] (I)      
[12/07 22:26:51   1434s] (I)      ============  Phase 1e Route ============
[12/07 22:26:51   1434s] (I)      Usage: 3548426 = (1817096 H, 1731330 V) = (10.44% H, 10.23% V) = (3.271e+06um H, 3.116e+06um V)
[12/07 22:26:51   1434s] [NR-eGR] Early Global Route overflow of layer group 2: 0.50% H + 0.38% V. EstWL: 6.387167e+06um
[12/07 22:26:51   1434s] (I)      
[12/07 22:26:51   1434s] (I)      ============  Phase 1l Route ============
[12/07 22:26:53   1436s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 22:26:53   1436s] (I)      Layer  2:    5551819    819787      5082       68256     6184242    ( 1.09%) 
[12/07 22:26:53   1436s] (I)      Layer  3:    5717469   1006270      5710           0     6252498    ( 0.00%) 
[12/07 22:26:53   1436s] (I)      Layer  4:    5655432    784854      2178           0     6252498    ( 0.00%) 
[12/07 22:26:54   1436s] (I)      Layer  5:    4127728    304391      7375           0     6252498    ( 0.00%) 
[12/07 22:26:54   1436s] (I)      Layer  6:    4332235    395404     10750           0     6252498    ( 0.00%) 
[12/07 22:26:54   1436s] (I)      Layer  7:    6246667    885770      2295           0     6252498    ( 0.00%) 
[12/07 22:26:54   1436s] (I)      Layer  8:    1561875    289714       185           0     1563124    ( 0.00%) 
[12/07 22:26:54   1436s] (I)      Layer  9:    1561875     74318         0           0     1563124    ( 0.00%) 
[12/07 22:26:54   1436s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 22:26:54   1436s] (I)      Total:      34946690   4560508     33575      207584    40626035    ( 0.51%) 
[12/07 22:26:54   1436s] (I)      
[12/07 22:26:54   1436s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 22:26:54   1436s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/07 22:26:54   1436s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/07 22:26:54   1436s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[12/07 22:26:54   1436s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/07 22:26:54   1436s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:26:54   1436s] [NR-eGR]      M2 ( 2)      3146( 0.46%)       305( 0.04%)        16( 0.00%)         2( 0.00%)   ( 0.50%) 
[12/07 22:26:54   1436s] [NR-eGR]      M3 ( 3)      3517( 0.51%)       357( 0.05%)        20( 0.00%)         0( 0.00%)   ( 0.56%) 
[12/07 22:26:54   1436s] [NR-eGR]      M4 ( 4)      1559( 0.22%)        83( 0.01%)         3( 0.00%)         0( 0.00%)   ( 0.24%) 
[12/07 22:26:54   1436s] [NR-eGR]      M5 ( 5)      5390( 0.78%)       280( 0.04%)         3( 0.00%)         0( 0.00%)   ( 0.82%) 
[12/07 22:26:54   1436s] [NR-eGR]      M6 ( 6)      6683( 0.96%)       639( 0.09%)        27( 0.00%)         0( 0.00%)   ( 1.06%) 
[12/07 22:26:54   1436s] [NR-eGR]      M7 ( 7)      1266( 0.18%)       169( 0.02%)        19( 0.00%)         1( 0.00%)   ( 0.21%) 
[12/07 22:26:54   1436s] [NR-eGR]      M8 ( 8)       150( 0.02%)        11( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/07 22:26:54   1436s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:26:54   1436s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 22:26:54   1436s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/07 22:26:54   1436s] [NR-eGR]        Total     21711( 0.38%)      1844( 0.03%)        88( 0.00%)         3( 0.00%)   ( 0.41%) 
[12/07 22:26:54   1436s] [NR-eGR] 
[12/07 22:26:54   1436s] (I)      Finished Global Routing ( CPU: 6.34 sec, Real: 6.31 sec, Curr Mem: 3829.12 MB )
[12/07 22:26:54   1436s] (I)      total 2D Cap : 35022582 = (17696835 H, 17325747 V)
[12/07 22:26:54   1436s] [NR-eGR] Overflow after Early Global Route 0.07% H + 0.08% V
[12/07 22:26:54   1436s] (I)      ============= Track Assignment ============
[12/07 22:26:54   1436s] (I)      Started Track Assignment (1T) ( Curr Mem: 3829.12 MB )
[12/07 22:26:54   1436s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 22:26:54   1436s] (I)      Run Multi-thread track assignment
[12/07 22:26:56   1438s] (I)      Finished Track Assignment (1T) ( CPU: 1.93 sec, Real: 1.94 sec, Curr Mem: 3829.12 MB )
[12/07 22:26:56   1438s] (I)      Started Export ( Curr Mem: 3829.12 MB )
[12/07 22:26:57   1439s] [NR-eGR]             Length (um)     Vias 
[12/07 22:26:57   1439s] [NR-eGR] ---------------------------------
[12/07 22:26:57   1439s] [NR-eGR]  M1  (1H)            37   466612 
[12/07 22:26:57   1439s] [NR-eGR]  M2  (2V)       1001533   678415 
[12/07 22:26:57   1439s] [NR-eGR]  M3  (3H)       1359667   231290 
[12/07 22:26:57   1439s] [NR-eGR]  M4  (4V)       1113173   146691 
[12/07 22:26:57   1439s] [NR-eGR]  M5  (5H)        429001    91194 
[12/07 22:26:57   1439s] [NR-eGR]  M6  (6V)        645689    87720 
[12/07 22:26:57   1439s] [NR-eGR]  M7  (7H)       1550512    10307 
[12/07 22:26:57   1439s] [NR-eGR]  M8  (8V)        519566     2322 
[12/07 22:26:57   1439s] [NR-eGR]  M9  (9H)        133944        4 
[12/07 22:26:57   1439s] [NR-eGR]  AP  (10V)            2        0 
[12/07 22:26:57   1439s] [NR-eGR] ---------------------------------
[12/07 22:26:57   1439s] [NR-eGR]      Total      6753124  1714555 
[12/07 22:26:57   1439s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:26:57   1439s] [NR-eGR] Total half perimeter of net bounding box: 5467640um
[12/07 22:26:57   1439s] [NR-eGR] Total length: 6753124um, number of vias: 1714555
[12/07 22:26:57   1439s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:26:57   1439s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 22:26:57   1439s] [NR-eGR] --------------------------------------------------------------------------
[12/07 22:26:57   1439s] (I)      Finished Export ( CPU: 1.05 sec, Real: 1.05 sec, Curr Mem: 3829.12 MB )
[12/07 22:26:57   1439s] [NR-eGR] Finished Early Global Route kernel ( CPU: 11.05 sec, Real: 11.03 sec, Curr Mem: 3686.12 MB )
[12/07 22:26:57   1439s] (I)      ========================================== Runtime Summary ==========================================
[12/07 22:26:57   1439s] (I)       Step                                              %        Start       Finish       Real        CPU 
[12/07 22:26:57   1439s] (I)      -----------------------------------------------------------------------------------------------------
[12/07 22:26:57   1439s] (I)       Early Global Route kernel                   100.00%  1049.02 sec  1060.06 sec  11.03 sec  11.05 sec 
[12/07 22:26:57   1439s] (I)       +-Import and model                           12.90%  1049.03 sec  1050.45 sec   1.42 sec   1.42 sec 
[12/07 22:26:57   1439s] (I)       | +-Create place DB                           4.11%  1049.03 sec  1049.48 sec   0.45 sec   0.45 sec 
[12/07 22:26:57   1439s] (I)       | | +-Import place data                       4.11%  1049.03 sec  1049.48 sec   0.45 sec   0.45 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Read instances and placement          0.97%  1049.03 sec  1049.13 sec   0.11 sec   0.11 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Read nets                             3.13%  1049.13 sec  1049.48 sec   0.35 sec   0.35 sec 
[12/07 22:26:57   1439s] (I)       | +-Create route DB                           8.09%  1049.48 sec  1050.37 sec   0.89 sec   0.89 sec 
[12/07 22:26:57   1439s] (I)       | | +-Import route data (1T)                  8.08%  1049.48 sec  1050.37 sec   0.89 sec   0.89 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.19%  1049.52 sec  1049.76 sec   0.24 sec   0.24 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Read routing blockages              0.00%  1049.52 sec  1049.52 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Read instance blockages             0.16%  1049.52 sec  1049.54 sec   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Read PG blockages                   2.00%  1049.54 sec  1049.76 sec   0.22 sec   0.22 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Read clock blockages                0.00%  1049.76 sec  1049.76 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Read other blockages                0.00%  1049.76 sec  1049.76 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Read halo blockages                 0.02%  1049.76 sec  1049.76 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Read boundary cut boxes             0.00%  1049.76 sec  1049.76 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Read blackboxes                       0.00%  1049.76 sec  1049.76 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Read prerouted                        0.41%  1049.76 sec  1049.81 sec   0.05 sec   0.05 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Read unlegalized nets                 0.16%  1049.81 sec  1049.83 sec   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Read nets                             0.28%  1049.83 sec  1049.86 sec   0.03 sec   0.03 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Set up via pillars                    0.01%  1049.87 sec  1049.87 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Initialize 3D grid graph              0.16%  1049.88 sec  1049.90 sec   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Model blockage capacity               4.24%  1049.90 sec  1050.36 sec   0.47 sec   0.47 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Initialize 3D capacity              4.02%  1049.90 sec  1050.34 sec   0.44 sec   0.44 sec 
[12/07 22:26:57   1439s] (I)       | +-Read aux data                             0.00%  1050.37 sec  1050.37 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | +-Others data preparation                   0.10%  1050.37 sec  1050.38 sec   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)       | +-Create route kernel                       0.46%  1050.38 sec  1050.43 sec   0.05 sec   0.05 sec 
[12/07 22:26:57   1439s] (I)       +-Global Routing                             57.17%  1050.45 sec  1056.76 sec   6.31 sec   6.34 sec 
[12/07 22:26:57   1439s] (I)       | +-Initialization                            0.50%  1050.45 sec  1050.51 sec   0.06 sec   0.06 sec 
[12/07 22:26:57   1439s] (I)       | +-Net group 1                               1.33%  1050.51 sec  1050.66 sec   0.15 sec   0.15 sec 
[12/07 22:26:57   1439s] (I)       | | +-Generate topology                       0.00%  1050.51 sec  1050.51 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1a                                0.23%  1050.54 sec  1050.57 sec   0.03 sec   0.03 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Pattern routing (1T)                  0.14%  1050.54 sec  1050.56 sec   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.09%  1050.56 sec  1050.57 sec   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1b                                0.08%  1050.57 sec  1050.57 sec   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Monotonic routing (1T)                0.07%  1050.57 sec  1050.57 sec   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1c                                0.19%  1050.57 sec  1050.60 sec   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Two level Routing                     0.19%  1050.57 sec  1050.60 sec   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Two Level Routing (Regular)         0.10%  1050.58 sec  1050.59 sec   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1050.59 sec  1050.60 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1d                                0.07%  1050.60 sec  1050.60 sec   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Detoured routing (1T)                 0.07%  1050.60 sec  1050.60 sec   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1e                                0.02%  1050.60 sec  1050.61 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Route legalization                    0.00%  1050.60 sec  1050.60 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1l                                0.45%  1050.61 sec  1050.66 sec   0.05 sec   0.05 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Layer assignment (1T)                 0.45%  1050.61 sec  1050.66 sec   0.05 sec   0.05 sec 
[12/07 22:26:57   1439s] (I)       | +-Net group 2                              53.89%  1050.66 sec  1056.60 sec   5.94 sec   5.98 sec 
[12/07 22:26:57   1439s] (I)       | | +-Generate topology                       1.43%  1050.66 sec  1050.81 sec   0.16 sec   0.16 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1a                                7.66%  1050.89 sec  1051.74 sec   0.85 sec   0.84 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Pattern routing (1T)                  6.16%  1050.89 sec  1051.57 sec   0.68 sec   0.68 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.96%  1051.58 sec  1051.68 sec   0.11 sec   0.11 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Add via demand to 2D                  0.52%  1051.68 sec  1051.74 sec   0.06 sec   0.06 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1b                                6.28%  1051.74 sec  1052.43 sec   0.69 sec   0.69 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Monotonic routing (1T)                6.25%  1051.74 sec  1052.43 sec   0.69 sec   0.69 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1c                                1.79%  1052.43 sec  1052.63 sec   0.20 sec   0.20 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Two level Routing                     1.79%  1052.43 sec  1052.63 sec   0.20 sec   0.20 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Two Level Routing (Regular)         1.65%  1052.44 sec  1052.62 sec   0.18 sec   0.18 sec 
[12/07 22:26:57   1439s] (I)       | | | | +-Two Level Routing (Strong)          0.10%  1052.62 sec  1052.63 sec   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1d                               15.77%  1052.63 sec  1054.37 sec   1.74 sec   1.74 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Detoured routing (1T)                15.77%  1052.63 sec  1054.37 sec   1.74 sec   1.74 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1e                                0.02%  1054.37 sec  1054.37 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Route legalization                    0.00%  1054.37 sec  1054.37 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       | | +-Phase 1l                               20.21%  1054.37 sec  1056.60 sec   2.23 sec   2.27 sec 
[12/07 22:26:57   1439s] (I)       | | | +-Layer assignment (1T)                19.71%  1054.43 sec  1056.60 sec   2.17 sec   2.21 sec 
[12/07 22:26:57   1439s] (I)       | +-Clean cong LA                             0.00%  1056.60 sec  1056.60 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       +-Export 3D cong map                          1.89%  1056.76 sec  1056.97 sec   0.21 sec   0.21 sec 
[12/07 22:26:57   1439s] (I)       | +-Export 2D cong map                        0.15%  1056.95 sec  1056.97 sec   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)       +-Extract Global 3D Wires                     0.51%  1056.97 sec  1057.03 sec   0.06 sec   0.06 sec 
[12/07 22:26:57   1439s] (I)       +-Track Assignment (1T)                      17.55%  1057.03 sec  1058.96 sec   1.94 sec   1.93 sec 
[12/07 22:26:57   1439s] (I)       | +-Initialization                            0.05%  1057.03 sec  1057.03 sec   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)       | +-Track Assignment Kernel                  17.24%  1057.03 sec  1058.93 sec   1.90 sec   1.90 sec 
[12/07 22:26:57   1439s] (I)       | +-Free Memory                               0.00%  1058.96 sec  1058.96 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       +-Export                                      9.56%  1058.96 sec  1060.02 sec   1.05 sec   1.05 sec 
[12/07 22:26:57   1439s] (I)       | +-Export DB wires                           5.21%  1058.96 sec  1059.54 sec   0.57 sec   0.57 sec 
[12/07 22:26:57   1439s] (I)       | | +-Export all nets                         3.97%  1058.99 sec  1059.43 sec   0.44 sec   0.44 sec 
[12/07 22:26:57   1439s] (I)       | | +-Set wire vias                           1.00%  1059.43 sec  1059.54 sec   0.11 sec   0.11 sec 
[12/07 22:26:57   1439s] (I)       | +-Report wirelength                         2.16%  1059.54 sec  1059.78 sec   0.24 sec   0.24 sec 
[12/07 22:26:57   1439s] (I)       | +-Update net boxes                          2.18%  1059.78 sec  1060.02 sec   0.24 sec   0.24 sec 
[12/07 22:26:57   1439s] (I)       | +-Update timing                             0.00%  1060.02 sec  1060.02 sec   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)       +-Postprocess design                          0.10%  1060.02 sec  1060.03 sec   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)      ======================== Summary by functions =========================
[12/07 22:26:57   1439s] (I)       Lv  Step                                      %       Real        CPU 
[12/07 22:26:57   1439s] (I)      -----------------------------------------------------------------------
[12/07 22:26:57   1439s] (I)        0  Early Global Route kernel           100.00%  11.03 sec  11.05 sec 
[12/07 22:26:57   1439s] (I)        1  Global Routing                       57.17%   6.31 sec   6.34 sec 
[12/07 22:26:57   1439s] (I)        1  Track Assignment (1T)                17.55%   1.94 sec   1.93 sec 
[12/07 22:26:57   1439s] (I)        1  Import and model                     12.90%   1.42 sec   1.42 sec 
[12/07 22:26:57   1439s] (I)        1  Export                                9.56%   1.05 sec   1.05 sec 
[12/07 22:26:57   1439s] (I)        1  Export 3D cong map                    1.89%   0.21 sec   0.21 sec 
[12/07 22:26:57   1439s] (I)        1  Extract Global 3D Wires               0.51%   0.06 sec   0.06 sec 
[12/07 22:26:57   1439s] (I)        1  Postprocess design                    0.10%   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)        2  Net group 2                          53.89%   5.94 sec   5.98 sec 
[12/07 22:26:57   1439s] (I)        2  Track Assignment Kernel              17.24%   1.90 sec   1.90 sec 
[12/07 22:26:57   1439s] (I)        2  Create route DB                       8.09%   0.89 sec   0.89 sec 
[12/07 22:26:57   1439s] (I)        2  Export DB wires                       5.21%   0.57 sec   0.57 sec 
[12/07 22:26:57   1439s] (I)        2  Create place DB                       4.11%   0.45 sec   0.45 sec 
[12/07 22:26:57   1439s] (I)        2  Update net boxes                      2.18%   0.24 sec   0.24 sec 
[12/07 22:26:57   1439s] (I)        2  Report wirelength                     2.16%   0.24 sec   0.24 sec 
[12/07 22:26:57   1439s] (I)        2  Net group 1                           1.33%   0.15 sec   0.15 sec 
[12/07 22:26:57   1439s] (I)        2  Initialization                        0.55%   0.06 sec   0.06 sec 
[12/07 22:26:57   1439s] (I)        2  Create route kernel                   0.46%   0.05 sec   0.05 sec 
[12/07 22:26:57   1439s] (I)        2  Export 2D cong map                    0.15%   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)        2  Others data preparation               0.10%   0.01 sec   0.01 sec 
[12/07 22:26:57   1439s] (I)        2  Free Memory                           0.00%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        2  Clean cong LA                         0.00%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        2  Update timing                         0.00%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        2  Read aux data                         0.00%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        3  Phase 1l                             20.66%   2.28 sec   2.32 sec 
[12/07 22:26:57   1439s] (I)        3  Phase 1d                             15.85%   1.75 sec   1.74 sec 
[12/07 22:26:57   1439s] (I)        3  Import route data (1T)                8.08%   0.89 sec   0.89 sec 
[12/07 22:26:57   1439s] (I)        3  Phase 1a                              7.89%   0.87 sec   0.87 sec 
[12/07 22:26:57   1439s] (I)        3  Phase 1b                              6.36%   0.70 sec   0.70 sec 
[12/07 22:26:57   1439s] (I)        3  Import place data                     4.11%   0.45 sec   0.45 sec 
[12/07 22:26:57   1439s] (I)        3  Export all nets                       3.97%   0.44 sec   0.44 sec 
[12/07 22:26:57   1439s] (I)        3  Phase 1c                              1.98%   0.22 sec   0.22 sec 
[12/07 22:26:57   1439s] (I)        3  Generate topology                     1.43%   0.16 sec   0.16 sec 
[12/07 22:26:57   1439s] (I)        3  Set wire vias                         1.00%   0.11 sec   0.11 sec 
[12/07 22:26:57   1439s] (I)        3  Phase 1e                              0.04%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        4  Layer assignment (1T)                20.17%   2.22 sec   2.26 sec 
[12/07 22:26:57   1439s] (I)        4  Detoured routing (1T)                15.84%   1.75 sec   1.74 sec 
[12/07 22:26:57   1439s] (I)        4  Monotonic routing (1T)                6.31%   0.70 sec   0.70 sec 
[12/07 22:26:57   1439s] (I)        4  Pattern routing (1T)                  6.29%   0.69 sec   0.69 sec 
[12/07 22:26:57   1439s] (I)        4  Model blockage capacity               4.24%   0.47 sec   0.47 sec 
[12/07 22:26:57   1439s] (I)        4  Read nets                             3.42%   0.38 sec   0.38 sec 
[12/07 22:26:57   1439s] (I)        4  Read blockages ( Layer 2-10 )         2.19%   0.24 sec   0.24 sec 
[12/07 22:26:57   1439s] (I)        4  Two level Routing                     1.98%   0.22 sec   0.22 sec 
[12/07 22:26:57   1439s] (I)        4  Pattern Routing Avoiding Blockages    1.05%   0.12 sec   0.12 sec 
[12/07 22:26:57   1439s] (I)        4  Read instances and placement          0.97%   0.11 sec   0.11 sec 
[12/07 22:26:57   1439s] (I)        4  Add via demand to 2D                  0.52%   0.06 sec   0.06 sec 
[12/07 22:26:57   1439s] (I)        4  Read prerouted                        0.41%   0.05 sec   0.05 sec 
[12/07 22:26:57   1439s] (I)        4  Initialize 3D grid graph              0.16%   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)        4  Read unlegalized nets                 0.16%   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)        4  Set up via pillars                    0.01%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        4  Read blackboxes                       0.00%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        4  Route legalization                    0.00%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        5  Initialize 3D capacity                4.02%   0.44 sec   0.44 sec 
[12/07 22:26:57   1439s] (I)        5  Read PG blockages                     2.00%   0.22 sec   0.22 sec 
[12/07 22:26:57   1439s] (I)        5  Two Level Routing (Regular)           1.75%   0.19 sec   0.19 sec 
[12/07 22:26:57   1439s] (I)        5  Read instance blockages               0.16%   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)        5  Two Level Routing (Strong)            0.14%   0.02 sec   0.02 sec 
[12/07 22:26:57   1439s] (I)        5  Read halo blockages                   0.02%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        5  Read clock blockages                  0.00%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        5  Read other blockages                  0.00%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        5  Read routing blockages                0.00%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s] (I)        5  Read boundary cut boxes               0.00%   0.00 sec   0.00 sec 
[12/07 22:26:57   1439s]       Route Remaining Unrouted Nets done. (took cpu=0:00:11.1 real=0:00:11.1)
[12/07 22:26:57   1439s]     Routing using NR in eGR->NR Step done.
[12/07 22:26:57   1440s] Net route status summary:
[12/07 22:26:57   1440s]   Clock:      1798 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1798, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:26:57   1440s]   Non-clock: 131957 (unrouted=24075, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24074, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:26:57   1440s] 
[12/07 22:26:57   1440s] CCOPT: Done with clock implementation routing.
[12/07 22:26:57   1440s] 
[12/07 22:26:57   1440s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:05:26 real=0:05:27)
[12/07 22:26:57   1440s]   Clock implementation routing done.
[12/07 22:26:57   1440s]   Leaving CCOpt scope - extractRC...
[12/07 22:26:57   1440s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/07 22:26:57   1440s] Extraction called for design 'torus_credit_D_W32' of instances=108415 and nets=133755 using extraction engine 'preRoute' .
[12/07 22:26:57   1440s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 22:26:57   1440s] Type 'man IMPEXT-3530' for more detail.
[12/07 22:26:57   1440s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/07 22:26:57   1440s] RC Extraction called in multi-corner(1) mode.
[12/07 22:26:57   1440s] RCMode: PreRoute
[12/07 22:26:57   1440s]       RC Corner Indexes            0   
[12/07 22:26:57   1440s] Capacitance Scaling Factor   : 1.00000 
[12/07 22:26:57   1440s] Resistance Scaling Factor    : 1.00000 
[12/07 22:26:57   1440s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 22:26:57   1440s] Clock Res. Scaling Factor    : 1.00000 
[12/07 22:26:57   1440s] Shrink Factor                : 1.00000
[12/07 22:26:57   1440s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 22:26:57   1440s] Using capacitance table file ...
[12/07 22:26:57   1440s] 
[12/07 22:26:57   1440s] Trim Metal Layers:
[12/07 22:26:58   1440s] LayerId::1 widthSet size::4
[12/07 22:26:58   1440s] LayerId::2 widthSet size::4
[12/07 22:26:58   1440s] LayerId::3 widthSet size::4
[12/07 22:26:58   1440s] LayerId::4 widthSet size::4
[12/07 22:26:58   1440s] LayerId::5 widthSet size::4
[12/07 22:26:58   1440s] LayerId::6 widthSet size::4
[12/07 22:26:58   1440s] LayerId::7 widthSet size::4
[12/07 22:26:58   1440s] LayerId::8 widthSet size::4
[12/07 22:26:58   1440s] LayerId::9 widthSet size::4
[12/07 22:26:58   1440s] LayerId::10 widthSet size::2
[12/07 22:26:58   1440s] Updating RC grid for preRoute extraction ...
[12/07 22:26:58   1440s] eee: pegSigSF::1.070000
[12/07 22:26:58   1440s] Initializing multi-corner capacitance tables ... 
[12/07 22:26:58   1440s] Initializing multi-corner resistance tables ...
[12/07 22:26:58   1440s] eee: l::1 avDens::0.110537 usedTrk::70006.922241 availTrk::633337.285314 sigTrk::70006.922241
[12/07 22:26:58   1440s] eee: l::2 avDens::0.195101 usedTrk::55912.087826 availTrk::286580.334084 sigTrk::55912.087826
[12/07 22:26:58   1440s] eee: l::3 avDens::0.205611 usedTrk::75814.966694 availTrk::368730.000000 sigTrk::75814.966694
[12/07 22:26:58   1440s] eee: l::4 avDens::0.214097 usedTrk::62103.138393 availTrk::290070.000000 sigTrk::62103.138393
[12/07 22:26:58   1440s] eee: l::5 avDens::0.039370 usedTrk::25001.422237 availTrk::635040.000000 sigTrk::25001.422237
[12/07 22:26:58   1440s] eee: l::6 avDens::0.058643 usedTrk::37240.491962 availTrk::635040.000000 sigTrk::37240.491962
[12/07 22:26:58   1440s] eee: l::7 avDens::0.231771 usedTrk::86253.722185 availTrk::372150.000000 sigTrk::86253.722185
[12/07 22:26:58   1440s] eee: l::8 avDens::0.270020 usedTrk::29022.455561 availTrk::107482.500000 sigTrk::29022.455561
[12/07 22:26:58   1440s] eee: l::9 avDens::0.174466 usedTrk::7442.738893 availTrk::42660.000000 sigTrk::7442.738893
[12/07 22:26:58   1440s] eee: l::10 avDens::0.016049 usedTrk::0.088889 availTrk::5.538462 sigTrk::0.088889
[12/07 22:26:58   1440s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:26:58   1440s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.372898 uaWl=0.941330 uaWlH=0.605080 aWlH=0.058670 lMod=0 pMax=0.907900 pMod=78 wcR=0.693800 newSi=0.002600 wHLS=1.861346 siPrev=0 viaL=0.000000 crit=0.084564 shortMod=0.422819 fMod=0.021141 
[12/07 22:26:59   1441s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 3585.121M)
[12/07 22:26:59   1441s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/07 22:26:59   1441s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/07 22:26:59   1441s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 22:26:59   1441s] End AAE Lib Interpolated Model. (MEM=3585.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:27:00   1443s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/07 22:27:01   1443s]   Clock DAG stats after routing clock trees:
[12/07 22:27:01   1443s]     cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:27:01   1443s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:27:01   1443s]     misc counts      : r=1, pp=0
[12/07 22:27:01   1443s]     cell areas       : b=5433.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5433.120um^2
[12/07 22:27:01   1443s]     cell capacitance : b=3.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.071pF
[12/07 22:27:01   1443s]     sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:27:01   1443s]     wire capacitance : top=0.000pF, trunk=4.113pF, leaf=32.109pF, total=36.222pF
[12/07 22:27:01   1443s]     wire lengths     : top=0.000um, trunk=31899.000um, leaf=224710.400um, total=256609.400um
[12/07 22:27:01   1443s]     hp wire lengths  : top=0.000um, trunk=26868.600um, leaf=81883.600um, total=108752.200um
[12/07 22:27:01   1443s]   Clock DAG net violations after routing clock trees:
[12/07 22:27:01   1443s]     Remaining Transition : {count=293, worst=[0.011ns, 0.010ns, 0.010ns, 0.010ns, 0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.009ns, 0.009ns, ...]} avg=0.003ns sd=0.002ns sum=0.979ns
[12/07 22:27:01   1443s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/07 22:27:01   1443s]     Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.135ns {282 <= 0.080ns, 70 <= 0.106ns, 28 <= 0.120ns, 8 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:01   1443s]     Leaf  : target=0.133ns count=1407 avg=0.119ns sd=0.021ns min=0.071ns max=0.144ns {204 <= 0.080ns, 68 <= 0.106ns, 122 <= 0.120ns, 291 <= 0.126ns, 430 <= 0.133ns} {262 <= 0.140ns, 30 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:01   1443s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/07 22:27:01   1443s]      Bufs: CKBD4: 1554 CKBD2: 67 CKBD1: 176 
[12/07 22:27:01   1444s]   Clock DAG hash after routing clock trees: 17950775336638023460 14012709949461798589
[12/07 22:27:01   1444s]   CTS services accumulated run-time stats after routing clock trees:
[12/07 22:27:01   1444s]     delay calculator: calls=273884, total_wall_time=8.404s, mean_wall_time=0.031ms
[12/07 22:27:01   1444s]     legalizer: calls=166802, total_wall_time=3.569s, mean_wall_time=0.021ms
[12/07 22:27:01   1444s]     steiner router: calls=177781, total_wall_time=39.379s, mean_wall_time=0.222ms
[12/07 22:27:02   1444s]   Primary reporting skew groups after routing clock trees:
[12/07 22:27:02   1444s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.737, avg=0.703, sd=0.016], skew [0.065 vs 0.058*], 98.7% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.725 gs=0.072)
[12/07 22:27:02   1444s]         min path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[7][4]/CP
[12/07 22:27:02   1444s]         max path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[19][20]/CP
[12/07 22:27:02   1445s]   Skew group summary after routing clock trees:
[12/07 22:27:02   1445s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.737, avg=0.703, sd=0.016], skew [0.065 vs 0.058*], 98.7% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.725 gs=0.072)
[12/07 22:27:02   1445s]   CCOpt::Phase::Routing done. (took cpu=0:05:32 real=0:05:32)
[12/07 22:27:02   1445s]   CCOpt::Phase::PostConditioning...
[12/07 22:27:02   1445s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 22:27:02   1445s] OPERPROF: Starting DPlace-Init at level 1, MEM:3632.8M, EPOCH TIME: 1733628422.683291
[12/07 22:27:02   1445s] Processing tracks to init pin-track alignment.
[12/07 22:27:02   1445s] z: 2, totalTracks: 1
[12/07 22:27:02   1445s] z: 4, totalTracks: 1
[12/07 22:27:02   1445s] z: 6, totalTracks: 1
[12/07 22:27:02   1445s] z: 8, totalTracks: 1
[12/07 22:27:02   1445s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:27:02   1445s] All LLGs are deleted
[12/07 22:27:02   1445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:02   1445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:02   1445s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3632.8M, EPOCH TIME: 1733628422.739880
[12/07 22:27:02   1445s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3632.8M, EPOCH TIME: 1733628422.740334
[12/07 22:27:02   1445s] # Building torus_credit_D_W32 llgBox search-tree.
[12/07 22:27:02   1445s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:27:02   1445s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3632.8M, EPOCH TIME: 1733628422.766089
[12/07 22:27:02   1445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:02   1445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:02   1445s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3632.8M, EPOCH TIME: 1733628422.768952
[12/07 22:27:02   1445s] Max number of tech site patterns supported in site array is 256.
[12/07 22:27:02   1445s] Core basic site is core
[12/07 22:27:02   1445s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:27:02   1445s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3632.8M, EPOCH TIME: 1733628422.789977
[12/07 22:27:02   1445s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 22:27:02   1445s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 22:27:02   1445s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.172, REAL:0.172, MEM:3632.8M, EPOCH TIME: 1733628422.962033
[12/07 22:27:02   1445s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 22:27:02   1445s] SiteArray: use 31,911,936 bytes
[12/07 22:27:02   1445s] SiteArray: current memory after site array memory allocation 3663.2M
[12/07 22:27:02   1445s] SiteArray: FP blocked sites are writable
[12/07 22:27:03   1445s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 22:27:03   1445s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3663.2M, EPOCH TIME: 1733628423.032495
[12/07 22:27:04   1447s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.584, REAL:1.586, MEM:3663.2M, EPOCH TIME: 1733628424.618279
[12/07 22:27:04   1447s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 22:27:04   1447s] Atter site array init, number of instance map data is 0.
[12/07 22:27:04   1447s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.905, REAL:1.908, MEM:3663.2M, EPOCH TIME: 1733628424.676764
[12/07 22:27:04   1447s] 
[12/07 22:27:04   1447s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:27:04   1447s] OPERPROF:     Starting CMU at level 3, MEM:3663.2M, EPOCH TIME: 1733628424.803994
[12/07 22:27:04   1447s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3663.2M, EPOCH TIME: 1733628424.810351
[12/07 22:27:04   1447s] 
[12/07 22:27:04   1447s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:27:04   1447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.059, REAL:2.062, MEM:3663.2M, EPOCH TIME: 1733628424.828266
[12/07 22:27:04   1447s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3663.2M, EPOCH TIME: 1733628424.828324
[12/07 22:27:04   1447s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3679.2M, EPOCH TIME: 1733628424.829450
[12/07 22:27:04   1447s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=3679.2MB).
[12/07 22:27:04   1447s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.166, REAL:2.169, MEM:3679.2M, EPOCH TIME: 1733628424.852513
[12/07 22:27:04   1447s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/07 22:27:04   1447s]   Removing CTS place status from clock tree and sinks.
[12/07 22:27:04   1447s]   Removed CTS place status from 1797 clock cells (out of 1799 ) and 0 clock sinks (out of 0 ).
[12/07 22:27:04   1447s]   Legalizer reserving space for clock trees
[12/07 22:27:04   1447s]   PostConditioning...
[12/07 22:27:04   1447s]     PostConditioning active optimizations:
[12/07 22:27:04   1447s]      - DRV fixing with initial upsizing, sizing and buffering
[12/07 22:27:04   1447s]      - Skew fixing with sizing
[12/07 22:27:04   1447s]     
[12/07 22:27:04   1447s]     Currently running CTS, using active skew data
[12/07 22:27:04   1447s]     Reset bufferability constraints...
[12/07 22:27:04   1447s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/07 22:27:04   1447s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 22:27:04   1447s]     PostConditioning Upsizing To Fix DRVs...
[12/07 22:27:05   1447s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 17950775336638023460 14012709949461798589
[12/07 22:27:05   1447s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/07 22:27:05   1447s]         delay calculator: calls=273884, total_wall_time=8.404s, mean_wall_time=0.031ms
[12/07 22:27:05   1447s]         legalizer: calls=168599, total_wall_time=3.594s, mean_wall_time=0.021ms
[12/07 22:27:05   1447s]         steiner router: calls=177781, total_wall_time=39.379s, mean_wall_time=0.222ms
[12/07 22:27:05   1447s]       Fixing clock tree DRVs with upsizing: .End AAE Lib Interpolated Model. (MEM=3669.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:27:05   1447s] ..20% ...40% ...60% ...80% ...100% 
[12/07 22:27:06   1448s]       CCOpt-PostConditioning: considered: 1798, tested: 1798, violation detected: 293, violation ignored (due to small violation): 0, cannot run: 0, attempted: 293, unsuccessful: 0, sized: 17
[12/07 22:27:06   1448s]       
[12/07 22:27:06   1448s]       Statistics: Fix DRVs (initial upsizing):
[12/07 22:27:06   1448s]       ========================================
[12/07 22:27:06   1448s]       
[12/07 22:27:06   1448s]       Cell changes by Net Type:
[12/07 22:27:06   1448s]       
[12/07 22:27:06   1448s]       --------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:06   1448s]       Net Type    Attempted            Upsized            Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 22:27:06   1448s]       --------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:06   1448s]       top                0                    0                  0            0                    0                  0
[12/07 22:27:06   1448s]       trunk              1 [0.3%]             0                  0            0                    0 (0.0%)           1 (100.0%)
[12/07 22:27:06   1448s]       leaf             292 [99.7%]           17 (5.8%)           0            0                   17 (5.8%)         275 (94.2%)
[12/07 22:27:06   1448s]       --------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:06   1448s]       Total            293 [100.0%]          17 (5.8%)           0            0                   17 (5.8%)         276 (94.2%)
[12/07 22:27:06   1448s]       --------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:06   1448s]       
[12/07 22:27:06   1448s]       Upsized: 17, Downsized: 0, Sized but same area: 0, Unchanged: 276, Area change: 18.360um^2 (0.338%)
[12/07 22:27:06   1448s]       Max. move: 2.546um (ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_csf_buf_01467 and 25 others), Min. move: 0.000um, Avg. move: 0.018um
[12/07 22:27:06   1448s]       
[12/07 22:27:06   1449s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/07 22:27:06   1449s]         cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:27:06   1449s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:27:06   1449s]         misc counts      : r=1, pp=0
[12/07 22:27:06   1449s]         cell areas       : b=5451.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5451.480um^2
[12/07 22:27:06   1449s]         cell capacitance : b=3.085pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.085pF
[12/07 22:27:06   1449s]         sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:27:06   1449s]         wire capacitance : top=0.000pF, trunk=4.113pF, leaf=32.109pF, total=36.222pF
[12/07 22:27:06   1449s]         wire lengths     : top=0.000um, trunk=31899.000um, leaf=224710.400um, total=256609.400um
[12/07 22:27:06   1449s]         hp wire lengths  : top=0.000um, trunk=26874.000um, leaf=81883.600um, total=108757.600um
[12/07 22:27:06   1449s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/07 22:27:06   1449s]         Remaining Transition : {count=276, worst=[0.011ns, 0.010ns, 0.010ns, 0.010ns, 0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, ...]} avg=0.003ns sd=0.002ns sum=0.899ns
[12/07 22:27:06   1449s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/07 22:27:06   1449s]         Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.135ns {282 <= 0.080ns, 70 <= 0.106ns, 28 <= 0.120ns, 8 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:06   1449s]         Leaf  : target=0.133ns count=1407 avg=0.118ns sd=0.021ns min=0.070ns max=0.144ns {221 <= 0.080ns, 68 <= 0.106ns, 122 <= 0.120ns, 291 <= 0.126ns, 430 <= 0.133ns} {249 <= 0.140ns, 26 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:06   1449s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/07 22:27:06   1449s]          Bufs: CKBD4: 1571 CKBD2: 50 CKBD1: 176 
[12/07 22:27:06   1449s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 8347749043379740985 15482063925062418832
[12/07 22:27:06   1449s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/07 22:27:06   1449s]         delay calculator: calls=276039, total_wall_time=8.442s, mean_wall_time=0.031ms
[12/07 22:27:06   1449s]         legalizer: calls=168914, total_wall_time=3.607s, mean_wall_time=0.021ms
[12/07 22:27:06   1449s]         steiner router: calls=179515, total_wall_time=39.389s, mean_wall_time=0.219ms
[12/07 22:27:06   1449s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/07 22:27:06   1449s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.735], skew [0.064 vs 0.058*]
[12/07 22:27:06   1449s]             min path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[7][4]/CP
[12/07 22:27:06   1449s]             max path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[21][35]/CP
[12/07 22:27:06   1449s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/07 22:27:06   1449s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.735], skew [0.064 vs 0.058*]
[12/07 22:27:06   1449s]       Legalizer API calls during this step: 315 succeeded with high effort: 315 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:27:06   1449s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/07 22:27:06   1449s]     Recomputing CTS skew targets...
[12/07 22:27:06   1449s]     Resolving skew group constraints...
[12/07 22:27:12   1454s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 22:27:12   1454s]     Resolving skew group constraints done.
[12/07 22:27:12   1454s]     Recomputing CTS skew targets done. (took cpu=0:00:05.5 real=0:00:05.5)
[12/07 22:27:12   1454s]     PostConditioning Fixing DRVs...
[12/07 22:27:12   1454s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 8347749043379740985 15482063925062418832
[12/07 22:27:12   1454s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/07 22:27:12   1454s]         delay calculator: calls=276039, total_wall_time=8.442s, mean_wall_time=0.031ms
[12/07 22:27:12   1454s]         legalizer: calls=168914, total_wall_time=3.607s, mean_wall_time=0.021ms
[12/07 22:27:12   1454s]         steiner router: calls=179515, total_wall_time=39.389s, mean_wall_time=0.219ms
[12/07 22:27:12   1454s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 22:27:16   1458s]       CCOpt-PostConditioning: considered: 1798, tested: 1798, violation detected: 276, violation ignored (due to small violation): 0, cannot run: 0, attempted: 276, unsuccessful: 0, sized: 0
[12/07 22:27:16   1458s]       
[12/07 22:27:16   1458s]       Statistics: Fix DRVs (cell sizing):
[12/07 22:27:16   1458s]       ===================================
[12/07 22:27:16   1458s]       
[12/07 22:27:16   1458s]       Cell changes by Net Type:
[12/07 22:27:16   1458s]       
[12/07 22:27:16   1458s]       -------------------------------------------------------------------------------------------------------------------
[12/07 22:27:16   1458s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 22:27:16   1458s]       -------------------------------------------------------------------------------------------------------------------
[12/07 22:27:16   1458s]       top                0                    0           0            0                    0                  0
[12/07 22:27:16   1458s]       trunk              1 [0.4%]             0           0            0                    0 (0.0%)           1 (100.0%)
[12/07 22:27:16   1458s]       leaf             275 [99.6%]            0           0            0                    0 (0.0%)         275 (100.0%)
[12/07 22:27:16   1458s]       -------------------------------------------------------------------------------------------------------------------
[12/07 22:27:16   1458s]       Total            276 [100.0%]           0           0            0                    0 (0.0%)         276 (100.0%)
[12/07 22:27:16   1458s]       -------------------------------------------------------------------------------------------------------------------
[12/07 22:27:16   1458s]       
[12/07 22:27:16   1458s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 276, Area change: 0.000um^2 (0.000%)
[12/07 22:27:16   1458s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 22:27:16   1458s]       
[12/07 22:27:16   1459s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/07 22:27:16   1459s]         cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
[12/07 22:27:16   1459s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:27:16   1459s]         misc counts      : r=1, pp=0
[12/07 22:27:16   1459s]         cell areas       : b=5451.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5451.480um^2
[12/07 22:27:16   1459s]         cell capacitance : b=3.085pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.085pF
[12/07 22:27:16   1459s]         sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:27:16   1459s]         wire capacitance : top=0.000pF, trunk=4.113pF, leaf=32.109pF, total=36.222pF
[12/07 22:27:16   1459s]         wire lengths     : top=0.000um, trunk=31899.000um, leaf=224710.400um, total=256609.400um
[12/07 22:27:16   1459s]         hp wire lengths  : top=0.000um, trunk=26874.000um, leaf=81883.600um, total=108757.600um
[12/07 22:27:16   1459s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/07 22:27:16   1459s]         Remaining Transition : {count=276, worst=[0.011ns, 0.010ns, 0.010ns, 0.010ns, 0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, ...]} avg=0.003ns sd=0.002ns sum=0.899ns
[12/07 22:27:16   1459s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/07 22:27:16   1459s]         Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.135ns {282 <= 0.080ns, 70 <= 0.106ns, 28 <= 0.120ns, 8 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:16   1459s]         Leaf  : target=0.133ns count=1407 avg=0.118ns sd=0.021ns min=0.070ns max=0.144ns {221 <= 0.080ns, 68 <= 0.106ns, 122 <= 0.120ns, 291 <= 0.126ns, 430 <= 0.133ns} {249 <= 0.140ns, 26 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:16   1459s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/07 22:27:16   1459s]          Bufs: CKBD4: 1571 CKBD2: 50 CKBD1: 176 
[12/07 22:27:16   1459s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 8347749043379740985 15482063925062418832
[12/07 22:27:16   1459s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/07 22:27:16   1459s]         delay calculator: calls=282010, total_wall_time=8.651s, mean_wall_time=0.031ms
[12/07 22:27:16   1459s]         legalizer: calls=169622, total_wall_time=3.628s, mean_wall_time=0.021ms
[12/07 22:27:16   1459s]         steiner router: calls=179515, total_wall_time=39.389s, mean_wall_time=0.219ms
[12/07 22:27:16   1459s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/07 22:27:16   1459s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.735], skew [0.064 vs 0.058*]
[12/07 22:27:17   1459s]             min path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[7][4]/CP
[12/07 22:27:17   1459s]             max path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[21][35]/CP
[12/07 22:27:17   1459s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/07 22:27:17   1459s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.735], skew [0.064 vs 0.058*]
[12/07 22:27:17   1459s]       Legalizer API calls during this step: 708 succeeded with high effort: 708 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:27:17   1459s]     PostConditioning Fixing DRVs done. (took cpu=0:00:04.6 real=0:00:04.6)
[12/07 22:27:17   1459s]     Buffering to fix DRVs...
[12/07 22:27:17   1459s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/07 22:27:17   1459s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 22:27:24   1466s]     Inserted 234 buffers and inverters.
[12/07 22:27:24   1466s]     success count. Default: 0, QS: 8, QD: 97, FS: 31, MQS: 1
[12/07 22:27:24   1466s]     CCOpt-PostConditioning: nets considered: 1798, nets tested: 1798, nets violation detected: 276, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 276, nets unsuccessful: 139, buffered: 137
[12/07 22:27:24   1466s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/07 22:27:24   1466s]       cell counts      : b=2031, i=0, icg=0, dcg=0, l=0, total=2031
[12/07 22:27:24   1466s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:27:24   1466s]       misc counts      : r=1, pp=0
[12/07 22:27:24   1466s]       cell areas       : b=5985.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5985.000um^2
[12/07 22:27:24   1466s]       cell capacitance : b=3.388pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.388pF
[12/07 22:27:24   1466s]       sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:27:24   1466s]       wire capacitance : top=0.000pF, trunk=4.323pF, leaf=32.156pF, total=36.479pF
[12/07 22:27:24   1466s]       wire lengths     : top=0.000um, trunk=32531.000um, leaf=224078.400um, total=256609.400um
[12/07 22:27:24   1466s]       hp wire lengths  : top=0.000um, trunk=28143.000um, leaf=84083.200um, total=112226.200um
[12/07 22:27:24   1466s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/07 22:27:24   1466s]       Remaining Transition : {count=140, worst=[0.011ns, 0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.007ns, ...]} avg=0.003ns sd=0.002ns sum=0.488ns
[12/07 22:27:24   1466s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/07 22:27:24   1466s]       Trunk : target=0.133ns count=497 avg=0.058ns sd=0.029ns min=0.009ns max=0.135ns {388 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:24   1466s]       Leaf  : target=0.133ns count=1535 avg=0.111ns sd=0.026ns min=0.019ns max=0.144ns {334 <= 0.080ns, 146 <= 0.106ns, 142 <= 0.120ns, 304 <= 0.126ns, 470 <= 0.133ns} {121 <= 0.140ns, 18 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:24   1466s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/07 22:27:24   1466s]        Bufs: CKBD4: 1659 CKBD2: 103 CKBD1: 269 
[12/07 22:27:24   1467s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 900616271476175597 5166727298584355728
[12/07 22:27:24   1467s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/07 22:27:24   1467s]       delay calculator: calls=292676, total_wall_time=8.938s, mean_wall_time=0.031ms
[12/07 22:27:24   1467s]       legalizer: calls=171414, total_wall_time=3.691s, mean_wall_time=0.022ms
[12/07 22:27:24   1467s]       steiner router: calls=179820, total_wall_time=39.392s, mean_wall_time=0.219ms
[12/07 22:27:24   1467s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/07 22:27:24   1467s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.6% {0.676, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.108)
[12/07 22:27:25   1467s]           min path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[20][13]/CP
[12/07 22:27:25   1467s]           max path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[0][10]/CP
[12/07 22:27:25   1467s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/07 22:27:25   1467s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.6% {0.676, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.108)
[12/07 22:27:25   1467s]     Buffering to fix DRVs done. (took cpu=0:00:08.2 real=0:00:08.2)
[12/07 22:27:25   1467s]     
[12/07 22:27:25   1467s]     Slew Diagnostics: After DRV fixing
[12/07 22:27:25   1467s]     ==================================
[12/07 22:27:25   1467s]     
[12/07 22:27:25   1467s]     Global Causes:
[12/07 22:27:25   1467s]     
[12/07 22:27:25   1467s]     -----
[12/07 22:27:25   1467s]     Cause
[12/07 22:27:25   1467s]     -----
[12/07 22:27:25   1467s]       (empty table)
[12/07 22:27:25   1467s]     -----
[12/07 22:27:25   1467s]     
[12/07 22:27:25   1467s]     Top 5 overslews:
[12/07 22:27:25   1467s]     
[12/07 22:27:25   1467s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:25   1467s]     Overslew    Causes                                     Driving Pin
[12/07 22:27:25   1467s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:25   1467s]     0.011ns     1. Inst already optimally sized (CKBD4)    ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01182/Z
[12/07 22:27:25   1467s]        -        2. Route buffering full search disabled                                              -
[12/07 22:27:25   1467s]     0.010ns     1. Inst already optimally sized (CKBD4)    ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00494/Z
[12/07 22:27:25   1467s]        -        2. Route buffering full search disabled                                              -
[12/07 22:27:25   1467s]     0.009ns     1. Inst already optimally sized (CKBD4)    ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00495/Z
[12/07 22:27:25   1467s]        -        2. Skew would be damaged                                                             -
[12/07 22:27:25   1467s]     0.009ns     1. Inst already optimally sized (CKBD4)    ys[1].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00689/Z
[12/07 22:27:25   1467s]        -        2. Skew would be damaged                                                             -
[12/07 22:27:25   1467s]     0.008ns     1. Inst already optimally sized (CKBD4)    ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00387/Z
[12/07 22:27:25   1467s]        -        2. Route buffering full search disabled                                              -
[12/07 22:27:25   1467s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:25   1467s]     
[12/07 22:27:25   1467s]     Slew diagnostics counts from the 140 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/07 22:27:25   1467s]     
[12/07 22:27:25   1467s]     --------------------------------------------------
[12/07 22:27:25   1467s]     Cause                                   Occurences
[12/07 22:27:25   1467s]     --------------------------------------------------
[12/07 22:27:25   1467s]     Inst already optimally sized               139
[12/07 22:27:25   1467s]     Skew would be damaged                      112
[12/07 22:27:25   1467s]     Route buffering full search disabled        27
[12/07 22:27:25   1467s]     --------------------------------------------------
[12/07 22:27:25   1467s]     
[12/07 22:27:25   1467s]     Violation diagnostics counts from the 140 nodes that have violations:
[12/07 22:27:25   1467s]     
[12/07 22:27:25   1467s]     --------------------------------------------------
[12/07 22:27:25   1467s]     Cause                                   Occurences
[12/07 22:27:25   1467s]     --------------------------------------------------
[12/07 22:27:25   1467s]     Inst already optimally sized               139
[12/07 22:27:25   1467s]     Skew would be damaged                      112
[12/07 22:27:25   1467s]     Route buffering full search disabled        27
[12/07 22:27:25   1467s]     --------------------------------------------------
[12/07 22:27:25   1467s]     
[12/07 22:27:25   1467s]     PostConditioning Fixing Skew by cell sizing...
[12/07 22:27:25   1467s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 900616271476175597 5166727298584355728
[12/07 22:27:25   1467s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/07 22:27:25   1467s]         delay calculator: calls=292676, total_wall_time=8.938s, mean_wall_time=0.031ms
[12/07 22:27:25   1467s]         legalizer: calls=171414, total_wall_time=3.691s, mean_wall_time=0.022ms
[12/07 22:27:25   1467s]         steiner router: calls=179820, total_wall_time=39.392s, mean_wall_time=0.219ms
[12/07 22:27:25   1467s]       Path optimization required 9 stage delay updates 
[12/07 22:27:25   1467s]       Resized 0 clock insts to decrease delay.
[12/07 22:27:25   1467s]       Fixing short paths with downsize only
[12/07 22:27:25   1467s]       Path optimization required 0 stage delay updates 
[12/07 22:27:25   1467s]       Resized 0 clock insts to increase delay.
[12/07 22:27:25   1467s]       
[12/07 22:27:25   1467s]       Statistics: Fix Skew (cell sizing):
[12/07 22:27:25   1467s]       ===================================
[12/07 22:27:25   1467s]       
[12/07 22:27:25   1467s]       Cell changes by Net Type:
[12/07 22:27:25   1467s]       
[12/07 22:27:25   1467s]       -------------------------------------------------------------------------------------------------------------------
[12/07 22:27:25   1467s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 22:27:25   1467s]       -------------------------------------------------------------------------------------------------------------------
[12/07 22:27:25   1467s]       top                0                    0           0            0                    0                  0
[12/07 22:27:25   1467s]       trunk              7 [77.8%]            0           0            0                    0 (0.0%)           7 (100.0%)
[12/07 22:27:25   1467s]       leaf               2 [22.2%]            0           0            0                    0 (0.0%)           2 (100.0%)
[12/07 22:27:25   1467s]       -------------------------------------------------------------------------------------------------------------------
[12/07 22:27:25   1467s]       Total              9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
[12/07 22:27:25   1467s]       -------------------------------------------------------------------------------------------------------------------
[12/07 22:27:25   1467s]       
[12/07 22:27:25   1467s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 0.000um^2 (0.000%)
[12/07 22:27:25   1467s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 22:27:25   1467s]       
[12/07 22:27:26   1468s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/07 22:27:26   1468s]         cell counts      : b=2031, i=0, icg=0, dcg=0, l=0, total=2031
[12/07 22:27:26   1468s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:27:26   1468s]         misc counts      : r=1, pp=0
[12/07 22:27:26   1468s]         cell areas       : b=5985.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5985.000um^2
[12/07 22:27:26   1468s]         cell capacitance : b=3.388pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.388pF
[12/07 22:27:26   1468s]         sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:27:26   1468s]         wire capacitance : top=0.000pF, trunk=4.323pF, leaf=32.156pF, total=36.479pF
[12/07 22:27:26   1468s]         wire lengths     : top=0.000um, trunk=32531.000um, leaf=224078.400um, total=256609.400um
[12/07 22:27:26   1468s]         hp wire lengths  : top=0.000um, trunk=28143.000um, leaf=84083.200um, total=112226.200um
[12/07 22:27:26   1468s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/07 22:27:26   1468s]         Remaining Transition : {count=140, worst=[0.011ns, 0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.007ns, ...]} avg=0.003ns sd=0.002ns sum=0.488ns
[12/07 22:27:26   1468s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/07 22:27:26   1468s]         Trunk : target=0.133ns count=497 avg=0.058ns sd=0.029ns min=0.009ns max=0.135ns {388 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:26   1468s]         Leaf  : target=0.133ns count=1535 avg=0.111ns sd=0.026ns min=0.019ns max=0.144ns {334 <= 0.080ns, 146 <= 0.106ns, 142 <= 0.120ns, 304 <= 0.126ns, 470 <= 0.133ns} {121 <= 0.140ns, 18 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:26   1468s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/07 22:27:26   1468s]          Bufs: CKBD4: 1659 CKBD2: 103 CKBD1: 269 
[12/07 22:27:26   1468s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 900616271476175597 5166727298584355728
[12/07 22:27:26   1468s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/07 22:27:26   1468s]         delay calculator: calls=292783, total_wall_time=8.940s, mean_wall_time=0.031ms
[12/07 22:27:26   1468s]         legalizer: calls=171416, total_wall_time=3.691s, mean_wall_time=0.022ms
[12/07 22:27:26   1468s]         steiner router: calls=179850, total_wall_time=39.392s, mean_wall_time=0.219ms
[12/07 22:27:26   1468s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/07 22:27:26   1468s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.6% {0.676, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.108)
[12/07 22:27:26   1468s]             min path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[20][13]/CP
[12/07 22:27:26   1468s]             max path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[0][10]/CP
[12/07 22:27:26   1468s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/07 22:27:26   1468s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.6% {0.676, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.108)
[12/07 22:27:26   1468s]       Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 22:27:26   1468s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/07 22:27:26   1469s]     Reconnecting optimized routes...
[12/07 22:27:26   1469s]     Reset timing graph...
[12/07 22:27:26   1469s] Ignoring AAE DB Resetting ...
[12/07 22:27:26   1469s]     Reset timing graph done.
[12/07 22:27:27   1469s]     Reconnecting optimized routes done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/07 22:27:27   1469s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/07 22:27:27   1469s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3672.8M, EPOCH TIME: 1733628447.323575
[12/07 22:27:27   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:58160).
[12/07 22:27:27   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:27   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:27   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:27   1470s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.314, REAL:0.315, MEM:3631.8M, EPOCH TIME: 1733628447.638387
[12/07 22:27:27   1470s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 22:27:27   1470s]     Leaving CCOpt scope - ClockRefiner...
[12/07 22:27:27   1470s]     Assigned high priority to 234 instances.
[12/07 22:27:27   1470s]     Soft fixed 2031 clock instances.
[12/07 22:27:27   1470s]     Performing Single Pass Refine Place.
[12/07 22:27:27   1470s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/07 22:27:27   1470s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3631.8M, EPOCH TIME: 1733628447.702099
[12/07 22:27:27   1470s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3631.8M, EPOCH TIME: 1733628447.702189
[12/07 22:27:27   1470s] Processing tracks to init pin-track alignment.
[12/07 22:27:27   1470s] z: 2, totalTracks: 1
[12/07 22:27:27   1470s] z: 4, totalTracks: 1
[12/07 22:27:27   1470s] z: 6, totalTracks: 1
[12/07 22:27:27   1470s] z: 8, totalTracks: 1
[12/07 22:27:27   1470s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:27:27   1470s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:27:27   1470s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3631.8M, EPOCH TIME: 1733628447.781131
[12/07 22:27:27   1470s] Info: 2031 insts are soft-fixed.
[12/07 22:27:27   1470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:27   1470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:27   1470s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:27:27   1470s] 
[12/07 22:27:27   1470s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:27:27   1470s] OPERPROF:       Starting CMU at level 4, MEM:3631.8M, EPOCH TIME: 1733628447.869577
[12/07 22:27:27   1470s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3631.8M, EPOCH TIME: 1733628447.875361
[12/07 22:27:27   1470s] 
[12/07 22:27:27   1470s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:27:27   1470s] Info: 2031 insts are soft-fixed.
[12/07 22:27:27   1470s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.115, REAL:0.116, MEM:3631.8M, EPOCH TIME: 1733628447.897122
[12/07 22:27:27   1470s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3631.8M, EPOCH TIME: 1733628447.897174
[12/07 22:27:27   1470s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:3631.8M, EPOCH TIME: 1733628447.897781
[12/07 22:27:27   1470s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3631.8MB).
[12/07 22:27:27   1470s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.224, REAL:0.224, MEM:3631.8M, EPOCH TIME: 1733628447.926575
[12/07 22:27:27   1470s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.224, REAL:0.225, MEM:3631.8M, EPOCH TIME: 1733628447.926603
[12/07 22:27:27   1470s] TDRefine: refinePlace mode is spiral
[12/07 22:27:27   1470s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.5
[12/07 22:27:27   1470s] OPERPROF: Starting RefinePlace at level 1, MEM:3631.8M, EPOCH TIME: 1733628447.926677
[12/07 22:27:27   1470s] *** Starting refinePlace (0:24:30 mem=3631.8M) ***
[12/07 22:27:27   1470s] Total net bbox length = 5.471e+06 (2.817e+06 2.654e+06) (ext = 1.535e+04)
[12/07 22:27:27   1470s] 
[12/07 22:27:27   1470s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:27:28   1470s] Info: 2031 insts are soft-fixed.
[12/07 22:27:28   1470s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:27:28   1470s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:27:28   1470s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:27:28   1470s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:27:28   1470s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:27:28   1470s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3631.8M, EPOCH TIME: 1733628448.140040
[12/07 22:27:28   1470s] Starting refinePlace ...
[12/07 22:27:28   1470s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:27:28   1470s] One DDP V2 for no tweak run.
[12/07 22:27:28   1470s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:27:28   1470s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3651.8M, EPOCH TIME: 1733628448.448567
[12/07 22:27:28   1470s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:27:28   1470s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3651.8M, EPOCH TIME: 1733628448.448656
[12/07 22:27:28   1470s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3651.8M, EPOCH TIME: 1733628448.460905
[12/07 22:27:28   1470s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3651.8M, EPOCH TIME: 1733628448.460986
[12/07 22:27:28   1470s] DDP markSite nrRow 831 nrJob 831
[12/07 22:27:28   1470s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:3651.8M, EPOCH TIME: 1733628448.480831
[12/07 22:27:28   1470s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:3651.8M, EPOCH TIME: 1733628448.480926
[12/07 22:27:28   1470s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3666.4M, EPOCH TIME: 1733628448.543699
[12/07 22:27:28   1470s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3666.4M, EPOCH TIME: 1733628448.543765
[12/07 22:27:28   1470s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3666.4M, EPOCH TIME: 1733628448.554152
[12/07 22:27:28   1470s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3666.4M, EPOCH TIME: 1733628448.554215
[12/07 22:27:28   1471s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.101, REAL:0.101, MEM:3666.4M, EPOCH TIME: 1733628448.655705
[12/07 22:27:28   1471s] ** Cut row section cpu time 0:00:00.1.
[12/07 22:27:28   1471s]  ** Cut row section real time 0:00:00.0.
[12/07 22:27:28   1471s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.103, REAL:0.103, MEM:3666.4M, EPOCH TIME: 1733628448.656978
[12/07 22:27:30   1473s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 22:27:30   1473s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:02.0, mem=3666.4MB) @(0:24:31 - 0:24:33).
[12/07 22:27:30   1473s] Move report: preRPlace moves 12216 insts, mean move: 1.00 um, max move: 8.00 um 
[12/07 22:27:30   1473s] 	Max move on inst (ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[5][4]): (273.40, 245.00) --> (270.80, 250.40)
[12/07 22:27:30   1473s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/07 22:27:30   1473s] wireLenOptFixPriorityInst 58160 inst fixed
[12/07 22:27:31   1473s] 
[12/07 22:27:31   1473s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 22:27:35   1477s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 22:27:35   1477s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 22:27:35   1477s] Move report: legalization moves 770 insts, mean move: 5.71 um, max move: 76.60 um spiral
[12/07 22:27:35   1477s] 	Max move on inst (ys[2].xs[0].torus_switch_xy/xbar_gen[15].xbar_inst): (278.52, 1411.40) --> (283.12, 1483.40)
[12/07 22:27:35   1477s] [CPU] RefinePlace/Spiral (cpu=0:00:02.0, real=0:00:03.0)
[12/07 22:27:35   1477s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 22:27:35   1477s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:05.0, mem=3634.4MB) @(0:24:33 - 0:24:38).
[12/07 22:27:35   1477s] Move report: Detail placement moves 12585 insts, mean move: 1.29 um, max move: 76.60 um 
[12/07 22:27:35   1477s] 	Max move on inst (ys[2].xs[0].torus_switch_xy/xbar_gen[15].xbar_inst): (278.52, 1411.40) --> (283.12, 1483.40)
[12/07 22:27:35   1477s] 	Runtime: CPU: 0:00:07.4 REAL: 0:00:07.0 MEM: 3634.4MB
[12/07 22:27:35   1477s] Statistics of distance of Instance movement in refine placement:
[12/07 22:27:35   1477s]   maximum (X+Y) =        76.60 um
[12/07 22:27:35   1477s]   inst (ys[2].xs[0].torus_switch_xy/xbar_gen[15].xbar_inst) with max move: (278.52, 1411.4) -> (283.12, 1483.4)
[12/07 22:27:35   1477s]   mean    (X+Y) =         1.29 um
[12/07 22:27:35   1477s] Summary Report:
[12/07 22:27:35   1477s] Instances move: 12585 (out of 108649 movable)
[12/07 22:27:35   1477s] Instances flipped: 0
[12/07 22:27:35   1477s] Mean displacement: 1.29 um
[12/07 22:27:35   1477s] Max displacement: 76.60 um (Instance: ys[2].xs[0].torus_switch_xy/xbar_gen[15].xbar_inst) (278.52, 1411.4) -> (283.12, 1483.4)
[12/07 22:27:35   1477s] 	Length: 28 sites, height: 2 rows, site name: core, cell type: torus_xbar_1b
[12/07 22:27:35   1477s] Total instances moved : 12585
[12/07 22:27:35   1477s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.462, REAL:7.485, MEM:3634.4M, EPOCH TIME: 1733628455.625421
[12/07 22:27:35   1478s] Total net bbox length = 5.480e+06 (2.823e+06 2.657e+06) (ext = 1.535e+04)
[12/07 22:27:35   1478s] Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 3634.4MB
[12/07 22:27:35   1478s] [CPU] RefinePlace/total (cpu=0:00:07.7, real=0:00:08.0, mem=3634.4MB) @(0:24:30 - 0:24:38).
[12/07 22:27:35   1478s] *** Finished refinePlace (0:24:38 mem=3634.4M) ***
[12/07 22:27:35   1478s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.5
[12/07 22:27:35   1478s] OPERPROF: Finished RefinePlace at level 1, CPU:7.719, REAL:7.742, MEM:3634.4M, EPOCH TIME: 1733628455.668851
[12/07 22:27:35   1478s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3634.4M, EPOCH TIME: 1733628455.668888
[12/07 22:27:35   1478s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:110489).
[12/07 22:27:35   1478s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:36   1478s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:36   1478s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:27:36   1478s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.356, REAL:0.356, MEM:3599.4M, EPOCH TIME: 1733628456.025288
[12/07 22:27:36   1478s]     ClockRefiner summary
[12/07 22:27:36   1478s]     All clock instances: Moved 7144, flipped 932 and cell swapped 0 (out of a total of 60191).
[12/07 22:27:36   1478s]     The largest move was 8 um for ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[5][4].
[12/07 22:27:36   1478s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2031).
[12/07 22:27:36   1478s]     Clock sinks: Moved 7144, flipped 932 and cell swapped 0 (out of a total of 58160).
[12/07 22:27:36   1478s]     The largest move was 8 um for ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[5][4].
[12/07 22:27:36   1478s]     Restoring pStatusCts on 2031 clock instances.
[12/07 22:27:36   1478s]     Revert refine place priority changes on 0 instances.
[12/07 22:27:36   1478s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.4 real=0:00:08.4)
[12/07 22:27:36   1478s]     Set dirty flag on 12836 instances, 7646 nets
[12/07 22:27:36   1478s]   PostConditioning done.
[12/07 22:27:36   1478s] Net route status summary:
[12/07 22:27:36   1478s]   Clock:      2032 (unrouted=0, trialRouted=0, noStatus=4, routed=0, fixed=2028, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:27:36   1478s]   Non-clock: 131843 (unrouted=23961, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23960, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 22:27:36   1478s]   Update timing and DAG stats after post-conditioning...
[12/07 22:27:36   1478s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 22:27:36   1478s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 22:27:36   1478s] End AAE Lib Interpolated Model. (MEM=3599.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:27:38   1480s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/07 22:27:38   1481s]   Clock DAG stats after post-conditioning:
[12/07 22:27:38   1481s]     cell counts      : b=2031, i=0, icg=0, dcg=0, l=0, total=2031
[12/07 22:27:38   1481s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:27:38   1481s]     misc counts      : r=1, pp=0
[12/07 22:27:38   1481s]     cell areas       : b=5985.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5985.000um^2
[12/07 22:27:38   1481s]     cell capacitance : b=3.388pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.388pF
[12/07 22:27:38   1481s]     sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:27:38   1481s]     wire capacitance : top=0.000pF, trunk=4.330pF, leaf=32.163pF, total=36.493pF
[12/07 22:27:38   1481s]     wire lengths     : top=0.000um, trunk=33402.010um, leaf=225071.925um, total=258473.935um
[12/07 22:27:38   1481s]     hp wire lengths  : top=0.000um, trunk=28143.000um, leaf=84296.700um, total=112439.700um
[12/07 22:27:38   1481s]   Clock DAG net violations after post-conditioning:
[12/07 22:27:38   1481s]     Remaining Transition : {count=140, worst=[0.011ns, 0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.007ns, ...]} avg=0.003ns sd=0.002ns sum=0.488ns
[12/07 22:27:38   1481s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/07 22:27:38   1481s]     Trunk : target=0.133ns count=497 avg=0.058ns sd=0.029ns min=0.009ns max=0.135ns {388 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:38   1481s]     Leaf  : target=0.133ns count=1535 avg=0.111ns sd=0.026ns min=0.019ns max=0.144ns {334 <= 0.080ns, 146 <= 0.106ns, 142 <= 0.120ns, 304 <= 0.126ns, 470 <= 0.133ns} {121 <= 0.140ns, 18 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:38   1481s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/07 22:27:38   1481s]      Bufs: CKBD4: 1659 CKBD2: 103 CKBD1: 269 
[12/07 22:27:38   1481s]   Clock DAG hash after post-conditioning: 13296383067955446489 1499258990836215172
[12/07 22:27:38   1481s]   CTS services accumulated run-time stats after post-conditioning:
[12/07 22:27:38   1481s]     delay calculator: calls=294815, total_wall_time=9.005s, mean_wall_time=0.031ms
[12/07 22:27:38   1481s]     legalizer: calls=171416, total_wall_time=3.691s, mean_wall_time=0.022ms
[12/07 22:27:38   1481s]     steiner router: calls=179851, total_wall_time=39.392s, mean_wall_time=0.219ms
[12/07 22:27:39   1481s]   Primary reporting skew groups after post-conditioning:
[12/07 22:27:39   1481s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.5% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.109)
[12/07 22:27:39   1482s]         min path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[22][8]/CP
[12/07 22:27:39   1482s]         max path sink: ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[0][5]/CP
[12/07 22:27:39   1482s]   Skew group summary after post-conditioning:
[12/07 22:27:39   1482s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.5% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.109)
[12/07 22:27:39   1482s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:37.2 real=0:00:37.3)
[12/07 22:27:39   1482s]   Setting CTS place status to fixed for clock tree and sinks.
[12/07 22:27:39   1482s]   numClockCells = 2033, numClockCellsFixed = 2033, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/07 22:27:39   1482s]   Post-balance tidy up or trial balance steps...
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   Clock DAG stats at end of CTS:
[12/07 22:27:40   1482s]   ==============================
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   ----------------------------------------------------------
[12/07 22:27:40   1482s]   Cell type                 Count    Area        Capacitance
[12/07 22:27:40   1482s]   ----------------------------------------------------------
[12/07 22:27:40   1482s]   Buffers                   2031     5985.000       3.388
[12/07 22:27:40   1482s]   Inverters                    0        0.000       0.000
[12/07 22:27:40   1482s]   Integrated Clock Gates       0        0.000       0.000
[12/07 22:27:40   1482s]   Discrete Clock Gates         0        0.000       0.000
[12/07 22:27:40   1482s]   Clock Logic                  0        0.000       0.000
[12/07 22:27:40   1482s]   All                       2031     5985.000       3.388
[12/07 22:27:40   1482s]   ----------------------------------------------------------
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   Clock DAG sink counts at end of CTS:
[12/07 22:27:40   1482s]   ====================================
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   -------------------------
[12/07 22:27:40   1482s]   Sink type           Count
[12/07 22:27:40   1482s]   -------------------------
[12/07 22:27:40   1482s]   Regular             58160
[12/07 22:27:40   1482s]   Enable Latch            0
[12/07 22:27:40   1482s]   Load Capacitance        0
[12/07 22:27:40   1482s]   Antenna Diode           0
[12/07 22:27:40   1482s]   Node Sink               0
[12/07 22:27:40   1482s]   Total               58160
[12/07 22:27:40   1482s]   -------------------------
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   Clock DAG wire lengths at end of CTS:
[12/07 22:27:40   1482s]   =====================================
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   --------------------
[12/07 22:27:40   1482s]   Type     Wire Length
[12/07 22:27:40   1482s]   --------------------
[12/07 22:27:40   1482s]   Top           0.000
[12/07 22:27:40   1482s]   Trunk     33402.010
[12/07 22:27:40   1482s]   Leaf     225071.925
[12/07 22:27:40   1482s]   Total    258473.935
[12/07 22:27:40   1482s]   --------------------
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   Clock DAG hp wire lengths at end of CTS:
[12/07 22:27:40   1482s]   ========================================
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   -----------------------
[12/07 22:27:40   1482s]   Type     hp Wire Length
[12/07 22:27:40   1482s]   -----------------------
[12/07 22:27:40   1482s]   Top             0.000
[12/07 22:27:40   1482s]   Trunk       28143.000
[12/07 22:27:40   1482s]   Leaf        84296.700
[12/07 22:27:40   1482s]   Total      112439.700
[12/07 22:27:40   1482s]   -----------------------
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   Clock DAG capacitances at end of CTS:
[12/07 22:27:40   1482s]   =====================================
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   -----------------------------------
[12/07 22:27:40   1482s]   Type     Gate      Wire      Total
[12/07 22:27:40   1482s]   -----------------------------------
[12/07 22:27:40   1482s]   Top       0.000     0.000     0.000
[12/07 22:27:40   1482s]   Trunk     3.332     4.330     7.662
[12/07 22:27:40   1482s]   Leaf     42.018    32.163    74.181
[12/07 22:27:40   1482s]   Total    45.350    36.493    81.843
[12/07 22:27:40   1482s]   -----------------------------------
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   Clock DAG sink capacitances at end of CTS:
[12/07 22:27:40   1482s]   ==========================================
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   ------------------------------------------------
[12/07 22:27:40   1482s]   Total     Average    Std. Dev.    Min      Max
[12/07 22:27:40   1482s]   ------------------------------------------------
[12/07 22:27:40   1482s]   41.962     0.001       0.000      0.001    0.001
[12/07 22:27:40   1482s]   ------------------------------------------------
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   Clock DAG net violations at end of CTS:
[12/07 22:27:40   1482s]   =======================================
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:40   1482s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/07 22:27:40   1482s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:40   1482s]   Remaining Transition    ns        140      0.003       0.002      0.488    [0.011, 0.010, 0.009, 0.009, 0.008, 0.008, 0.008, 0.008, 0.007, 0.007, ...]
[12/07 22:27:40   1482s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/07 22:27:40   1482s]   ====================================================================
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:40   1482s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                        Over Target
[12/07 22:27:40   1482s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:40   1482s]   Trunk       0.133      497      0.058       0.029      0.009    0.135    {388 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns}          {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:40   1482s]   Leaf        0.133     1535      0.111       0.026      0.019    0.144    {334 <= 0.080ns, 146 <= 0.106ns, 142 <= 0.120ns, 304 <= 0.126ns, 470 <= 0.133ns}    {121 <= 0.140ns, 18 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:27:40   1482s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   Clock DAG library cell distribution at end of CTS:
[12/07 22:27:40   1482s]   ==================================================
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   --------------------------------------
[12/07 22:27:40   1482s]   Name     Type      Inst     Inst Area 
[12/07 22:27:40   1482s]                      Count    (um^2)
[12/07 22:27:40   1482s]   --------------------------------------
[12/07 22:27:40   1482s]   CKBD4    buffer    1659      5375.160
[12/07 22:27:40   1482s]   CKBD2    buffer     103       222.480
[12/07 22:27:40   1482s]   CKBD1    buffer     269       387.360
[12/07 22:27:40   1482s]   --------------------------------------
[12/07 22:27:40   1482s]   
[12/07 22:27:40   1482s]   Clock DAG hash at end of CTS: 13296383067955446489 1499258990836215172
[12/07 22:27:40   1482s]   CTS services accumulated run-time stats at end of CTS:
[12/07 22:27:40   1482s]     delay calculator: calls=294815, total_wall_time=9.005s, mean_wall_time=0.031ms
[12/07 22:27:40   1482s]     legalizer: calls=171416, total_wall_time=3.691s, mean_wall_time=0.022ms
[12/07 22:27:40   1482s]     steiner router: calls=179851, total_wall_time=39.392s, mean_wall_time=0.219ms
[12/07 22:27:40   1483s]   
[12/07 22:27:40   1483s]   Primary reporting skew groups summary at end of CTS:
[12/07 22:27:40   1483s]   ====================================================
[12/07 22:27:40   1483s]   
[12/07 22:27:40   1483s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:40   1483s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/07 22:27:40   1483s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:40   1483s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.645     0.743     0.097      0.058*         0.020           0.002           0.705        0.019     92.5% {0.675, 0.734}
[12/07 22:27:40   1483s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:40   1483s]   
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   Skew group summary at end of CTS:
[12/07 22:27:41   1483s]   =================================
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:41   1483s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/07 22:27:41   1483s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.645     0.743     0.097      0.058*         0.020           0.002           0.705        0.019     92.5% {0.675, 0.734}
[12/07 22:27:41   1483s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   Min/max skew group path pins for unmet skew targets:
[12/07 22:27:41   1483s]   ====================================================
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:41   1483s]   Half-corner                        Skew Group                         Min/Max    Delay    Pin
[12/07 22:27:41   1483s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Min        0.645    ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[22][8]/CP
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Max        0.743    ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[0][5]/CP
[12/07 22:27:41   1483s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   Found a total of 6843 clock tree pins with a slew violation.
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   Slew violation summary across all clock trees - Top 10 violating pins:
[12/07 22:27:41   1483s]   ======================================================================
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   Target and measured clock slews (in ns):
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:41   1483s]   Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/07 22:27:41   1483s]                                    amount     target  achieved  touch  net?   source         
[12/07 22:27:41   1483s]                                                                 net?                         
[12/07 22:27:41   1483s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][26]/CP
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][22]/CP
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][9]/CP
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][3]/CP
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][2]/CP
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][1]/CP
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][26]/CP
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][26]/CP
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][22]/CP
[12/07 22:27:41   1483s]   delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01182/Z
[12/07 22:27:41   1483s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   Target sources:
[12/07 22:27:41   1483s]   auto extracted - target was extracted from SDC.
[12/07 22:27:41   1483s]   auto computed - target was computed when balancing trees.
[12/07 22:27:41   1483s]   explicit - target is explicitly set via target_max_trans property.
[12/07 22:27:41   1483s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/07 22:27:41   1483s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/07 22:27:41   1483s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/07 22:27:41   1483s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/07 22:27:41   1483s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   
[12/07 22:27:41   1483s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/07 22:27:41   1483s] Synthesizing clock trees done.
[12/07 22:27:41   1483s] Tidy Up And Update Timing...
[12/07 22:27:41   1484s] External - Set all clocks to propagated mode...
[12/07 22:27:41   1484s] Innovus updating I/O latencies
[12/07 22:27:49   1491s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 22:27:49   1491s] #################################################################################
[12/07 22:27:49   1491s] # Design Stage: PreRoute
[12/07 22:27:49   1491s] # Design Name: torus_credit_D_W32
[12/07 22:27:49   1491s] # Design Mode: 90nm
[12/07 22:27:49   1491s] # Analysis Mode: MMMC Non-OCV 
[12/07 22:27:49   1491s] # Parasitics Mode: No SPEF/RCDB 
[12/07 22:27:49   1491s] # Signoff Settings: SI Off 
[12/07 22:27:49   1491s] #################################################################################
[12/07 22:27:55   1497s] Topological Sorting (REAL = 0:00:00.0, MEM = 3678.5M, InitMEM = 3678.5M)
[12/07 22:27:55   1497s] Start delay calculation (fullDC) (1 T). (MEM=3678.52)
[12/07 22:27:56   1498s] End AAE Lib Interpolated Model. (MEM=3703.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:28:06   1508s] Total number of fetched objects 110560
[12/07 22:28:08   1510s] Total number of fetched objects 110560
[12/07 22:28:10   1512s] Total number of fetched objects 110560
[12/07 22:28:13   1515s] End Timing Check Calculation. (CPU Time=0:00:03.1, Real Time=0:00:03.0)
[12/07 22:28:16   1519s] End Timing Check Calculation. (CPU Time=0:00:03.2, Real Time=0:00:03.0)
[12/07 22:28:19   1522s] End Timing Check Calculation. (CPU Time=0:00:03.2, Real Time=0:00:03.0)
[12/07 22:28:19   1522s] End delay calculation. (MEM=3817.2 CPU=0:00:15.2 REAL=0:00:15.0)
[12/07 22:28:19   1522s] End delay calculation (fullDC). (MEM=3817.2 CPU=0:00:24.4 REAL=0:00:24.0)
[12/07 22:28:19   1522s] *** CDM Built up (cpu=0:00:30.8  real=0:00:30.0  mem= 3817.2M) ***
[12/07 22:28:21   1524s] Setting all clocks to propagated mode.
[12/07 22:28:21   1524s] External - Set all clocks to propagated mode done. (took cpu=0:00:39.8 real=0:00:39.5)
[12/07 22:28:21   1524s] Clock DAG stats after update timingGraph:
[12/07 22:28:21   1524s]   cell counts      : b=2031, i=0, icg=0, dcg=0, l=0, total=2031
[12/07 22:28:21   1524s]   sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/07 22:28:21   1524s]   misc counts      : r=1, pp=0
[12/07 22:28:21   1524s]   cell areas       : b=5985.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5985.000um^2
[12/07 22:28:21   1524s]   cell capacitance : b=3.388pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.388pF
[12/07 22:28:21   1524s]   sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 22:28:21   1524s]   wire capacitance : top=0.000pF, trunk=4.330pF, leaf=32.163pF, total=36.493pF
[12/07 22:28:21   1524s]   wire lengths     : top=0.000um, trunk=33402.010um, leaf=225071.925um, total=258473.935um
[12/07 22:28:21   1524s]   hp wire lengths  : top=0.000um, trunk=28143.000um, leaf=84296.700um, total=112439.700um
[12/07 22:28:21   1524s] Clock DAG net violations after update timingGraph:
[12/07 22:28:21   1524s]   Remaining Transition : {count=140, worst=[0.011ns, 0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.007ns, ...]} avg=0.003ns sd=0.002ns sum=0.488ns
[12/07 22:28:21   1524s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/07 22:28:21   1524s]   Trunk : target=0.133ns count=497 avg=0.058ns sd=0.029ns min=0.009ns max=0.135ns {388 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:28:21   1524s]   Leaf  : target=0.133ns count=1535 avg=0.111ns sd=0.026ns min=0.019ns max=0.144ns {334 <= 0.080ns, 146 <= 0.106ns, 142 <= 0.120ns, 304 <= 0.126ns, 470 <= 0.133ns} {121 <= 0.140ns, 18 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 22:28:21   1524s] Clock DAG library cell distribution after update timingGraph {count}:
[12/07 22:28:21   1524s]    Bufs: CKBD4: 1659 CKBD2: 103 CKBD1: 269 
[12/07 22:28:22   1524s] Clock DAG hash after update timingGraph: 13296383067955446489 1499258990836215172
[12/07 22:28:22   1524s] CTS services accumulated run-time stats after update timingGraph:
[12/07 22:28:22   1524s]   delay calculator: calls=294815, total_wall_time=9.005s, mean_wall_time=0.031ms
[12/07 22:28:22   1524s]   legalizer: calls=171416, total_wall_time=3.691s, mean_wall_time=0.022ms
[12/07 22:28:22   1524s]   steiner router: calls=179851, total_wall_time=39.392s, mean_wall_time=0.219ms
[12/07 22:28:22   1524s] Primary reporting skew groups after update timingGraph:
[12/07 22:28:22   1524s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.5% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.109)
[12/07 22:28:22   1524s]       min path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[22][8]/CP
[12/07 22:28:22   1524s]       max path sink: ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[0][5]/CP
[12/07 22:28:22   1525s] Skew group summary after update timingGraph:
[12/07 22:28:22   1525s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.5% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.109)
[12/07 22:28:22   1525s] Logging CTS constraint violations...
[12/07 22:28:22   1525s]   Clock tree ideal_clock has 134 slew violations.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01182 (a lib_cell CKBD4) at (1051.000,327.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01182/Z with a slew time target of 0.133ns. Achieved a slew time of 0.144ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00494 (a lib_cell CKBD4) at (911.600,1352.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00494/Z with a slew time target of 0.133ns. Achieved a slew time of 0.143ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00495 (a lib_cell CKBD4) at (926.600,1323.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00495/Z with a slew time target of 0.133ns. Achieved a slew time of 0.142ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[1].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00689 (a lib_cell CKBD4) at (578.000,1026.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00689/Z with a slew time target of 0.133ns. Achieved a slew time of 0.142ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 49 slew violations below cell ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00387 (a lib_cell CKBD4) at (577.800,1420.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00387/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_01013 (a lib_cell CKBD4) at (578.800,299.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_01013/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00615 (a lib_cell CKBD4) at (207.800,1415.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00615/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01102 (a lib_cell CKBD4) at (1452.800,227.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01102/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00221 (a lib_cell CKBD4) at (1079.600,579.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00221/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[2].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00493 (a lib_cell CKBD4) at (949.200,1321.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00493/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 49 slew violations below cell ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_00274 (a lib_cell CKBD4) at (327.000,563.600), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_00274/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[2].xs[0].torus_switch_xy/CTS_ccl_a_buf_00572 (a lib_cell CKBD4) at (249.200,1402.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[0].torus_switch_xy/CTS_ccl_a_buf_00572/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00979 (a lib_cell CKBD4) at (651.800,291.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00979/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00329 (a lib_cell CKBD4) at (614.200,1339.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00329/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[0].xs[2].torus_switch_xy/CTS_ccl_a_buf_01047 (a lib_cell CKBD4) at (1401.600,295.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[2].torus_switch_xy/CTS_ccl_a_buf_01047/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00147 (a lib_cell CKBD4) at (1446.600,660.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00147/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00519 (a lib_cell CKBD4) at (926.200,1353.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00519/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00692 (a lib_cell CKBD4) at (616.600,1073.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00692/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 48 slew violations below cell ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00375 (a lib_cell CKBD4) at (563.400,1334.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00375/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00189 (a lib_cell CKBD4) at (911.600,601.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00189/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 22:28:22   1525s] **WARN: (EMS-27):	Message (IMPCCOPT-1007) has exceeded the current message display limit of 20.
[12/07 22:28:22   1525s] To increase the message display limit, refer to the product command reference manual.
[12/07 22:28:22   1525s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.058ns for skew group ideal_clock/functional_wcl_fast in half corner delay_corner_wcl_slow:both.late. Achieved skew of 0.097ns.
[12/07 22:28:22   1525s] Type 'man IMPCCOPT-1023' for more detail.
[12/07 22:28:22   1525s] Logging CTS constraint violations done.
[12/07 22:28:22   1525s] Tidy Up And Update Timing done. (took cpu=0:00:41.7 real=0:00:41.3)
[12/07 22:28:22   1525s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/07 22:28:22   1525s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/07 22:28:22   1525s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/07 22:28:22   1525s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/07 22:28:22   1525s] Runtime done. (took cpu=0:13:13 real=0:13:14)
[12/07 22:28:22   1525s] Runtime Report Coverage % = 98.4
[12/07 22:28:22   1525s] Runtime Summary
[12/07 22:28:22   1525s] ===============
[12/07 22:28:22   1525s] Clock Runtime:  (44%) Core CTS         349.62 (Init 8.12, Construction 95.91, Implementation 186.65, eGRPC 15.34, PostConditioning 28.91, Other 14.69)
[12/07 22:28:22   1525s] Clock Runtime:  (45%) CTS services     356.63 (RefinePlace 28.21, EarlyGlobalClock 15.86, NanoRoute 308.20, ExtractRC 4.37, TimingAnalysis 0.00)
[12/07 22:28:22   1525s] Clock Runtime:   (9%) Other CTS         74.51 (Init 13.05, CongRepair/EGR-DP 21.96, TimingUpdate 39.50, Other 0.00)
[12/07 22:28:22   1525s] Clock Runtime: (100%) Total            780.76
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Runtime Summary:
[12/07 22:28:22   1525s] ================
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] --------------------------------------------------------------------------------------------------------------------------------
[12/07 22:28:22   1525s] wall    % time  children  called  name
[12/07 22:28:22   1525s] --------------------------------------------------------------------------------------------------------------------------------
[12/07 22:28:22   1525s] 793.83  100.00   793.83     0       
[12/07 22:28:22   1525s] 793.83  100.00   780.76     1     Runtime
[12/07 22:28:22   1525s]   1.73    0.22     1.73     1     CCOpt::Phase::Initialization
[12/07 22:28:22   1525s]   1.73    0.22     1.72     1       Check Prerequisites
[12/07 22:28:22   1525s]   1.72    0.22     0.00     1         Leaving CCOpt scope - CheckPlace
[12/07 22:28:22   1525s]  18.77    2.36    18.43     1     CCOpt::Phase::PreparingToBalance
[12/07 22:28:22   1525s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[12/07 22:28:22   1525s]  11.33    1.43     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/07 22:28:22   1525s]   2.84    0.36     2.61     1       Legalization setup
[12/07 22:28:22   1525s]   2.37    0.30     0.00     2         Leaving CCOpt scope - Initializing placement interface
[12/07 22:28:22   1525s]   0.24    0.03     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/07 22:28:22   1525s]   4.27    0.54     0.00     1       Validating CTS configuration
[12/07 22:28:22   1525s]   0.00    0.00     0.00     1         Checking module port directions
[12/07 22:28:22   1525s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[12/07 22:28:22   1525s]   0.67    0.08     0.44     1     Preparing To Balance
[12/07 22:28:22   1525s]   0.23    0.03     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 22:28:22   1525s]   0.20    0.03     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/07 22:28:22   1525s] 128.70   16.21   128.70     1     CCOpt::Phase::Construction
[12/07 22:28:22   1525s]  78.49    9.89    78.21     1       Stage::Clustering
[12/07 22:28:22   1525s]  51.93    6.54    50.31     1         Clustering
[12/07 22:28:22   1525s]   0.22    0.03     0.00     1           Initialize for clustering
[12/07 22:28:22   1525s]   0.00    0.00     0.00     1             Computing optimal clock node locations
[12/07 22:28:22   1525s]  36.13    4.55     1.51     1           Bottom-up phase
[12/07 22:28:22   1525s]   1.51    0.19     0.00     1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 22:28:22   1525s]  13.95    1.76    12.49     1           Legalizing clock trees
[12/07 22:28:22   1525s]  10.34    1.30     0.00     1             Leaving CCOpt scope - ClockRefiner
[12/07 22:28:22   1525s]   0.24    0.03     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[12/07 22:28:22   1525s]   0.30    0.04     0.00     1             Leaving CCOpt scope - Initializing placement interface
[12/07 22:28:22   1525s]   1.61    0.20     0.00     1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 22:28:22   1525s]  26.28    3.31    24.05     1         CongRepair After Initial Clustering
[12/07 22:28:22   1525s]  21.01    2.65    16.71     1           Leaving CCOpt scope - Early Global Route
[12/07 22:28:22   1525s]   5.84    0.74     0.00     1             Early Global Route - eGR only step
[12/07 22:28:22   1525s]  10.87    1.37     0.00     1             Congestion Repair
[12/07 22:28:22   1525s]   1.43    0.18     0.00     1           Leaving CCOpt scope - extractRC
[12/07 22:28:22   1525s]   1.61    0.20     0.00     1           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 22:28:22   1525s]  43.30    5.45    43.30     1       Stage::DRV Fixing
[12/07 22:28:22   1525s]  42.01    5.29     0.00     1         Fixing clock tree slew time and max cap violations
[12/07 22:28:22   1525s]   1.30    0.16     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[12/07 22:28:22   1525s]   6.90    0.87     6.77     1       Stage::Insertion Delay Reduction
[12/07 22:28:22   1525s]   0.73    0.09     0.00     1         Removing unnecessary root buffering
[12/07 22:28:22   1525s]   0.64    0.08     0.00     1         Removing unconstrained drivers
[12/07 22:28:22   1525s]   0.66    0.08     0.00     1         Reducing insertion delay 1
[12/07 22:28:22   1525s]   2.98    0.38     0.00     1         Removing longest path buffering
[12/07 22:28:22   1525s]   1.76    0.22     0.00     1         Reducing insertion delay 2
[12/07 22:28:22   1525s] 187.48   23.62   187.42     1     CCOpt::Phase::Implementation
[12/07 22:28:22   1525s]  16.66    2.10    16.51     1       Stage::Reducing Power
[12/07 22:28:22   1525s]   2.20    0.28     0.00     1         Improving clock tree routing
[12/07 22:28:22   1525s]  12.61    1.59     0.31     1         Reducing clock tree power 1
[12/07 22:28:22   1525s]   0.31    0.04     0.00     3           Legalizing clock trees
[12/07 22:28:22   1525s]   1.70    0.21     0.00     1         Reducing clock tree power 2
[12/07 22:28:22   1525s]  21.68    2.73    20.53     1       Stage::Balancing
[12/07 22:28:22   1525s]  13.75    1.73    13.09     1         Approximately balancing fragments step
[12/07 22:28:22   1525s]   3.73    0.47     0.00     1           Resolve constraints - Approximately balancing fragments
[12/07 22:28:22   1525s]   1.26    0.16     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/07 22:28:22   1525s]   0.94    0.12     0.00     1           Moving gates to improve sub-tree skew
[12/07 22:28:22   1525s]   3.99    0.50     0.00     1           Approximately balancing fragments bottom up
[12/07 22:28:22   1525s]   3.17    0.40     0.00     1           Approximately balancing fragments, wire and cell delays
[12/07 22:28:22   1525s]   1.48    0.19     0.00     1         Improving fragments clock skew
[12/07 22:28:22   1525s]   3.48    0.44     2.82     1         Approximately balancing step
[12/07 22:28:22   1525s]   1.97    0.25     0.00     1           Resolve constraints - Approximately balancing
[12/07 22:28:22   1525s]   0.84    0.11     0.00     1           Approximately balancing, wire and cell delays
[12/07 22:28:22   1525s]   0.73    0.09     0.00     1         Fixing clock tree overload
[12/07 22:28:22   1525s]   1.10    0.14     0.00     1         Approximately balancing paths
[12/07 22:28:22   1525s] 147.55   18.59   146.23     1       Stage::Polishing
[12/07 22:28:22   1525s]   1.67    0.21     0.00     1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 22:28:22   1525s]   2.70    0.34     0.00     1         Merging balancing drivers for power
[12/07 22:28:22   1525s]   1.25    0.16     0.00     1         Improving clock skew
[12/07 22:28:22   1525s]  93.58   11.79    91.11     1         Moving gates to reduce wire capacitance
[12/07 22:28:22   1525s]   1.47    0.18     0.00     2           Artificially removing short and long paths
[12/07 22:28:22   1525s]  19.12    2.41     0.32     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/07 22:28:22   1525s]   0.32    0.04     0.00     1             Legalizing clock trees
[12/07 22:28:22   1525s]  32.10    4.04     0.13     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/07 22:28:22   1525s]   0.13    0.02     0.00     1             Legalizing clock trees
[12/07 22:28:22   1525s]  10.99    1.38     0.29     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/07 22:28:22   1525s]   0.29    0.04     0.00     1             Legalizing clock trees
[12/07 22:28:22   1525s]  27.30    3.44     0.12     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/07 22:28:22   1525s]   0.12    0.01     0.00     1             Legalizing clock trees
[12/07 22:28:22   1525s]   0.14    0.02     0.00     1           Reverting Artificially removing short and long paths
[12/07 22:28:22   1525s]   5.81    0.73     0.74     1         Reducing clock tree power 3
[12/07 22:28:22   1525s]   0.50    0.06     0.00     1           Artificially removing short and long paths
[12/07 22:28:22   1525s]   0.11    0.01     0.00     1           Legalizing clock trees
[12/07 22:28:22   1525s]   0.13    0.02     0.00     1           Reverting Artificially removing short and long paths
[12/07 22:28:22   1525s]   1.18    0.15     0.00     1         Improving insertion delay
[12/07 22:28:22   1525s]  40.04    5.04    36.59     1         Wire Opt OverFix
[12/07 22:28:22   1525s]  33.90    4.27    32.43     1           Wire Reduction extra effort
[12/07 22:28:22   1525s]   0.51    0.06     0.00     1             Artificially removing short and long paths
[12/07 22:28:22   1525s]   0.47    0.06     0.00     1             Global shorten wires A0
[12/07 22:28:22   1525s]  23.67    2.98     0.00     2             Move For Wirelength - core
[12/07 22:28:22   1525s]   0.33    0.04     0.00     1             Global shorten wires A1
[12/07 22:28:22   1525s]   4.43    0.56     0.00     1             Global shorten wires B
[12/07 22:28:22   1525s]   2.88    0.36     0.00     1             Move For Wirelength - branch
[12/07 22:28:22   1525s]   0.13    0.02     0.00     1             Reverting Artificially removing short and long paths
[12/07 22:28:22   1525s]   2.69    0.34     2.69     1           Optimizing orientation
[12/07 22:28:22   1525s]   2.69    0.34     0.00     1             FlipOpt
[12/07 22:28:22   1525s]   1.53    0.19     1.16     1       Stage::Updating netlist
[12/07 22:28:22   1525s]   0.33    0.04     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/07 22:28:22   1525s]   0.83    0.10     0.00     1         Leaving CCOpt scope - ClockRefiner
[12/07 22:28:22   1525s]  31.13    3.92    27.70     1     CCOpt::Phase::eGRPC
[12/07 22:28:22   1525s]   7.25    0.91     5.72     1       Leaving CCOpt scope - Routing Tools
[12/07 22:28:22   1525s]   5.72    0.72     0.00     1         Early Global Route - eGR only step
[12/07 22:28:22   1525s]   1.43    0.18     0.00     1       Leaving CCOpt scope - extractRC
[12/07 22:28:22   1525s]   0.22    0.03     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/07 22:28:22   1525s]   1.65    0.21     1.65     1       Reset bufferability constraints
[12/07 22:28:22   1525s]   1.65    0.21     0.00     1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 22:28:22   1525s]   1.06    0.13     0.39     1       eGRPC Moving buffers
[12/07 22:28:22   1525s]   0.39    0.05     0.00     1         Violation analysis
[12/07 22:28:22   1525s]   2.73    0.34     0.28     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/07 22:28:22   1525s]   0.28    0.03     0.00     1         Artificially removing long paths
[12/07 22:28:22   1525s]   0.89    0.11     0.00     1       eGRPC Fixing DRVs
[12/07 22:28:22   1525s]   0.45    0.06     0.00     1       Reconnecting optimized routes
[12/07 22:28:22   1525s]   0.31    0.04     0.00     1       Violation analysis
[12/07 22:28:22   1525s]   2.76    0.35     0.00     1       Moving clock insts towards fanout
[12/07 22:28:22   1525s]   0.30    0.04     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 22:28:22   1525s]   8.64    1.09     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/07 22:28:22   1525s] 332.14   41.84   330.06     1     CCOpt::Phase::Routing
[12/07 22:28:22   1525s] 326.76   41.16   325.00     1       Leaving CCOpt scope - Routing Tools
[12/07 22:28:22   1525s]   5.71    0.72     0.00     1         Early Global Route - eGR->Nr High Frequency step
[12/07 22:28:22   1525s] 308.20   38.82     0.00     1         NanoRoute
[12/07 22:28:22   1525s]  11.09    1.40     0.00     1         Route Remaining Unrouted Nets
[12/07 22:28:22   1525s]   1.50    0.19     0.00     1       Leaving CCOpt scope - extractRC
[12/07 22:28:22   1525s]   1.80    0.23     0.00     1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 22:28:22   1525s]  37.31    4.70    34.89     1     CCOpt::Phase::PostConditioning
[12/07 22:28:22   1525s]   2.17    0.27     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/07 22:28:22   1525s]   0.00    0.00     0.00     1       Reset bufferability constraints
[12/07 22:28:22   1525s]   1.99    0.25     0.00     1       PostConditioning Upsizing To Fix DRVs
[12/07 22:28:22   1525s]   5.48    0.69     0.00     1       Recomputing CTS skew targets
[12/07 22:28:22   1525s]   4.64    0.58     0.00     1       PostConditioning Fixing DRVs
[12/07 22:28:22   1525s]   8.20    1.03     0.00     1       Buffering to fix DRVs
[12/07 22:28:22   1525s]   1.20    0.15     0.00     1       PostConditioning Fixing Skew by cell sizing
[12/07 22:28:22   1525s]   0.66    0.08     0.00     1       Reconnecting optimized routes
[12/07 22:28:22   1525s]   0.32    0.04     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 22:28:22   1525s]   8.40    1.06     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/07 22:28:22   1525s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[12/07 22:28:22   1525s]   1.82    0.23     0.00     1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 22:28:22   1525s]   1.53    0.19     0.00     1     Post-balance tidy up or trial balance steps
[12/07 22:28:22   1525s]  41.31    5.20    39.50     1     Tidy Up And Update Timing
[12/07 22:28:22   1525s]  39.50    4.98     0.00     1       External - Set all clocks to propagated mode
[12/07 22:28:22   1525s] --------------------------------------------------------------------------------------------------------------------------------
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 22:28:22   1525s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:12:58.4/0:12:59.2 (1.0), totSession cpu/real = 0:25:25.6/0:25:31.6 (1.0), mem = 3782.9M
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] =============================================================================================
[12/07 22:28:22   1525s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.17-s075_1
[12/07 22:28:22   1525s] =============================================================================================
[12/07 22:28:22   1525s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:28:22   1525s] ---------------------------------------------------------------------------------------------
[12/07 22:28:22   1525s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:28:22   1525s] [ IncrReplace            ]      1   0:00:10.9  (   1.4 % )     0:00:10.9 /  0:00:10.9    1.0
[12/07 22:28:22   1525s] [ EarlyGlobalRoute       ]      5   0:00:37.4  (   4.8 % )     0:00:37.4 /  0:00:37.4    1.0
[12/07 22:28:22   1525s] [ DetailRoute            ]      1   0:04:35.8  (  35.4 % )     0:04:35.8 /  0:04:35.5    1.0
[12/07 22:28:22   1525s] [ ExtractRC              ]      3   0:00:04.3  (   0.6 % )     0:00:04.3 /  0:00:04.3    1.0
[12/07 22:28:22   1525s] [ FullDelayCalc          ]      1   0:00:30.4  (   3.9 % )     0:00:30.4 /  0:00:30.8    1.0
[12/07 22:28:22   1525s] [ MISC                   ]          0:07:00.3  (  53.9 % )     0:07:00.3 /  0:06:59.6    1.0
[12/07 22:28:22   1525s] ---------------------------------------------------------------------------------------------
[12/07 22:28:22   1525s]  CTS #1 TOTAL                       0:12:59.2  ( 100.0 % )     0:12:59.2 /  0:12:58.4    1.0
[12/07 22:28:22   1525s] ---------------------------------------------------------------------------------------------
[12/07 22:28:22   1525s] 
[12/07 22:28:22   1525s] Synthesizing clock trees with CCOpt done.
[12/07 22:28:22   1525s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/07 22:28:22   1525s] Type 'man IMPSP-9025' for more detail.
[12/07 22:28:22   1525s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3091.2M, totSessionCpu=0:25:26 **
[12/07 22:28:22   1525s] **WARN: (IMPOPT-576):	36 nets have unplaced terms. 
[12/07 22:28:22   1525s] GigaOpt running with 1 threads.
[12/07 22:28:22   1525s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:25:25.7/0:25:31.7 (1.0), mem = 3460.9M
[12/07 22:28:22   1525s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/07 22:28:28   1530s] Need call spDPlaceInit before registerPrioInstLoc.
[12/07 22:28:28   1530s] OPERPROF: Starting DPlace-Init at level 1, MEM:3486.7M, EPOCH TIME: 1733628508.279653
[12/07 22:28:28   1531s] Processing tracks to init pin-track alignment.
[12/07 22:28:28   1531s] z: 2, totalTracks: 1
[12/07 22:28:28   1531s] z: 4, totalTracks: 1
[12/07 22:28:28   1531s] z: 6, totalTracks: 1
[12/07 22:28:28   1531s] z: 8, totalTracks: 1
[12/07 22:28:28   1531s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:28:28   1531s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:28:28   1531s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3486.7M, EPOCH TIME: 1733628508.362608
[12/07 22:28:28   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:28   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:28   1531s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:28:28   1531s] 
[12/07 22:28:28   1531s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:28:28   1531s] OPERPROF:     Starting CMU at level 3, MEM:3486.7M, EPOCH TIME: 1733628508.451943
[12/07 22:28:28   1531s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:3486.7M, EPOCH TIME: 1733628508.458617
[12/07 22:28:28   1531s] 
[12/07 22:28:28   1531s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 22:28:28   1531s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.114, REAL:0.114, MEM:3486.7M, EPOCH TIME: 1733628508.476786
[12/07 22:28:28   1531s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3486.7M, EPOCH TIME: 1733628508.476840
[12/07 22:28:28   1531s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3502.7M, EPOCH TIME: 1733628508.477486
[12/07 22:28:28   1531s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3502.7MB).
[12/07 22:28:28   1531s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.226, REAL:0.227, MEM:3502.7M, EPOCH TIME: 1733628508.506917
[12/07 22:28:28   1531s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[12/07 22:28:28   1531s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[12/07 22:28:28   1531s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[12/07 22:28:28   1531s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[12/07 22:28:28   1531s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[12/07 22:28:28   1531s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[12/07 22:28:28   1531s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[12/07 22:28:28   1531s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[12/07 22:28:28   1531s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[12/07 22:28:28   1531s] 	Cell LVLLHCD1, site bcoreExt.
[12/07 22:28:28   1531s] 	Cell LVLLHCD2, site bcoreExt.
[12/07 22:28:28   1531s] 	Cell LVLLHCD4, site bcoreExt.
[12/07 22:28:28   1531s] 	Cell LVLLHCD8, site bcoreExt.
[12/07 22:28:28   1531s] 	Cell LVLLHD1, site bcoreExt.
[12/07 22:28:28   1531s] 	Cell LVLLHD2, site bcoreExt.
[12/07 22:28:28   1531s] 	Cell LVLLHD4, site bcoreExt.
[12/07 22:28:28   1531s] 	Cell LVLLHD8, site bcoreExt.
[12/07 22:28:28   1531s] .
[12/07 22:28:28   1531s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3502.7M, EPOCH TIME: 1733628508.508777
[12/07 22:28:28   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:28:28   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:28   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:28   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:28   1531s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.303, REAL:0.304, MEM:3502.7M, EPOCH TIME: 1733628508.813024
[12/07 22:28:28   1531s] 
[12/07 22:28:28   1531s] Creating Lib Analyzer ...
[12/07 22:28:28   1531s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 22:28:28   1531s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[12/07 22:28:28   1531s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 22:28:28   1531s] 
[12/07 22:28:29   1531s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:28:29   1532s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:33 mem=3511.6M
[12/07 22:28:29   1532s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:33 mem=3511.6M
[12/07 22:28:29   1532s] Creating Lib Analyzer, finished. 
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 22:28:29   1532s] Type 'man IMPOPT-665' for more detail.
[12/07 22:28:29   1532s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/07 22:28:29   1532s] To increase the message display limit, refer to the product command reference manual.
[12/07 22:28:30   1533s] Effort level <high> specified for reg2reg path_group
[12/07 22:28:33   1536s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/07 22:28:33   1536s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/07 22:28:33   1536s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 3004.4M, totSessionCpu=0:25:36 **
[12/07 22:28:33   1536s] *** optDesign -postCTS ***
[12/07 22:28:33   1536s] DRC Margin: user margin 0.0; extra margin 0.2
[12/07 22:28:33   1536s] Hold Target Slack: user slack 0
[12/07 22:28:33   1536s] Setup Target Slack: user slack 0; extra slack 0.0
[12/07 22:28:33   1536s] setUsefulSkewMode -ecoRoute false
[12/07 22:28:33   1536s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/07 22:28:33   1536s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3365.5M, EPOCH TIME: 1733628513.849859
[12/07 22:28:33   1536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:33   1536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:33   1536s] 
[12/07 22:28:33   1536s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:28:33   1536s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.114, REAL:0.114, MEM:3365.5M, EPOCH TIME: 1733628513.963920
[12/07 22:28:34   1536s] 
[12/07 22:28:34   1536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:28:34   1536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:34   1536s] 
[12/07 22:28:34   1536s] TimeStamp Deleting Cell Server Begin ...
[12/07 22:28:34   1536s] Deleting Lib Analyzer.
[12/07 22:28:34   1536s] 
[12/07 22:28:34   1536s] TimeStamp Deleting Cell Server End ...
[12/07 22:28:34   1536s] Multi-VT timing optimization disabled based on library information.
[12/07 22:28:34   1536s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 22:28:34   1536s] 
[12/07 22:28:34   1536s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 22:28:34   1536s] Summary for sequential cells identification: 
[12/07 22:28:34   1536s]   Identified SBFF number: 199
[12/07 22:28:34   1536s]   Identified MBFF number: 0
[12/07 22:28:34   1536s]   Identified SB Latch number: 0
[12/07 22:28:34   1536s]   Identified MB Latch number: 0
[12/07 22:28:34   1536s]   Not identified SBFF number: 0
[12/07 22:28:34   1536s]   Not identified MBFF number: 0
[12/07 22:28:34   1536s]   Not identified SB Latch number: 0
[12/07 22:28:34   1536s]   Not identified MB Latch number: 0
[12/07 22:28:34   1536s]   Number of sequential cells which are not FFs: 104
[12/07 22:28:34   1536s]  Visiting view : view_functional_wcl_slow
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 22:28:34   1536s]  Visiting view : view_functional_wcl_fast
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 22:28:34   1536s]  Visiting view : view_functional_wcl_typical
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 22:28:34   1536s]  Visiting view : view_functional_wcl_slow
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 22:28:34   1536s]  Visiting view : view_functional_wcl_fast
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 22:28:34   1536s]  Visiting view : view_functional_wcl_typical
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 22:28:34   1536s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 22:28:34   1536s] TLC MultiMap info (StdDelay):
[12/07 22:28:34   1536s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/07 22:28:34   1536s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/07 22:28:34   1536s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/07 22:28:34   1536s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/07 22:28:34   1536s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 22:28:34   1536s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 22:28:34   1536s]  Setting StdDelay to: 13.6ps
[12/07 22:28:34   1536s] 
[12/07 22:28:34   1536s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 22:28:34   1536s] 
[12/07 22:28:34   1536s] TimeStamp Deleting Cell Server Begin ...
[12/07 22:28:34   1536s] 
[12/07 22:28:34   1536s] TimeStamp Deleting Cell Server End ...
[12/07 22:28:34   1536s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3365.5M, EPOCH TIME: 1733628514.185199
[12/07 22:28:34   1536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:34   1536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:34   1536s] All LLGs are deleted
[12/07 22:28:34   1536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:34   1536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:34   1536s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3365.5M, EPOCH TIME: 1733628514.185280
[12/07 22:28:34   1536s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3335.0M, EPOCH TIME: 1733628514.185477
[12/07 22:28:34   1536s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3323.0M, EPOCH TIME: 1733628514.187184
[12/07 22:28:34   1536s] Start to check current routing status for nets...
[12/07 22:28:34   1537s] All nets are already routed correctly.
[12/07 22:28:34   1537s] End to check current routing status for nets (mem=3323.0M)
[12/07 22:28:34   1537s] 
[12/07 22:28:34   1537s] Creating Lib Analyzer ...
[12/07 22:28:34   1537s] 
[12/07 22:28:34   1537s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 22:28:34   1537s] Summary for sequential cells identification: 
[12/07 22:28:34   1537s]   Identified SBFF number: 199
[12/07 22:28:34   1537s]   Identified MBFF number: 0
[12/07 22:28:34   1537s]   Identified SB Latch number: 0
[12/07 22:28:34   1537s]   Identified MB Latch number: 0
[12/07 22:28:34   1537s]   Not identified SBFF number: 0
[12/07 22:28:34   1537s]   Not identified MBFF number: 0
[12/07 22:28:34   1537s]   Not identified SB Latch number: 0
[12/07 22:28:34   1537s]   Not identified MB Latch number: 0
[12/07 22:28:34   1537s]   Number of sequential cells which are not FFs: 104
[12/07 22:28:34   1537s]  Visiting view : view_functional_wcl_slow
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 22:28:34   1537s]  Visiting view : view_functional_wcl_fast
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 22:28:34   1537s]  Visiting view : view_functional_wcl_typical
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 22:28:34   1537s]  Visiting view : view_functional_wcl_slow
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 22:28:34   1537s]  Visiting view : view_functional_wcl_fast
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 22:28:34   1537s]  Visiting view : view_functional_wcl_typical
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 22:28:34   1537s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 22:28:34   1537s] TLC MultiMap info (StdDelay):
[12/07 22:28:34   1537s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/07 22:28:34   1537s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/07 22:28:34   1537s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/07 22:28:34   1537s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/07 22:28:34   1537s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 22:28:34   1537s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 22:28:34   1537s]  Setting StdDelay to: 13.6ps
[12/07 22:28:34   1537s] 
[12/07 22:28:34   1537s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 22:28:35   1537s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 22:28:35   1537s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 22:28:35   1537s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 22:28:35   1537s] 
[12/07 22:28:35   1537s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:28:35   1538s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:39 mem=3333.1M
[12/07 22:28:35   1538s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:39 mem=3333.1M
[12/07 22:28:35   1538s] Creating Lib Analyzer, finished. 
[12/07 22:28:35   1538s] AAE DB initialization (MEM=3409.4 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/07 22:28:35   1538s] ### Creating TopoMgr, started
[12/07 22:28:35   1538s] ### Creating TopoMgr, finished
[12/07 22:28:35   1538s] 
[12/07 22:28:35   1538s] Footprint cell information for calculating maxBufDist
[12/07 22:28:35   1538s] *info: There are 10 candidate Buffer cells
[12/07 22:28:35   1538s] *info: There are 15 candidate Inverter cells
[12/07 22:28:35   1538s] 
[12/07 22:28:36   1539s] #optDebug: Start CG creation (mem=3409.4M)
[12/07 22:28:36   1539s]  ...initializing CG  maxDriveDist 604.643000 stdCellHgt 1.800000 defLenToSkip 12.600000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 60.464000 
[12/07 22:28:36   1539s] (cpu=0:00:00.1, mem=3571.9M)
[12/07 22:28:36   1539s]  ...processing cgPrt (cpu=0:00:00.1, mem=3571.9M)
[12/07 22:28:36   1539s]  ...processing cgEgp (cpu=0:00:00.1, mem=3571.9M)
[12/07 22:28:36   1539s]  ...processing cgPbk (cpu=0:00:00.1, mem=3571.9M)
[12/07 22:28:36   1539s]  ...processing cgNrb(cpu=0:00:00.1, mem=3571.9M)
[12/07 22:28:36   1539s]  ...processing cgObs (cpu=0:00:00.1, mem=3571.9M)
[12/07 22:28:36   1539s]  ...processing cgCon (cpu=0:00:00.1, mem=3571.9M)
[12/07 22:28:36   1539s]  ...processing cgPdm (cpu=0:00:00.1, mem=3571.9M)
[12/07 22:28:36   1539s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3571.9M)
[12/07 22:28:42   1545s] Compute RC Scale Done ...
[12/07 22:28:42   1545s] All LLGs are deleted
[12/07 22:28:42   1545s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:42   1545s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:42   1545s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3562.4M, EPOCH TIME: 1733628522.511389
[12/07 22:28:42   1545s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3562.4M, EPOCH TIME: 1733628522.511833
[12/07 22:28:42   1545s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3562.4M, EPOCH TIME: 1733628522.540544
[12/07 22:28:42   1545s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:42   1545s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:42   1545s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3562.4M, EPOCH TIME: 1733628522.543289
[12/07 22:28:42   1545s] Max number of tech site patterns supported in site array is 256.
[12/07 22:28:42   1545s] Core basic site is core
[12/07 22:28:42   1545s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3562.4M, EPOCH TIME: 1733628522.562821
[12/07 22:28:42   1545s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 22:28:42   1545s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 22:28:42   1545s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.172, REAL:0.173, MEM:3562.4M, EPOCH TIME: 1733628522.735350
[12/07 22:28:42   1545s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 22:28:42   1545s] SiteArray: use 31,911,936 bytes
[12/07 22:28:42   1545s] SiteArray: current memory after site array memory allocation 3592.8M
[12/07 22:28:42   1545s] SiteArray: FP blocked sites are writable
[12/07 22:28:42   1545s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3592.8M, EPOCH TIME: 1733628522.803863
[12/07 22:28:44   1547s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.576, REAL:1.579, MEM:3592.8M, EPOCH TIME: 1733628524.382998
[12/07 22:28:44   1547s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 22:28:44   1547s] Atter site array init, number of instance map data is 0.
[12/07 22:28:44   1547s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.893, REAL:1.898, MEM:3592.8M, EPOCH TIME: 1733628524.441070
[12/07 22:28:44   1547s] 
[12/07 22:28:44   1547s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:28:44   1547s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.956, REAL:1.961, MEM:3592.8M, EPOCH TIME: 1733628524.501388
[12/07 22:28:44   1547s] 
[12/07 22:28:44   1547s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:28:44   1547s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:28:44   1547s] Starting delay calculation for Setup views
[12/07 22:28:44   1547s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 22:28:44   1547s] #################################################################################
[12/07 22:28:44   1547s] # Design Stage: PreRoute
[12/07 22:28:44   1547s] # Design Name: torus_credit_D_W32
[12/07 22:28:44   1547s] # Design Mode: 90nm
[12/07 22:28:44   1547s] # Analysis Mode: MMMC Non-OCV 
[12/07 22:28:44   1547s] # Parasitics Mode: No SPEF/RCDB 
[12/07 22:28:44   1547s] # Signoff Settings: SI Off 
[12/07 22:28:44   1547s] #################################################################################
[12/07 22:28:50   1553s] Calculate delays in Single mode...
[12/07 22:28:51   1553s] Calculate delays in Single mode...
[12/07 22:28:51   1553s] Calculate delays in Single mode...
[12/07 22:28:51   1553s] Topological Sorting (REAL = 0:00:00.0, MEM = 3592.8M, InitMEM = 3592.8M)
[12/07 22:28:51   1553s] Start delay calculation (fullDC) (1 T). (MEM=3592.8)
[12/07 22:28:51   1554s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 22:28:51   1554s] Start AAE Lib Loading. (MEM=3609.6)
[12/07 22:28:51   1554s] End AAE Lib Loading. (MEM=3638.22 CPU=0:00:00.0 Real=0:00:00.0)
[12/07 22:28:51   1554s] End AAE Lib Interpolated Model. (MEM=3638.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:29:16   1578s] Total number of fetched objects 110560
[12/07 22:29:32   1595s] Total number of fetched objects 110560
[12/07 22:29:48   1611s] Total number of fetched objects 110560
[12/07 22:29:49   1612s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/07 22:29:50   1613s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/07 22:29:51   1614s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:01.0)
[12/07 22:29:51   1614s] End delay calculation. (MEM=3709.71 CPU=0:00:51.5 REAL=0:00:51.0)
[12/07 22:29:51   1614s] End delay calculation (fullDC). (MEM=3709.71 CPU=0:01:01 REAL=0:01:00.0)
[12/07 22:29:51   1614s] *** CDM Built up (cpu=0:01:07  real=0:01:07  mem= 3709.7M) ***
[12/07 22:29:57   1620s] *** Done Building Timing Graph (cpu=0:01:13 real=0:01:13 totSessionCpu=0:27:01 mem=3701.7M)
[12/07 22:30:03   1626s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -62.518 | -62.518 |  0.860  |
|           TNS (ns):|-1.65e+06|-1.65e+06|  0.000  |
|    Violating Paths:|1.13e+05 |1.13e+05 |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4394 (4394)    |   -0.258   |   4394 (4394)    |
|   max_tran     |  13892 (146034)  |  -184.485  |  13892 (146175)  |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3717.7M, EPOCH TIME: 1733628604.030312
[12/07 22:30:04   1627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:04   1627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:04   1627s] 
[12/07 22:30:04   1627s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:30:04   1627s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.104, REAL:0.104, MEM:3717.7M, EPOCH TIME: 1733628604.134724
[12/07 22:30:04   1627s] 
[12/07 22:30:04   1627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:30:04   1627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:04   1627s] Density: 34.696%
------------------------------------------------------------------

[12/07 22:30:04   1627s] **optDesign ... cpu = 0:01:42, real = 0:01:42, mem = 3355.6M, totSessionCpu=0:27:07 **
[12/07 22:30:04   1627s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:41.5/0:01:41.2 (1.0), totSession cpu/real = 0:27:07.3/0:27:12.9 (1.0), mem = 3675.7M
[12/07 22:30:04   1627s] 
[12/07 22:30:04   1627s] =============================================================================================
[12/07 22:30:04   1627s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/07 22:30:04   1627s] =============================================================================================
[12/07 22:30:04   1627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:30:04   1627s] ---------------------------------------------------------------------------------------------
[12/07 22:30:04   1627s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:30:04   1627s] [ OptSummaryReport       ]      1   0:00:02.5  (   2.4 % )     0:01:21.8 /  0:01:22.2    1.0
[12/07 22:30:04   1627s] [ DrvReport              ]      1   0:00:04.0  (   4.0 % )     0:00:04.0 /  0:00:04.0    1.0
[12/07 22:30:04   1627s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 22:30:04   1627s] [ LibAnalyzerInit        ]      2   0:00:02.1  (   2.1 % )     0:00:02.1 /  0:00:02.1    1.0
[12/07 22:30:04   1627s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:30:04   1627s] [ SteinerInterfaceInit   ]      1   0:00:00.9  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 22:30:04   1627s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:30:04   1627s] [ TimingUpdate           ]      1   0:00:06.1  (   6.0 % )     0:01:13.1 /  0:01:13.4    1.0
[12/07 22:30:04   1627s] [ FullDelayCalc          ]      1   0:01:06.9  (  66.1 % )     0:01:06.9 /  0:01:07.3    1.0
[12/07 22:30:04   1627s] [ TimingReport           ]      1   0:00:02.2  (   2.2 % )     0:00:02.2 /  0:00:02.2    1.0
[12/07 22:30:04   1627s] [ MISC                   ]          0:00:16.4  (  16.2 % )     0:00:16.4 /  0:00:16.3    1.0
[12/07 22:30:04   1627s] ---------------------------------------------------------------------------------------------
[12/07 22:30:04   1627s]  InitOpt #1 TOTAL                   0:01:41.2  ( 100.0 % )     0:01:41.2 /  0:01:41.5    1.0
[12/07 22:30:04   1627s] ---------------------------------------------------------------------------------------------
[12/07 22:30:04   1627s] 
[12/07 22:30:04   1627s] ** INFO : this run is activating low effort ccoptDesign flow
[12/07 22:30:04   1627s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 22:30:04   1627s] ### Creating PhyDesignMc. totSessionCpu=0:27:07 mem=3675.7M
[12/07 22:30:04   1627s] OPERPROF: Starting DPlace-Init at level 1, MEM:3675.7M, EPOCH TIME: 1733628604.247736
[12/07 22:30:04   1627s] Processing tracks to init pin-track alignment.
[12/07 22:30:04   1627s] z: 2, totalTracks: 1
[12/07 22:30:04   1627s] z: 4, totalTracks: 1
[12/07 22:30:04   1627s] z: 6, totalTracks: 1
[12/07 22:30:04   1627s] z: 8, totalTracks: 1
[12/07 22:30:04   1627s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:30:04   1627s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:30:04   1627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3675.7M, EPOCH TIME: 1733628604.324639
[12/07 22:30:04   1627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:04   1627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:04   1627s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:30:04   1627s] 
[12/07 22:30:04   1627s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:30:04   1627s] 
[12/07 22:30:04   1627s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 22:30:04   1627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.103, REAL:0.103, MEM:3675.7M, EPOCH TIME: 1733628604.428055
[12/07 22:30:04   1627s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3675.7M, EPOCH TIME: 1733628604.428158
[12/07 22:30:04   1627s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3675.7M, EPOCH TIME: 1733628604.428542
[12/07 22:30:04   1627s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3675.7MB).
[12/07 22:30:04   1627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.211, MEM:3675.7M, EPOCH TIME: 1733628604.458766
[12/07 22:30:04   1627s] TotalInstCnt at PhyDesignMc Initialization: 108649
[12/07 22:30:04   1627s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:08 mem=3675.7M
[12/07 22:30:04   1627s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3675.7M, EPOCH TIME: 1733628604.626436
[12/07 22:30:04   1627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:30:04   1627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:04   1627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:04   1627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:04   1627s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.292, REAL:0.293, MEM:3675.7M, EPOCH TIME: 1733628604.919289
[12/07 22:30:04   1627s] TotalInstCnt at PhyDesignMc Destruction: 108649
[12/07 22:30:04   1627s] OPTC: m1 20.0 20.0
[12/07 22:30:10   1633s] #optDebug: fT-E <X 2 0 0 1>
[12/07 22:30:10   1633s] -congRepairInPostCTS false                 # bool, default=false, private
[12/07 22:30:14   1637s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 27.2
[12/07 22:30:14   1637s] Begin: GigaOpt Route Type Constraints Refinement
[12/07 22:30:14   1637s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:27:17.9/0:27:23.6 (1.0), mem = 3675.7M
[12/07 22:30:14   1637s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.1
[12/07 22:30:14   1637s] ### Creating RouteCongInterface, started
[12/07 22:30:15   1638s] 
[12/07 22:30:15   1638s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 22:30:15   1638s] 
[12/07 22:30:15   1638s] #optDebug: {0, 1.000}
[12/07 22:30:15   1638s] ### Creating RouteCongInterface, finished
[12/07 22:30:17   1640s] +--------+---------+-------------+-------------+--------+--------+------------+--------+
[12/07 22:30:17   1640s] |  WNS   | All WNS |     TNS     |   All TNS   |   M8   |   M9   | Real Time  |  Mem   |
[12/07 22:30:17   1640s] +--------+---------+-------------+-------------+--------+--------+------------+--------+
[12/07 22:30:17   1640s] | -62.518|  -62.518| -1654823.900| -1654823.900|       0|       0|   0:00:02.0| 3685.34|
[12/07 22:30:17   1640s] | -62.518|  -62.518| -1654823.900| -1654823.900|       0|       0|   0:00:02.0| 3685.34|
[12/07 22:30:17   1640s] | -62.518|  -62.518| -1654823.900| -1654823.900|       0|       0|   0:00:02.0| 3685.34|
[12/07 22:30:17   1640s] | -62.518|  -62.518| -1654823.900| -1654823.900|       0|       0|   0:00:02.0| 3685.34|
[12/07 22:30:17   1640s] +--------+---------+-------------+-------------+--------+--------+------------+--------+

[12/07 22:30:17   1640s] Updated routing constraints on 0 nets.
[12/07 22:30:17   1640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.1
[12/07 22:30:17   1640s] Bottom Preferred Layer:
[12/07 22:30:17   1640s] +-----------+------------+------------+----------+
[12/07 22:30:17   1640s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 22:30:17   1640s] +-----------+------------+------------+----------+
[12/07 22:30:17   1640s] | M3 (z=3)  |          0 |       2032 | default  |
[12/07 22:30:17   1640s] | M8 (z=8)  |        592 |          0 | default  |
[12/07 22:30:17   1640s] +-----------+------------+------------+----------+
[12/07 22:30:17   1640s] Via Pillar Rule:
[12/07 22:30:17   1640s]     None
[12/07 22:30:17   1640s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:27:20.9/0:27:26.6 (1.0), mem = 3685.3M
[12/07 22:30:17   1640s] 
[12/07 22:30:17   1640s] =============================================================================================
[12/07 22:30:17   1640s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[12/07 22:30:17   1640s] =============================================================================================
[12/07 22:30:17   1640s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:30:17   1640s] ---------------------------------------------------------------------------------------------
[12/07 22:30:17   1640s] [ SlackTraversorInit     ]      1   0:00:02.1  (  69.5 % )     0:00:02.1 /  0:00:02.1    1.0
[12/07 22:30:17   1640s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  17.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 22:30:17   1640s] [ MISC                   ]          0:00:00.4  (  12.8 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 22:30:17   1640s] ---------------------------------------------------------------------------------------------
[12/07 22:30:17   1640s]  CongRefineRouteType #1 TOTAL       0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[12/07 22:30:17   1640s] ---------------------------------------------------------------------------------------------
[12/07 22:30:17   1640s] 
[12/07 22:30:17   1640s] End: GigaOpt Route Type Constraints Refinement
[12/07 22:30:17   1640s] Deleting Lib Analyzer.
[12/07 22:30:17   1640s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:27:20.9/0:27:26.6 (1.0), mem = 3685.3M
[12/07 22:30:18   1641s] Info: 2028 nets with fixed/cover wires excluded.
[12/07 22:30:18   1641s] Info: 2032 clock nets excluded from IPO operation.
[12/07 22:30:18   1641s] ### Creating LA Mngr. totSessionCpu=0:27:21 mem=3685.3M
[12/07 22:30:18   1641s] ### Creating LA Mngr, finished. totSessionCpu=0:27:21 mem=3685.3M
[12/07 22:30:18   1641s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 22:30:18   1641s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.2
[12/07 22:30:18   1641s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 22:30:18   1641s] ### Creating PhyDesignMc. totSessionCpu=0:27:21 mem=3685.3M
[12/07 22:30:18   1641s] OPERPROF: Starting DPlace-Init at level 1, MEM:3685.3M, EPOCH TIME: 1733628618.254234
[12/07 22:30:18   1641s] Processing tracks to init pin-track alignment.
[12/07 22:30:18   1641s] z: 2, totalTracks: 1
[12/07 22:30:18   1641s] z: 4, totalTracks: 1
[12/07 22:30:18   1641s] z: 6, totalTracks: 1
[12/07 22:30:18   1641s] z: 8, totalTracks: 1
[12/07 22:30:18   1641s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:30:18   1641s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:30:18   1641s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3685.3M, EPOCH TIME: 1733628618.333874
[12/07 22:30:18   1641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:18   1641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:18   1641s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:30:18   1641s] 
[12/07 22:30:18   1641s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:30:18   1641s] 
[12/07 22:30:18   1641s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 22:30:18   1641s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.115, REAL:0.116, MEM:3685.3M, EPOCH TIME: 1733628618.449806
[12/07 22:30:18   1641s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3685.3M, EPOCH TIME: 1733628618.449890
[12/07 22:30:18   1641s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3685.3M, EPOCH TIME: 1733628618.450452
[12/07 22:30:18   1641s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3685.3MB).
[12/07 22:30:18   1641s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.225, REAL:0.226, MEM:3685.3M, EPOCH TIME: 1733628618.479764
[12/07 22:30:19   1642s] TotalInstCnt at PhyDesignMc Initialization: 108649
[12/07 22:30:19   1642s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:22 mem=3685.3M
[12/07 22:30:19   1642s] ### Creating RouteCongInterface, started
[12/07 22:30:19   1642s] 
[12/07 22:30:19   1642s] Creating Lib Analyzer ...
[12/07 22:30:19   1642s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 22:30:19   1642s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 22:30:19   1642s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 22:30:19   1642s] 
[12/07 22:30:19   1642s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:30:20   1643s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:23 mem=3685.3M
[12/07 22:30:20   1643s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:23 mem=3685.3M
[12/07 22:30:20   1643s] Creating Lib Analyzer, finished. 
[12/07 22:30:20   1643s] 
[12/07 22:30:20   1643s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 22:30:20   1643s] 
[12/07 22:30:20   1643s] #optDebug: {0, 1.000}
[12/07 22:30:20   1643s] ### Creating RouteCongInterface, finished
[12/07 22:30:20   1643s] {MG  {8 0 1.8 0.133366}  {9 0 17 1.25} }
[12/07 22:30:20   1643s] ### Creating LA Mngr. totSessionCpu=0:27:24 mem=3685.3M
[12/07 22:30:20   1643s] ### Creating LA Mngr, finished. totSessionCpu=0:27:24 mem=3685.3M
[12/07 22:30:21   1644s] Usable buffer cells for single buffer setup transform:
[12/07 22:30:21   1644s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/07 22:30:21   1644s] Number of usable buffer cells above: 10
[12/07 22:30:21   1644s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3742.6M, EPOCH TIME: 1733628621.143258
[12/07 22:30:21   1644s] Found 0 hard placement blockage before merging.
[12/07 22:30:21   1644s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:3742.6M, EPOCH TIME: 1733628621.145108
[12/07 22:30:21   1644s] 
[12/07 22:30:21   1644s] Netlist preparation processing... 
[12/07 22:30:21   1644s] Removed 96 instances
[12/07 22:30:21   1644s] *info: Marking 0 isolation instances dont touch
[12/07 22:30:21   1644s] *info: Marking 0 level shifter instances dont touch
[12/07 22:30:22   1645s] Deleting 0 temporary hard placement blockage(s).
[12/07 22:30:22   1645s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3777.7M, EPOCH TIME: 1733628622.257069
[12/07 22:30:22   1645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:110489).
[12/07 22:30:22   1645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:22   1645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:22   1645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:22   1645s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.309, REAL:0.309, MEM:3692.7M, EPOCH TIME: 1733628622.566564
[12/07 22:30:22   1645s] TotalInstCnt at PhyDesignMc Destruction: 108553
[12/07 22:30:22   1645s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.2
[12/07 22:30:22   1645s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:27:25.5/0:27:31.3 (1.0), mem = 3692.7M
[12/07 22:30:22   1645s] 
[12/07 22:30:22   1645s] =============================================================================================
[12/07 22:30:22   1645s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[12/07 22:30:22   1645s] =============================================================================================
[12/07 22:30:22   1645s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:30:22   1645s] ---------------------------------------------------------------------------------------------
[12/07 22:30:22   1645s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  23.2 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 22:30:22   1645s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:30:22   1645s] [ PlacerInterfaceInit    ]      1   0:00:01.0  (  20.9 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 22:30:22   1645s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 22:30:22   1645s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  11.7 % )     0:00:01.6 /  0:00:01.6    1.0
[12/07 22:30:22   1645s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:30:22   1645s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 22:30:22   1645s] [ IncrDelayCalc          ]     10   0:00:00.6  (  13.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 22:30:22   1645s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:30:22   1645s] [ MISC                   ]          0:00:01.1  (  24.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 22:30:22   1645s] ---------------------------------------------------------------------------------------------
[12/07 22:30:22   1645s]  SimplifyNetlist #1 TOTAL           0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[12/07 22:30:22   1645s] ---------------------------------------------------------------------------------------------
[12/07 22:30:22   1645s] 
[12/07 22:30:22   1645s] *** Starting optimizing excluded clock nets MEM= 3692.7M) ***
[12/07 22:30:22   1645s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3692.7M) ***
[12/07 22:30:22   1645s] *** Starting optimizing excluded clock nets MEM= 3692.7M) ***
[12/07 22:30:22   1645s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3692.7M) ***
[12/07 22:30:23   1646s] Info: Done creating the CCOpt slew target map.
[12/07 22:30:23   1646s] Begin: GigaOpt high fanout net optimization
[12/07 22:30:23   1646s] GigaOpt HFN: use maxLocalDensity 1.2
[12/07 22:30:23   1646s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/07 22:30:23   1646s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:27:26.3/0:27:31.9 (1.0), mem = 3694.7M
[12/07 22:30:23   1646s] Info: 2028 nets with fixed/cover wires excluded.
[12/07 22:30:23   1646s] Info: 2032 clock nets excluded from IPO operation.
[12/07 22:30:23   1646s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.3
[12/07 22:30:23   1646s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 22:30:23   1646s] ### Creating PhyDesignMc. totSessionCpu=0:27:27 mem=3694.7M
[12/07 22:30:23   1646s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 22:30:23   1646s] OPERPROF: Starting DPlace-Init at level 1, MEM:3694.7M, EPOCH TIME: 1733628623.513517
[12/07 22:30:23   1646s] Processing tracks to init pin-track alignment.
[12/07 22:30:23   1646s] z: 2, totalTracks: 1
[12/07 22:30:23   1646s] z: 4, totalTracks: 1
[12/07 22:30:23   1646s] z: 6, totalTracks: 1
[12/07 22:30:23   1646s] z: 8, totalTracks: 1
[12/07 22:30:23   1646s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:30:23   1646s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:30:23   1646s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3694.7M, EPOCH TIME: 1733628623.591795
[12/07 22:30:23   1646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:23   1646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:23   1646s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:30:23   1646s] 
[12/07 22:30:23   1646s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:30:23   1646s] 
[12/07 22:30:23   1646s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 22:30:23   1646s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.107, REAL:0.107, MEM:3694.7M, EPOCH TIME: 1733628623.698871
[12/07 22:30:23   1646s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3694.7M, EPOCH TIME: 1733628623.698954
[12/07 22:30:23   1646s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3694.7M, EPOCH TIME: 1733628623.699302
[12/07 22:30:23   1646s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3694.7MB).
[12/07 22:30:23   1646s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.214, REAL:0.215, MEM:3694.7M, EPOCH TIME: 1733628623.728228
[12/07 22:30:24   1647s] TotalInstCnt at PhyDesignMc Initialization: 108553
[12/07 22:30:24   1647s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:27 mem=3694.7M
[12/07 22:30:24   1647s] ### Creating RouteCongInterface, started
[12/07 22:30:24   1648s] 
[12/07 22:30:24   1648s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 22:30:24   1648s] 
[12/07 22:30:24   1648s] #optDebug: {0, 1.000}
[12/07 22:30:24   1648s] ### Creating RouteCongInterface, finished
[12/07 22:30:24   1648s] {MG  {8 0 1.8 0.133366}  {9 0 17 1.25} }
[12/07 22:30:24   1648s] ### Creating LA Mngr. totSessionCpu=0:27:28 mem=3694.7M
[12/07 22:30:24   1648s] ### Creating LA Mngr, finished. totSessionCpu=0:27:28 mem=3694.7M
[12/07 22:30:28   1651s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 22:30:28   1651s] Total-nets :: 109851, Stn-nets :: 1272, ratio :: 1.15793 %, Total-len 6.75084e+06, Stn-len 183976
[12/07 22:30:28   1651s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3732.8M, EPOCH TIME: 1733628628.346107
[12/07 22:30:28   1651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:30:28   1651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:28   1651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:28   1651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:28   1651s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.282, REAL:0.283, MEM:3692.8M, EPOCH TIME: 1733628628.628798
[12/07 22:30:28   1651s] TotalInstCnt at PhyDesignMc Destruction: 108553
[12/07 22:30:28   1651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.3
[12/07 22:30:28   1651s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:27:31.6/0:27:37.3 (1.0), mem = 3692.8M
[12/07 22:30:28   1651s] 
[12/07 22:30:28   1651s] =============================================================================================
[12/07 22:30:28   1651s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[12/07 22:30:28   1651s] =============================================================================================
[12/07 22:30:28   1651s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:30:28   1651s] ---------------------------------------------------------------------------------------------
[12/07 22:30:28   1651s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:30:28   1651s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (  17.6 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 22:30:28   1651s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   9.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 22:30:28   1651s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:30:28   1651s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/07 22:30:28   1651s] [ MISC                   ]          0:00:03.9  (  72.2 % )     0:00:03.9 /  0:00:03.9    1.0
[12/07 22:30:28   1651s] ---------------------------------------------------------------------------------------------
[12/07 22:30:28   1651s]  DrvOpt #1 TOTAL                    0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.4    1.0
[12/07 22:30:28   1651s] ---------------------------------------------------------------------------------------------
[12/07 22:30:28   1651s] 
[12/07 22:30:28   1651s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/07 22:30:28   1651s] End: GigaOpt high fanout net optimization
[12/07 22:30:30   1653s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 22:30:30   1653s] Deleting Lib Analyzer.
[12/07 22:30:30   1653s] Begin: GigaOpt DRV Optimization
[12/07 22:30:30   1653s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/07 22:30:30   1653s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:27:33.8/0:27:39.5 (1.0), mem = 3702.4M
[12/07 22:30:30   1653s] Info: 2028 nets with fixed/cover wires excluded.
[12/07 22:30:31   1654s] Info: 2032 clock nets excluded from IPO operation.
[12/07 22:30:31   1654s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.4
[12/07 22:30:31   1654s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 22:30:31   1654s] ### Creating PhyDesignMc. totSessionCpu=0:27:34 mem=3702.4M
[12/07 22:30:31   1654s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 22:30:31   1654s] OPERPROF: Starting DPlace-Init at level 1, MEM:3702.4M, EPOCH TIME: 1733628631.052460
[12/07 22:30:31   1654s] Processing tracks to init pin-track alignment.
[12/07 22:30:31   1654s] z: 2, totalTracks: 1
[12/07 22:30:31   1654s] z: 4, totalTracks: 1
[12/07 22:30:31   1654s] z: 6, totalTracks: 1
[12/07 22:30:31   1654s] z: 8, totalTracks: 1
[12/07 22:30:31   1654s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:30:31   1654s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:30:31   1654s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3702.4M, EPOCH TIME: 1733628631.131452
[12/07 22:30:31   1654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:31   1654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:30:31   1654s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:30:31   1654s] 
[12/07 22:30:31   1654s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:30:31   1654s] 
[12/07 22:30:31   1654s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 22:30:31   1654s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.107, REAL:0.107, MEM:3702.4M, EPOCH TIME: 1733628631.238900
[12/07 22:30:31   1654s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3702.4M, EPOCH TIME: 1733628631.238988
[12/07 22:30:31   1654s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3702.4M, EPOCH TIME: 1733628631.239355
[12/07 22:30:31   1654s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3702.4MB).
[12/07 22:30:31   1654s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.215, REAL:0.216, MEM:3702.4M, EPOCH TIME: 1733628631.268200
[12/07 22:30:32   1655s] TotalInstCnt at PhyDesignMc Initialization: 108553
[12/07 22:30:32   1655s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:35 mem=3702.4M
[12/07 22:30:32   1655s] ### Creating RouteCongInterface, started
[12/07 22:30:32   1655s] 
[12/07 22:30:32   1655s] Creating Lib Analyzer ...
[12/07 22:30:32   1655s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 22:30:32   1655s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 22:30:32   1655s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 22:30:32   1655s] 
[12/07 22:30:32   1655s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:30:32   1655s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:36 mem=3702.4M
[12/07 22:30:33   1656s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:36 mem=3702.4M
[12/07 22:30:33   1656s] Creating Lib Analyzer, finished. 
[12/07 22:30:33   1656s] 
[12/07 22:30:33   1656s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 22:30:33   1656s] 
[12/07 22:30:33   1656s] #optDebug: {0, 1.000}
[12/07 22:30:33   1656s] ### Creating RouteCongInterface, finished
[12/07 22:30:33   1656s] {MG  {8 0 1.8 0.133366}  {9 0 17 1.25} }
[12/07 22:30:33   1656s] ### Creating LA Mngr. totSessionCpu=0:27:37 mem=3702.4M
[12/07 22:30:33   1656s] ### Creating LA Mngr, finished. totSessionCpu=0:27:37 mem=3702.4M
[12/07 22:30:36   1659s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 22:30:36   1659s] [GPS-DRV] maxDensity (design): 0.95
[12/07 22:30:36   1659s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 22:30:36   1659s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/07 22:30:36   1659s] [GPS-DRV] All active and enabled setup views
[12/07 22:30:36   1659s] [GPS-DRV]     view_functional_wcl_slow
[12/07 22:30:36   1659s] [GPS-DRV]     view_functional_wcl_fast
[12/07 22:30:36   1659s] [GPS-DRV]     view_functional_wcl_typical
[12/07 22:30:36   1659s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 22:30:36   1659s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 22:30:36   1659s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 22:30:36   1659s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 22:30:36   1659s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 22:30:36   1659s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3759.7M, EPOCH TIME: 1733628636.214175
[12/07 22:30:36   1659s] Found 0 hard placement blockage before merging.
[12/07 22:30:36   1659s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:3759.7M, EPOCH TIME: 1733628636.215906
[12/07 22:30:37   1660s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 22:30:37   1660s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 22:30:37   1660s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 22:30:37   1660s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 22:30:37   1660s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 22:30:38   1661s] Info: violation cost 2630858.750000 (cap = 28657.607422, tran = 2602183.750000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 22:30:38   1661s] | 18630|156568|  -184.63|  5798| 15746|    -0.27|     0|     0|     0|     0|   -62.52|-1.66e+06|       0|       0|       0| 34.69%|          |         |
[12/07 22:37:33   2075s] Info: violation cost 722460.312500 (cap = 6385.360840, tran = 716071.000000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 22:37:33   2075s] |  6730| 51762|  -150.18|  1094|  3013|    -0.26|     0|     0|     0|     0|   -47.45|-4.32e+05|    4774|    3108|    2966| 35.78%|   0:06:55|  4054.0M|
[12/07 22:39:59   2221s] Info: violation cost 404575.781250 (cap = 2313.722656, tran = 402257.031250, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 22:39:59   2221s] |  3985| 29388|  -150.18|   451|  1264|    -0.26|     0|     0|     0|     0|   -44.66|-2.03e+05|     841|     566|     962| 36.02%|   0:02:26|  4073.1M|
[12/07 22:41:14   2295s] Info: violation cost 361243.218750 (cap = 1670.816528, tran = 359567.125000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 22:41:14   2296s] |  3558| 21918|  -150.18|   282|   803|    -0.26|     0|     0|     0|     0|   -43.60|-1.76e+05|     158|      46|     319| 36.09%|   0:01:15|  4073.1M|
[12/07 22:41:14   2296s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 22:41:14   2296s] 
[12/07 22:41:14   2296s] ###############################################################################
[12/07 22:41:14   2296s] #
[12/07 22:41:14   2296s] #  Large fanout net report:  
[12/07 22:41:14   2296s] #     - there are 181 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/07 22:41:14   2296s] #     - current density: 36.09
[12/07 22:41:14   2296s] #
[12/07 22:41:14   2296s] #  List of high fanout nets:
[12/07 22:41:14   2296s] #        Net(1):  rst: (fanouts = 496)
[12/07 22:41:14   2296s] #        Net(2):  ys[3].xs[3].torus_switch_xy/FE_DBTN15_rst: (fanouts = 112)
[12/07 22:41:14   2296s] #        Net(3):  ys[0].xs[1].torus_switch_xy/FE_DBTN1_rst: (fanouts = 106)
[12/07 22:41:14   2296s] #        Net(4):  ys[1].xs[3].torus_switch_xy/FE_DBTN7_rst: (fanouts = 99)
[12/07 22:41:14   2296s] #        Net(5):  ys[0].xs[1].torus_switch_xy/west_conn_rx/FE_OFN8885_yss_0__xss_0__noc_if_inst_conn_packet_payload__data__3: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(6):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN8860_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__29: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(7):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6967_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__14: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(8):  ys[2].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6389_yss_2__xss_1__noc_if_inst_conn_packet_payload__data__18: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(9):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN6023_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__27: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(10):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5489_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__7: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(11):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5452_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__27: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(12):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5401_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__7: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(13):  ys[1].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5390_yss_1__xss_0__noc_if_inst_conn_packet_payload__data__10: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(14):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5376_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__31: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(15):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5322_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__27: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(16):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5256_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__15: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(17):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4846_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__12: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(18):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4833_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__18: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(19):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4828_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__31: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(20):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4808_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__11: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(21):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4800_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__19: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(22):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4799_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__12: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(23):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4772_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__16: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(24):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4761_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__28: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(25):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4716_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__14: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(26):  ys[0].xs[1].torus_switch_xy/west_conn_rx/FE_OFN4665_yss_0__xss_0__noc_if_inst_conn_packet_payload__data__8: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(27):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4638_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__5: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(28):  yss[0].xss[3].noc_if_inst_conn.packet[payload][data][21]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(29):  yss[0].xss[3].noc_if_inst_conn.packet[payload][data][14]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(30):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][30]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(31):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][28]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(32):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][27]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(33):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][25]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(34):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][19]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(35):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][18]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(36):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][17]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(37):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][16]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(38):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][14]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(39):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][5]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(40):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][2]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(41):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][0]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(42):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][25]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(43):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][21]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(44):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][19]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(45):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][17]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(46):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][16]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(47):  yss[0].xss[2].noc_if_inst_conn.packet[payload][data][27]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(48):  yss[0].xss[2].noc_if_inst_conn.packet[payload][data][19]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(49):  yss[0].xss[2].noc_if_inst_conn.packet[payload][data][18]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(50):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][30]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(51):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][29]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(52):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][28]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(53):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][25]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(54):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][23]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(55):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][20]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(56):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][17]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(57):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][15]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(58):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][12]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(59):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][5]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(60):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][4]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(61):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][3]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(62):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][1]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(63):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][31]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(64):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][28]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(65):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][27]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(66):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][25]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(67):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][20]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(68):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][18]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(69):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][16]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(70):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][15]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(71):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][13]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(72):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][12]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(73):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][11]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(74):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][8]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(75):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][3]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(76):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][2]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(77):  yss[1].xss[1].noc_if_inst_conn.packet[payload][data][31]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(78):  yss[1].xss[1].noc_if_inst_conn.packet[payload][data][28]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(79):  yss[1].xss[1].noc_if_inst_conn.packet[payload][data][27]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(80):  yss[1].xss[1].noc_if_inst_conn.packet[payload][data][26]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(81):  yss[1].xss[1].noc_if_inst_conn.packet[payload][data][18]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(82):  yss[1].xss[1].noc_if_inst_conn.packet[payload][data][17]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(83):  yss[1].xss[1].noc_if_inst_conn.packet[payload][data][10]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(84):  yss[1].xss[1].noc_if_inst_conn.packet[payload][data][2]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(85):  yss[1].xss[1].noc_if_inst_conn.packet[payload][data][1]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(86):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][30]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(87):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][29]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(88):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][28]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(89):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][27]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(90):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][26]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(91):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][25]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(92):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][23]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(93):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][22]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(94):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][21]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(95):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][20]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(96):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][19]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(97):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][18]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(98):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][14]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(99):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][12]: (fanouts = 96)
[12/07 22:41:14   2296s] #        Net(100):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][11]: (fanouts = 96)
[12/07 22:41:14   2296s] #
[12/07 22:41:14   2296s] ###############################################################################
[12/07 22:41:14   2296s] Bottom Preferred Layer:
[12/07 22:41:14   2296s] +-----------+------------+------------+----------+
[12/07 22:41:14   2296s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 22:41:14   2296s] +-----------+------------+------------+----------+
[12/07 22:41:14   2296s] | M3 (z=3)  |          0 |       2032 | default  |
[12/07 22:41:14   2296s] | M8 (z=8)  |       1639 |          0 | default  |
[12/07 22:41:14   2296s] +-----------+------------+------------+----------+
[12/07 22:41:14   2296s] Via Pillar Rule:
[12/07 22:41:14   2296s]     None
[12/07 22:41:15   2297s] 
[12/07 22:41:15   2297s] 
[12/07 22:41:15   2297s] =======================================================================
[12/07 22:41:15   2297s]                 Reasons for remaining drv violations
[12/07 22:41:15   2297s] =======================================================================
[12/07 22:41:15   2297s] *info: Total 3575 net(s) have violations which can't be fixed by DRV optimization.
[12/07 22:41:15   2297s] 
[12/07 22:41:15   2297s] MultiBuffering failure reasons
[12/07 22:41:15   2297s] ------------------------------------------------
[12/07 22:41:15   2297s] *info:   172 net(s): Could not be fixed because the routing congestion check has rejected the solution.
[12/07 22:41:15   2297s] *info:  2247 net(s): Could not be fixed because the gain is not enough.
[12/07 22:41:15   2297s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/07 22:41:15   2297s] *info:  1056 net(s): Could not be fixed because of exceeding max local density.
[12/07 22:41:15   2297s] *info:     1 net(s): Could not be fixed because usable cell area larger than available area.
[12/07 22:41:15   2297s] *info:    98 net(s): Could not be fixed because buffering engine can't find a solution.
[12/07 22:41:15   2297s] 
[12/07 22:41:15   2297s] *info: Total 69 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/07 22:41:15   2297s] 
[12/07 22:41:15   2297s] 
[12/07 22:41:15   2297s] *** Finish DRV Fixing (cpu=0:10:38 real=0:10:39 mem=4073.1M) ***
[12/07 22:41:15   2297s] 
[12/07 22:41:15   2297s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4073.1M, EPOCH TIME: 1733629275.489073
[12/07 22:41:15   2297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120008).
[12/07 22:41:15   2297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:15   2297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:15   2297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:15   2297s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.360, REAL:0.361, MEM:3831.1M, EPOCH TIME: 1733629275.850125
[12/07 22:41:15   2297s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3831.1M, EPOCH TIME: 1733629275.966037
[12/07 22:41:15   2297s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3831.1M, EPOCH TIME: 1733629275.966139
[12/07 22:41:16   2297s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3831.1M, EPOCH TIME: 1733629276.061937
[12/07 22:41:16   2297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:16   2297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:16   2297s] 
[12/07 22:41:16   2297s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:41:16   2297s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.114, REAL:0.115, MEM:3831.1M, EPOCH TIME: 1733629276.176445
[12/07 22:41:16   2297s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3831.1M, EPOCH TIME: 1733629276.176537
[12/07 22:41:16   2297s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3831.1M, EPOCH TIME: 1733629276.176923
[12/07 22:41:16   2297s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3831.1M, EPOCH TIME: 1733629276.208558
[12/07 22:41:16   2297s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:3831.1M, EPOCH TIME: 1733629276.210628
[12/07 22:41:16   2297s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.244, REAL:0.245, MEM:3831.1M, EPOCH TIME: 1733629276.210707
[12/07 22:41:16   2297s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.244, REAL:0.245, MEM:3831.1M, EPOCH TIME: 1733629276.210740
[12/07 22:41:16   2297s] TDRefine: refinePlace mode is spiral
[12/07 22:41:16   2297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.6
[12/07 22:41:16   2297s] OPERPROF: Starting RefinePlace at level 1, MEM:3831.1M, EPOCH TIME: 1733629276.210816
[12/07 22:41:16   2297s] *** Starting refinePlace (0:38:18 mem=3831.1M) ***
[12/07 22:41:16   2298s] Total net bbox length = 5.606e+06 (2.886e+06 2.720e+06) (ext = 1.548e+04)
[12/07 22:41:16   2298s] 
[12/07 22:41:16   2298s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:41:16   2298s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:41:16   2298s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:41:16   2298s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:41:16   2298s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3831.1M, EPOCH TIME: 1733629276.392575
[12/07 22:41:16   2298s] Starting refinePlace ...
[12/07 22:41:16   2298s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:41:16   2298s] One DDP V2 for no tweak run.
[12/07 22:41:16   2298s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:41:16   2298s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3853.8M, EPOCH TIME: 1733629276.718951
[12/07 22:41:16   2298s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:41:16   2298s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3853.8M, EPOCH TIME: 1733629276.719046
[12/07 22:41:16   2298s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.011, REAL:0.011, MEM:3853.8M, EPOCH TIME: 1733629276.730436
[12/07 22:41:16   2298s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3853.8M, EPOCH TIME: 1733629276.730526
[12/07 22:41:16   2298s] DDP markSite nrRow 831 nrJob 831
[12/07 22:41:16   2298s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:3853.8M, EPOCH TIME: 1733629276.750594
[12/07 22:41:16   2298s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:3853.8M, EPOCH TIME: 1733629276.750702
[12/07 22:41:16   2298s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 22:41:16   2298s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3869.8M, EPOCH TIME: 1733629276.941904
[12/07 22:41:16   2298s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3869.8M, EPOCH TIME: 1733629276.941970
[12/07 22:41:16   2298s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 22:41:16   2298s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3869.8M, EPOCH TIME: 1733629276.954242
[12/07 22:41:16   2298s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3869.8M, EPOCH TIME: 1733629276.954304
[12/07 22:41:17   2298s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.106, REAL:0.106, MEM:3869.8M, EPOCH TIME: 1733629277.060365
[12/07 22:41:17   2298s] ** Cut row section cpu time 0:00:00.1.
[12/07 22:41:17   2298s]  ** Cut row section real time 0:00:01.0.
[12/07 22:41:17   2298s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.107, REAL:0.107, MEM:3869.8M, EPOCH TIME: 1733629277.061509
[12/07 22:41:19   2301s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 22:41:19   2301s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.1, real=0:00:03.0, mem=3869.8MB) @(0:38:18 - 0:38:21).
[12/07 22:41:19   2301s] Move report: preRPlace moves 93061 insts, mean move: 2.01 um, max move: 17.00 um 
[12/07 22:41:19   2301s] 	Max move on inst (ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[31][6]): (950.40, 1326.80) --> (938.80, 1321.40)
[12/07 22:41:19   2301s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/07 22:41:19   2301s] wireLenOptFixPriorityInst 58160 inst fixed
[12/07 22:41:19   2301s] 
[12/07 22:41:19   2301s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 22:41:24   2306s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 22:41:24   2306s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 22:41:24   2306s] Move report: legalization moves 13251 insts, mean move: 8.96 um, max move: 234.80 um spiral
[12/07 22:41:24   2306s] 	Max move on inst (ys[2].xs[2].msg_txrx[19].south_tx): (1433.12, 1494.20) --> (1433.92, 1260.20)
[12/07 22:41:24   2306s] [CPU] RefinePlace/Spiral (cpu=0:00:02.2, real=0:00:03.0)
[12/07 22:41:24   2306s] [CPU] RefinePlace/Commit (cpu=0:00:02.7, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:02.0), leftOver(cpu=0:00:00.3, real=0:00:00.0)
[12/07 22:41:24   2306s] [CPU] RefinePlace/Legalization (cpu=0:00:05.2, real=0:00:05.0, mem=3853.8MB) @(0:38:21 - 0:38:27).
[12/07 22:41:24   2306s] Move report: Detail placement moves 96640 insts, mean move: 3.01 um, max move: 234.80 um 
[12/07 22:41:24   2306s] 	Max move on inst (ys[2].xs[2].msg_txrx[19].south_tx): (1433.12, 1494.20) --> (1433.92, 1260.20)
[12/07 22:41:24   2306s] 	Runtime: CPU: 0:00:08.5 REAL: 0:00:08.0 MEM: 3853.8MB
[12/07 22:41:24   2306s] Statistics of distance of Instance movement in refine placement:
[12/07 22:41:24   2306s]   maximum (X+Y) =       234.80 um
[12/07 22:41:24   2306s]   inst (ys[2].xs[2].msg_txrx[19].south_tx) with max move: (1433.12, 1494.2) -> (1433.92, 1260.2)
[12/07 22:41:24   2306s]   mean    (X+Y) =         3.01 um
[12/07 22:41:24   2306s] Summary Report:
[12/07 22:41:24   2306s] Instances move: 96640 (out of 116015 movable)
[12/07 22:41:24   2306s] Instances flipped: 0
[12/07 22:41:24   2306s] Mean displacement: 3.01 um
[12/07 22:41:24   2306s] Max displacement: 234.80 um (Instance: ys[2].xs[2].msg_txrx[19].south_tx) (1433.12, 1494.2) -> (1433.92, 1260.2)
[12/07 22:41:24   2306s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 22:41:24   2306s] Total instances moved : 96640
[12/07 22:41:24   2306s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.521, REAL:8.513, MEM:3853.8M, EPOCH TIME: 1733629284.905129
[12/07 22:41:24   2306s] Total net bbox length = 5.815e+06 (2.999e+06 2.817e+06) (ext = 1.544e+04)
[12/07 22:41:24   2306s] Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 3853.8MB
[12/07 22:41:24   2306s] [CPU] RefinePlace/total (cpu=0:00:08.7, real=0:00:08.0, mem=3853.8MB) @(0:38:18 - 0:38:27).
[12/07 22:41:24   2306s] *** Finished refinePlace (0:38:27 mem=3853.8M) ***
[12/07 22:41:24   2306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.6
[12/07 22:41:24   2306s] OPERPROF: Finished RefinePlace at level 1, CPU:8.753, REAL:8.745, MEM:3853.8M, EPOCH TIME: 1733629284.956083
[12/07 22:41:25   2307s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3853.8M, EPOCH TIME: 1733629285.448489
[12/07 22:41:25   2307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120008).
[12/07 22:41:25   2307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:25   2307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:25   2307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:25   2307s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.329, REAL:0.330, MEM:3820.8M, EPOCH TIME: 1733629285.778689
[12/07 22:41:25   2307s] *** maximum move = 234.80 um ***
[12/07 22:41:26   2307s] *** Finished re-routing un-routed nets (3820.8M) ***
[12/07 22:41:39   2320s] OPERPROF: Starting DPlace-Init at level 1, MEM:3820.8M, EPOCH TIME: 1733629299.024982
[12/07 22:41:39   2320s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3820.8M, EPOCH TIME: 1733629299.120106
[12/07 22:41:39   2320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:39   2320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:39   2320s] 
[12/07 22:41:39   2320s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:41:39   2320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.114, REAL:0.115, MEM:3820.8M, EPOCH TIME: 1733629299.234846
[12/07 22:41:39   2320s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3820.8M, EPOCH TIME: 1733629299.234944
[12/07 22:41:39   2320s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3836.8M, EPOCH TIME: 1733629299.235853
[12/07 22:41:39   2320s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3836.8M, EPOCH TIME: 1733629299.267676
[12/07 22:41:39   2320s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:3836.8M, EPOCH TIME: 1733629299.269864
[12/07 22:41:39   2320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.244, REAL:0.245, MEM:3836.8M, EPOCH TIME: 1733629299.269941
[12/07 22:41:40   2321s] 
[12/07 22:41:40   2321s] *** Finish Physical Update (cpu=0:00:24.7 real=0:00:25.0 mem=3836.8M) ***
[12/07 22:41:43   2325s] Deleting 0 temporary hard placement blockage(s).
[12/07 22:41:43   2325s] Total-nets :: 119344, Stn-nets :: 21198, ratio :: 17.7621 %, Total-len 6.8085e+06, Stn-len 2.60836e+06
[12/07 22:41:43   2325s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3817.7M, EPOCH TIME: 1733629303.541400
[12/07 22:41:43   2325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:41:43   2325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:43   2325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:43   2325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:41:43   2325s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.302, REAL:0.303, MEM:3732.7M, EPOCH TIME: 1733629303.844012
[12/07 22:41:43   2325s] TotalInstCnt at PhyDesignMc Destruction: 118046
[12/07 22:41:43   2325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.4
[12/07 22:41:43   2325s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:11:11.7/0:11:13.1 (1.0), totSession cpu/real = 0:38:45.5/0:38:52.5 (1.0), mem = 3732.7M
[12/07 22:41:43   2325s] 
[12/07 22:41:43   2325s] =============================================================================================
[12/07 22:41:43   2325s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.17-s075_1
[12/07 22:41:43   2325s] =============================================================================================
[12/07 22:41:43   2325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:41:43   2325s] ---------------------------------------------------------------------------------------------
[12/07 22:41:43   2325s] [ SlackTraversorInit     ]      2   0:00:04.1  (   0.6 % )     0:00:04.1 /  0:00:04.1    1.0
[12/07 22:41:43   2325s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 22:41:43   2325s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:41:43   2325s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 22:41:43   2325s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 22:41:43   2325s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   0.1 % )     0:00:01.5 /  0:00:01.5    1.0
[12/07 22:41:43   2325s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:41:43   2325s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:10:37.2 /  0:10:36.0    1.0
[12/07 22:41:43   2325s] [ OptSingleIteration     ]      3   0:00:00.1  (   0.0 % )     0:10:33.2 /  0:10:32.0    1.0
[12/07 22:41:43   2325s] [ OptGetWeight           ]     29   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:41:43   2325s] [ OptEval                ]     29   0:07:39.4  (  68.3 % )     0:07:39.4 /  0:07:38.6    1.0
[12/07 22:41:43   2325s] [ OptCommit              ]     29   0:00:06.3  (   0.9 % )     0:00:06.3 /  0:00:06.2    1.0
[12/07 22:41:43   2325s] [ PostCommitDelayUpdate  ]     27   0:00:05.2  (   0.8 % )     0:01:57.7 /  0:01:57.5    1.0
[12/07 22:41:43   2325s] [ IncrDelayCalc          ]    247   0:01:52.6  (  16.7 % )     0:01:52.6 /  0:01:52.4    1.0
[12/07 22:41:43   2325s] [ DrvFindVioNets         ]      4   0:00:02.7  (   0.4 % )     0:00:02.7 /  0:00:02.7    1.0
[12/07 22:41:43   2325s] [ DrvComputeSummary      ]      4   0:00:01.3  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[12/07 22:41:43   2325s] [ RefinePlace            ]      1   0:00:22.2  (   3.3 % )     0:00:24.7 /  0:00:24.7    1.0
[12/07 22:41:43   2325s] [ TimingUpdate           ]      1   0:00:02.6  (   0.4 % )     0:00:02.6 /  0:00:02.6    1.0
[12/07 22:41:43   2325s] [ IncrTimingUpdate       ]     27   0:00:49.7  (   7.4 % )     0:00:49.7 /  0:00:49.6    1.0
[12/07 22:41:43   2325s] [ MISC                   ]          0:00:04.3  (   0.6 % )     0:00:04.3 /  0:00:04.3    1.0
[12/07 22:41:43   2325s] ---------------------------------------------------------------------------------------------
[12/07 22:41:43   2325s]  DrvOpt #2 TOTAL                    0:11:13.1  ( 100.0 % )     0:11:13.1 /  0:11:11.7    1.0
[12/07 22:41:43   2325s] ---------------------------------------------------------------------------------------------
[12/07 22:41:43   2325s] 
[12/07 22:41:43   2325s] End: GigaOpt DRV Optimization
[12/07 22:41:43   2325s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/07 22:41:43   2325s] **optDesign ... cpu = 0:13:20, real = 0:13:21, mem = 3427.1M, totSessionCpu=0:38:46 **
[12/07 22:42:00   2341s] Deleting Lib Analyzer.
[12/07 22:42:00   2341s] 
[12/07 22:42:00   2341s] Optimization is working on the following views:
[12/07 22:42:00   2341s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast 
[12/07 22:42:00   2341s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast 
[12/07 22:42:00   2341s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 22:42:00   2341s] Begin: GigaOpt Global Optimization
[12/07 22:42:00   2341s] *info: use new DP (enabled)
[12/07 22:42:00   2341s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/07 22:42:00   2341s] Info: 2028 nets with fixed/cover wires excluded.
[12/07 22:42:00   2342s] Info: 2032 clock nets excluded from IPO operation.
[12/07 22:42:00   2342s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:39:02.1/0:39:09.1 (1.0), mem = 3789.7M
[12/07 22:42:00   2342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.5
[12/07 22:42:00   2342s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 22:42:00   2342s] ### Creating PhyDesignMc. totSessionCpu=0:39:02 mem=3789.7M
[12/07 22:42:00   2342s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 22:42:00   2342s] OPERPROF: Starting DPlace-Init at level 1, MEM:3789.7M, EPOCH TIME: 1733629320.384144
[12/07 22:42:00   2342s] Processing tracks to init pin-track alignment.
[12/07 22:42:00   2342s] z: 2, totalTracks: 1
[12/07 22:42:00   2342s] z: 4, totalTracks: 1
[12/07 22:42:00   2342s] z: 6, totalTracks: 1
[12/07 22:42:00   2342s] z: 8, totalTracks: 1
[12/07 22:42:00   2342s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:42:00   2342s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:42:00   2342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3789.7M, EPOCH TIME: 1733629320.478348
[12/07 22:42:00   2342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:42:00   2342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:42:00   2342s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:42:00   2342s] 
[12/07 22:42:00   2342s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:42:00   2342s] 
[12/07 22:42:00   2342s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 22:42:00   2342s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.115, REAL:0.115, MEM:3789.7M, EPOCH TIME: 1733629320.593766
[12/07 22:42:00   2342s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3789.7M, EPOCH TIME: 1733629320.593857
[12/07 22:42:00   2342s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3789.7M, EPOCH TIME: 1733629320.594387
[12/07 22:42:00   2342s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3789.7MB).
[12/07 22:42:00   2342s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.241, REAL:0.242, MEM:3789.7M, EPOCH TIME: 1733629320.625752
[12/07 22:42:01   2343s] TotalInstCnt at PhyDesignMc Initialization: 118046
[12/07 22:42:01   2343s] ### Creating PhyDesignMc, finished. totSessionCpu=0:39:03 mem=3789.7M
[12/07 22:42:01   2343s] ### Creating RouteCongInterface, started
[12/07 22:42:01   2343s] 
[12/07 22:42:01   2343s] Creating Lib Analyzer ...
[12/07 22:42:01   2343s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 22:42:01   2343s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 22:42:01   2343s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 22:42:01   2343s] 
[12/07 22:42:01   2343s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:42:02   2343s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:39:04 mem=3789.7M
[12/07 22:42:02   2344s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:39:04 mem=3789.7M
[12/07 22:42:02   2344s] Creating Lib Analyzer, finished. 
[12/07 22:42:02   2344s] 
[12/07 22:42:02   2344s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 22:42:02   2344s] 
[12/07 22:42:02   2344s] #optDebug: {0, 1.000}
[12/07 22:42:02   2344s] ### Creating RouteCongInterface, finished
[12/07 22:42:02   2344s] {MG  {8 0 1.8 0.133366}  {9 0 17 1.25} }
[12/07 22:42:02   2344s] ### Creating LA Mngr. totSessionCpu=0:39:05 mem=3789.7M
[12/07 22:42:02   2344s] ### Creating LA Mngr, finished. totSessionCpu=0:39:05 mem=3789.7M
[12/07 22:42:03   2345s] *info: 2032 clock nets excluded
[12/07 22:42:03   2345s] *info: 1282 no-driver nets excluded.
[12/07 22:42:03   2345s] *info: 2028 nets with fixed/cover wires excluded.
[12/07 22:42:05   2347s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3808.8M, EPOCH TIME: 1733629325.782688
[12/07 22:42:05   2347s] Found 0 hard placement blockage before merging.
[12/07 22:42:05   2347s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3808.8M, EPOCH TIME: 1733629325.786145
[12/07 22:42:08   2350s] ** GigaOpt Global Opt WNS Slack -48.016  TNS Slack -192155.671 
[12/07 22:42:08   2350s] +--------+-----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 22:42:08   2350s] |  WNS   |    TNS    | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/07 22:42:08   2350s] +--------+-----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 22:42:08   2350s] | -48.016|-192155.671|   36.09%|   0:00:00.0| 3808.8M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:42:08   2350s] |        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][20]/D             |
[12/07 22:43:01   2402s] | -47.758|-112652.906|   36.04%|   0:00:53.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:43:01   2402s] |        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][20]/D             |
[12/07 22:43:16   2418s] | -32.738| -83457.000|   36.10%|   0:00:15.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:43:16   2418s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:43:19   2420s] | -32.738| -83457.000|   36.10%|   0:00:03.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:43:19   2420s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:46:35   2616s] | -31.767| -79200.422|   36.41%|   0:03:16.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:46:35   2616s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:47:21   2661s] | -31.630| -78825.383|   36.42%|   0:00:46.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:47:21   2661s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:47:29   2669s] | -31.532| -78483.117|   36.44%|   0:00:08.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:47:29   2669s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:47:30   2671s] | -31.532| -78483.117|   36.44%|   0:00:01.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:47:30   2671s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:49:40   2801s] | -31.323| -77569.719|   36.61%|   0:02:10.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:49:40   2801s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:50:12   2832s] | -31.215| -77118.781|   36.63%|   0:00:32.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:50:12   2832s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:50:19   2839s] | -31.215| -77016.773|   36.64%|   0:00:07.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:50:19   2839s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:50:21   2841s] | -31.215| -77016.773|   36.64%|   0:00:02.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:50:21   2841s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:51:23   2904s] | -31.148| -76714.906|   36.81%|   0:01:02.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:51:23   2904s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:51:57   2938s] | -31.105| -76542.547|   36.83%|   0:00:34.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:51:57   2938s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:52:03   2943s] | -31.105| -76522.656|   36.84%|   0:00:06.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:52:03   2943s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:52:05   2945s] | -31.105| -76522.656|   36.84%|   0:00:02.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:52:05   2945s] |        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
[12/07 22:52:50   2990s] | -31.023| -76336.656|   36.94%|   0:00:45.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:52:50   2990s] |        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
[12/07 22:53:24   3024s] | -31.023| -76230.961|   36.96%|   0:00:34.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:53:24   3024s] |        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
[12/07 22:53:29   3030s] | -31.023| -76229.750|   36.97%|   0:00:05.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:53:29   3030s] |        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
[12/07 22:53:31   3031s] | -31.023| -76229.750|   36.97%|   0:00:02.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:53:31   3031s] |        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
[12/07 22:54:10   3070s] | -31.016| -76200.336|   37.06%|   0:00:39.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:54:10   3070s] |        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
[12/07 22:54:49   3109s] | -31.016| -76150.500|   37.08%|   0:00:39.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:54:49   3109s] |        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
[12/07 22:54:49   3109s] +--------+-----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 22:54:49   3109s] 
[12/07 22:54:49   3109s] *** Finish post-CTS Global Setup Fixing (cpu=0:12:39 real=0:12:41 mem=4048.1M) ***
[12/07 22:54:49   3109s] 
[12/07 22:54:49   3109s] *** Finish post-CTS Setup Fixing (cpu=0:12:39 real=0:12:41 mem=4048.1M) ***
[12/07 22:54:49   3109s] Deleting 0 temporary hard placement blockage(s).
[12/07 22:54:49   3109s] Bottom Preferred Layer:
[12/07 22:54:49   3109s] +-----------+------------+------------+----------+
[12/07 22:54:49   3109s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 22:54:49   3109s] +-----------+------------+------------+----------+
[12/07 22:54:49   3109s] | M3 (z=3)  |          0 |       2032 | default  |
[12/07 22:54:49   3109s] | M8 (z=8)  |       1639 |          0 | default  |
[12/07 22:54:49   3109s] +-----------+------------+------------+----------+
[12/07 22:54:49   3109s] Via Pillar Rule:
[12/07 22:54:49   3109s]     None
[12/07 22:54:49   3109s] ** GigaOpt Global Opt End WNS Slack -31.016  TNS Slack -76150.497 
[12/07 22:54:50   3109s] Total-nets :: 119971, Stn-nets :: 22554, ratio :: 18.7995 %, Total-len 6.82531e+06, Stn-len 2.76119e+06
[12/07 22:54:50   3109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4029.0M, EPOCH TIME: 1733630090.105842
[12/07 22:54:50   3109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120623).
[12/07 22:54:50   3109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:54:50   3110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:54:50   3110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:54:50   3110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.346, REAL:0.347, MEM:3740.0M, EPOCH TIME: 1733630090.453086
[12/07 22:54:50   3110s] TotalInstCnt at PhyDesignMc Destruction: 118673
[12/07 22:54:50   3110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.5
[12/07 22:54:50   3110s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:12:48.2/0:12:50.1 (1.0), totSession cpu/real = 0:51:50.3/0:51:59.1 (1.0), mem = 3740.0M
[12/07 22:54:50   3110s] 
[12/07 22:54:50   3110s] =============================================================================================
[12/07 22:54:50   3110s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.17-s075_1
[12/07 22:54:50   3110s] =============================================================================================
[12/07 22:54:50   3110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:54:50   3110s] ---------------------------------------------------------------------------------------------
[12/07 22:54:50   3110s] [ SlackTraversorInit     ]      1   0:00:01.8  (   0.2 % )     0:00:01.8 /  0:00:01.8    1.0
[12/07 22:54:50   3110s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 22:54:50   3110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:54:50   3110s] [ PlacerInterfaceInit    ]      1   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 22:54:50   3110s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 22:54:50   3110s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   0.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/07 22:54:50   3110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:54:50   3110s] [ BottleneckAnalyzerInit ]      6   0:00:33.1  (   4.3 % )     0:00:33.1 /  0:00:33.1    1.0
[12/07 22:54:50   3110s] [ TransformInit          ]      1   0:00:02.9  (   0.4 % )     0:00:02.9 /  0:00:02.9    1.0
[12/07 22:54:50   3110s] [ OptSingleIteration     ]     21   0:00:00.7  (   0.1 % )     0:12:06.8 /  0:12:05.0    1.0
[12/07 22:54:50   3110s] [ OptGetWeight           ]     21   0:00:01.1  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 22:54:50   3110s] [ OptEval                ]     21   0:08:15.6  (  64.4 % )     0:08:15.6 /  0:08:14.3    1.0
[12/07 22:54:50   3110s] [ OptCommit              ]     21   0:00:38.1  (   4.9 % )     0:00:38.1 /  0:00:38.0    1.0
[12/07 22:54:50   3110s] [ PostCommitDelayUpdate  ]     21   0:00:06.1  (   0.8 % )     0:01:44.0 /  0:01:43.7    1.0
[12/07 22:54:50   3110s] [ IncrDelayCalc          ]    248   0:01:37.9  (  12.7 % )     0:01:37.9 /  0:01:37.6    1.0
[12/07 22:54:50   3110s] [ SetupOptGetWorkingSet  ]     21   0:00:15.9  (   2.1 % )     0:00:15.9 /  0:00:15.9    1.0
[12/07 22:54:50   3110s] [ SetupOptGetActiveNode  ]     21   0:00:03.6  (   0.5 % )     0:00:03.6 /  0:00:03.6    1.0
[12/07 22:54:50   3110s] [ SetupOptSlackGraph     ]     21   0:00:20.6  (   2.7 % )     0:00:20.6 /  0:00:20.6    1.0
[12/07 22:54:50   3110s] [ IncrTimingUpdate       ]     16   0:00:47.0  (   6.1 % )     0:00:47.0 /  0:00:46.9    1.0
[12/07 22:54:50   3110s] [ MISC                   ]          0:00:02.7  (   0.4 % )     0:00:02.7 /  0:00:02.7    1.0
[12/07 22:54:50   3110s] ---------------------------------------------------------------------------------------------
[12/07 22:54:50   3110s]  GlobalOpt #1 TOTAL                 0:12:50.1  ( 100.0 % )     0:12:50.1 /  0:12:48.2    1.0
[12/07 22:54:50   3110s] ---------------------------------------------------------------------------------------------
[12/07 22:54:50   3110s] 
[12/07 22:54:50   3110s] End: GigaOpt Global Optimization
[12/07 22:54:50   3110s] *** Timing NOT met, worst failing slack is -31.016
[12/07 22:54:50   3110s] *** Check timing (0:00:00.2)
[12/07 22:54:50   3110s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 22:54:50   3110s] Deleting Lib Analyzer.
[12/07 22:54:50   3110s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/07 22:54:50   3110s] Info: 2028 nets with fixed/cover wires excluded.
[12/07 22:54:50   3110s] Info: 2032 clock nets excluded from IPO operation.
[12/07 22:54:50   3110s] ### Creating LA Mngr. totSessionCpu=0:51:51 mem=3740.0M
[12/07 22:54:50   3110s] ### Creating LA Mngr, finished. totSessionCpu=0:51:51 mem=3740.0M
[12/07 22:54:50   3110s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 22:54:51   3110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3740.0M, EPOCH TIME: 1733630091.099696
[12/07 22:54:51   3110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:54:51   3110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:54:51   3111s] 
[12/07 22:54:51   3111s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:54:51   3111s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.116, REAL:0.116, MEM:3740.0M, EPOCH TIME: 1733630091.216145
[12/07 22:54:51   3111s] 
[12/07 22:54:51   3111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:54:51   3111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:54:51   3111s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 22:54:51   3111s] ### Creating PhyDesignMc. totSessionCpu=0:51:51 mem=3797.3M
[12/07 22:54:51   3111s] OPERPROF: Starting DPlace-Init at level 1, MEM:3797.3M, EPOCH TIME: 1733630091.335805
[12/07 22:54:51   3111s] Processing tracks to init pin-track alignment.
[12/07 22:54:51   3111s] z: 2, totalTracks: 1
[12/07 22:54:51   3111s] z: 4, totalTracks: 1
[12/07 22:54:51   3111s] z: 6, totalTracks: 1
[12/07 22:54:51   3111s] z: 8, totalTracks: 1
[12/07 22:54:51   3111s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:54:51   3111s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:54:51   3111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3797.3M, EPOCH TIME: 1733630091.424873
[12/07 22:54:51   3111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:54:51   3111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:54:51   3111s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:54:51   3111s] 
[12/07 22:54:51   3111s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:54:51   3111s] 
[12/07 22:54:51   3111s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 22:54:51   3111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.104, REAL:0.104, MEM:3797.3M, EPOCH TIME: 1733630091.529135
[12/07 22:54:51   3111s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3797.3M, EPOCH TIME: 1733630091.529226
[12/07 22:54:51   3111s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3797.3M, EPOCH TIME: 1733630091.529621
[12/07 22:54:51   3111s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3797.3MB).
[12/07 22:54:51   3111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.224, REAL:0.225, MEM:3797.3M, EPOCH TIME: 1733630091.560787
[12/07 22:54:52   3112s] TotalInstCnt at PhyDesignMc Initialization: 118673
[12/07 22:54:52   3112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:51:52 mem=3797.3M
[12/07 22:54:52   3112s] Begin: Area Reclaim Optimization
[12/07 22:54:52   3112s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:51:52.2/0:52:01.0 (1.0), mem = 3797.3M
[12/07 22:54:52   3112s] 
[12/07 22:54:52   3112s] Creating Lib Analyzer ...
[12/07 22:54:52   3112s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 22:54:52   3112s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 22:54:52   3112s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 22:54:52   3112s] 
[12/07 22:54:52   3112s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:54:53   3113s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:51:53 mem=3799.3M
[12/07 22:54:53   3113s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:51:53 mem=3799.3M
[12/07 22:54:53   3113s] Creating Lib Analyzer, finished. 
[12/07 22:54:53   3113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.6
[12/07 22:54:53   3113s] ### Creating RouteCongInterface, started
[12/07 22:54:53   3113s] 
[12/07 22:54:53   3113s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 22:54:53   3113s] 
[12/07 22:54:53   3113s] #optDebug: {0, 1.000}
[12/07 22:54:53   3113s] ### Creating RouteCongInterface, finished
[12/07 22:54:53   3113s] {MG  {8 0 1.8 0.133366}  {9 0 17 1.25} }
[12/07 22:54:53   3113s] ### Creating LA Mngr. totSessionCpu=0:51:54 mem=3799.3M
[12/07 22:54:53   3113s] ### Creating LA Mngr, finished. totSessionCpu=0:51:54 mem=3799.3M
[12/07 22:54:53   3113s] Usable buffer cells for single buffer setup transform:
[12/07 22:54:53   3113s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/07 22:54:53   3113s] Number of usable buffer cells above: 10
[12/07 22:54:53   3113s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3799.3M, EPOCH TIME: 1733630093.974364
[12/07 22:54:53   3113s] Found 0 hard placement blockage before merging.
[12/07 22:54:53   3113s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3799.3M, EPOCH TIME: 1733630093.977444
[12/07 22:54:55   3114s] Reclaim Optimization WNS Slack -31.016  TNS Slack -76150.497 Density 37.08
[12/07 22:54:55   3114s] +---------+---------+--------+----------+------------+--------+
[12/07 22:54:55   3114s] | Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[12/07 22:54:55   3114s] +---------+---------+--------+----------+------------+--------+
[12/07 22:54:55   3114s] |   37.08%|        -| -31.016|-76150.497|   0:00:00.0| 3808.9M|
[12/07 22:54:58   3118s] |   37.08%|        0| -31.016|-76150.500|   0:00:03.0| 3820.5M|
[12/07 22:54:58   3118s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/07 22:54:59   3118s] |   37.08%|        0| -31.016|-76150.500|   0:00:01.0| 3820.5M|
[12/07 22:55:09   3129s] |   37.00%|      599| -31.017|-76146.266|   0:00:10.0| 3844.1M|
[12/07 22:56:36   3216s] |   36.56%|     8928| -31.016|-76153.172|   0:01:27.0| 3844.1M|
[12/07 22:56:43   3223s] |   36.56%|      180| -31.016|-76153.633|   0:00:07.0| 3844.1M|
[12/07 22:56:44   3224s] |   36.56%|        7| -31.016|-76153.633|   0:00:01.0| 3844.1M|
[12/07 22:56:45   3224s] |   36.56%|        0| -31.016|-76153.633|   0:00:01.0| 3844.1M|
[12/07 22:56:45   3224s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/07 22:56:45   3225s] |   36.56%|        0| -31.016|-76153.633|   0:00:00.0| 3844.1M|
[12/07 22:56:45   3225s] +---------+---------+--------+----------+------------+--------+
[12/07 22:56:45   3225s] Reclaim Optimization End WNS Slack -31.016  TNS Slack -76153.630 Density 36.56
[12/07 22:56:45   3225s] 
[12/07 22:56:45   3225s] ** Summary: Restruct = 0 Buffer Deletion = 567 Declone = 76 Resize = 7888 **
[12/07 22:56:45   3225s] --------------------------------------------------------------
[12/07 22:56:45   3225s] |                                   | Total     | Sequential |
[12/07 22:56:45   3225s] --------------------------------------------------------------
[12/07 22:56:45   3225s] | Num insts resized                 |    7795  |      44    |
[12/07 22:56:45   3225s] | Num insts undone                  |    1222  |       0    |
[12/07 22:56:45   3225s] | Num insts Downsized               |    7795  |      44    |
[12/07 22:56:45   3225s] | Num insts Samesized               |       0  |       0    |
[12/07 22:56:45   3225s] | Num insts Upsized                 |       0  |       0    |
[12/07 22:56:45   3225s] | Num multiple commits+uncommits    |     103  |       -    |
[12/07 22:56:45   3225s] --------------------------------------------------------------
[12/07 22:56:45   3225s] Bottom Preferred Layer:
[12/07 22:56:45   3225s] +-----------+------------+------------+----------+
[12/07 22:56:45   3225s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 22:56:45   3225s] +-----------+------------+------------+----------+
[12/07 22:56:45   3225s] | M3 (z=3)  |          0 |       2032 | default  |
[12/07 22:56:45   3225s] | M8 (z=8)  |       1628 |          0 | default  |
[12/07 22:56:45   3225s] +-----------+------------+------------+----------+
[12/07 22:56:45   3225s] Via Pillar Rule:
[12/07 22:56:45   3225s]     None
[12/07 22:56:45   3225s] 
[12/07 22:56:45   3225s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/07 22:56:45   3225s] End: Core Area Reclaim Optimization (cpu = 0:01:53) (real = 0:01:53) **
[12/07 22:56:45   3225s] Deleting 0 temporary hard placement blockage(s).
[12/07 22:56:45   3225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.6
[12/07 22:56:45   3225s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:53.3/0:01:53.6 (1.0), totSession cpu/real = 0:53:45.5/0:53:54.6 (1.0), mem = 3844.1M
[12/07 22:56:45   3225s] 
[12/07 22:56:45   3225s] =============================================================================================
[12/07 22:56:45   3225s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/07 22:56:45   3225s] =============================================================================================
[12/07 22:56:45   3225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:56:45   3225s] ---------------------------------------------------------------------------------------------
[12/07 22:56:45   3225s] [ SlackTraversorInit     ]      1   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.9    1.0
[12/07 22:56:45   3225s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 22:56:45   3225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:56:45   3225s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 22:56:45   3225s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 22:56:45   3225s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:56:45   3225s] [ OptimizationStep       ]      1   0:00:02.8  (   2.5 % )     0:01:50.7 /  0:01:50.5    1.0
[12/07 22:56:45   3225s] [ OptSingleIteration     ]      8   0:00:01.5  (   1.3 % )     0:01:47.9 /  0:01:47.6    1.0
[12/07 22:56:45   3225s] [ OptGetWeight           ]    272   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[12/07 22:56:45   3225s] [ OptEval                ]    272   0:00:25.2  (  22.2 % )     0:00:25.2 /  0:00:25.2    1.0
[12/07 22:56:45   3225s] [ OptCommit              ]    272   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.6    1.0
[12/07 22:56:45   3225s] [ PostCommitDelayUpdate  ]    313   0:00:03.8  (   3.4 % )     0:00:44.3 /  0:00:44.1    1.0
[12/07 22:56:45   3225s] [ IncrDelayCalc          ]    665   0:00:40.5  (  35.6 % )     0:00:40.5 /  0:00:40.3    1.0
[12/07 22:56:45   3225s] [ IncrTimingUpdate       ]    154   0:00:36.3  (  32.0 % )     0:00:36.3 /  0:00:36.2    1.0
[12/07 22:56:45   3225s] [ MISC                   ]          0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    0.9
[12/07 22:56:45   3225s] ---------------------------------------------------------------------------------------------
[12/07 22:56:45   3225s]  AreaOpt #1 TOTAL                   0:01:53.6  ( 100.0 % )     0:01:53.6 /  0:01:53.3    1.0
[12/07 22:56:45   3225s] ---------------------------------------------------------------------------------------------
[12/07 22:56:45   3225s] 
[12/07 22:56:45   3225s] Executing incremental physical updates
[12/07 22:56:45   3225s] Executing incremental physical updates
[12/07 22:56:45   3225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3825.1M, EPOCH TIME: 1733630205.915328
[12/07 22:56:45   3225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:119936).
[12/07 22:56:45   3225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:56:46   3225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:56:46   3225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:56:46   3225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.342, REAL:0.343, MEM:3741.1M, EPOCH TIME: 1733630206.258514
[12/07 22:56:46   3225s] TotalInstCnt at PhyDesignMc Destruction: 118033
[12/07 22:56:46   3225s] End: Area Reclaim Optimization (cpu=0:01:54, real=0:01:54, mem=3741.06M, totSessionCpu=0:53:46).
[12/07 22:56:48   3227s] Deleting Lib Analyzer.
[12/07 22:56:48   3227s] Begin: GigaOpt DRV Optimization
[12/07 22:56:48   3227s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/07 22:56:48   3227s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:53:47.7/0:53:56.8 (1.0), mem = 3750.7M
[12/07 22:56:48   3227s] Info: 2028 nets with fixed/cover wires excluded.
[12/07 22:56:48   3228s] Info: 2032 clock nets excluded from IPO operation.
[12/07 22:56:48   3228s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.7
[12/07 22:56:48   3228s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 22:56:48   3228s] ### Creating PhyDesignMc. totSessionCpu=0:53:48 mem=3750.7M
[12/07 22:56:48   3228s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 22:56:48   3228s] OPERPROF: Starting DPlace-Init at level 1, MEM:3750.7M, EPOCH TIME: 1733630208.411363
[12/07 22:56:48   3228s] Processing tracks to init pin-track alignment.
[12/07 22:56:48   3228s] z: 2, totalTracks: 1
[12/07 22:56:48   3228s] z: 4, totalTracks: 1
[12/07 22:56:48   3228s] z: 6, totalTracks: 1
[12/07 22:56:48   3228s] z: 8, totalTracks: 1
[12/07 22:56:48   3228s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:56:48   3228s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:56:48   3228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3750.7M, EPOCH TIME: 1733630208.506227
[12/07 22:56:48   3228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:56:48   3228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:56:48   3228s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:56:48   3228s] 
[12/07 22:56:48   3228s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:56:48   3228s] 
[12/07 22:56:48   3228s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 22:56:48   3228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.111, REAL:0.111, MEM:3750.7M, EPOCH TIME: 1733630208.617377
[12/07 22:56:48   3228s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3750.7M, EPOCH TIME: 1733630208.617465
[12/07 22:56:48   3228s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3750.7M, EPOCH TIME: 1733630208.617855
[12/07 22:56:48   3228s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3750.7MB).
[12/07 22:56:48   3228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.237, REAL:0.238, MEM:3750.7M, EPOCH TIME: 1733630208.649112
[12/07 22:56:49   3229s] TotalInstCnt at PhyDesignMc Initialization: 118033
[12/07 22:56:49   3229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:53:49 mem=3750.7M
[12/07 22:56:49   3229s] ### Creating RouteCongInterface, started
[12/07 22:56:49   3229s] 
[12/07 22:56:49   3229s] Creating Lib Analyzer ...
[12/07 22:56:49   3229s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 22:56:49   3229s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 22:56:49   3229s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 22:56:49   3229s] 
[12/07 22:56:49   3229s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:56:50   3229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:53:50 mem=3750.7M
[12/07 22:56:50   3229s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:53:50 mem=3750.7M
[12/07 22:56:50   3229s] Creating Lib Analyzer, finished. 
[12/07 22:56:50   3230s] 
[12/07 22:56:50   3230s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 22:56:50   3230s] 
[12/07 22:56:50   3230s] #optDebug: {0, 1.000}
[12/07 22:56:50   3230s] ### Creating RouteCongInterface, finished
[12/07 22:56:50   3230s] {MG  {8 0 1.8 0.133366}  {9 0 17 1.25} }
[12/07 22:56:50   3230s] ### Creating LA Mngr. totSessionCpu=0:53:50 mem=3750.7M
[12/07 22:56:50   3230s] ### Creating LA Mngr, finished. totSessionCpu=0:53:50 mem=3750.7M
[12/07 22:56:53   3233s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 22:56:53   3233s] [GPS-DRV] maxDensity (design): 0.95
[12/07 22:56:53   3233s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 22:56:53   3233s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/07 22:56:53   3233s] [GPS-DRV] All active and enabled setup views
[12/07 22:56:53   3233s] [GPS-DRV]     view_functional_wcl_slow
[12/07 22:56:53   3233s] [GPS-DRV]     view_functional_wcl_fast
[12/07 22:56:53   3233s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 22:56:53   3233s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 22:56:53   3233s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 22:56:53   3233s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 22:56:53   3233s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 22:56:53   3233s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3807.9M, EPOCH TIME: 1733630213.519912
[12/07 22:56:53   3233s] Found 0 hard placement blockage before merging.
[12/07 22:56:53   3233s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3807.9M, EPOCH TIME: 1733630213.522603
[12/07 22:56:54   3234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 22:56:54   3234s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 22:56:54   3234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 22:56:54   3234s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 22:56:54   3234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 22:56:55   3235s] Info: violation cost 201907.203125 (cap = 854.411011, tran = 201047.671875, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 22:56:55   3235s] |  3300| 17312|  -114.17|   292|   516|    -0.25|     0|     0|     0|     0|   -31.02|-76153.63|       0|       0|       0| 36.56%|          |         |
[12/07 22:57:25   3265s] Info: violation cost 63903.441406 (cap = 58.674858, tran = 63839.742188, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 22:57:25   3265s] |  2994|  6598|  -112.69|    71|   125|    -0.20|     0|     0|     0|     0|   -29.14|-21711.97|     481|     204|     154| 36.62%| 0:00:30.0|  3893.3M|
[12/07 22:57:45   3284s] Info: violation cost 62529.988281 (cap = 55.321159, tran = 62469.644531, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 22:57:45   3284s] |  2959|  6388|  -112.69|    67|   118|    -0.19|     0|     0|     0|     0|   -29.99|-20940.34|      89|       4|      49| 36.63%| 0:00:20.0|  3912.4M|
[12/07 22:58:04   3303s] Info: violation cost 62219.699219 (cap = 55.307114, tran = 62159.371094, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 22:58:04   3303s] |  2950|  6371|  -112.69|    67|   118|    -0.19|     0|     0|     0|     0|   -29.89|-23739.21|      21|       0|      29| 36.64%| 0:00:19.0|  3912.4M|
[12/07 22:58:04   3303s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 22:58:04   3303s] 
[12/07 22:58:04   3303s] ###############################################################################
[12/07 22:58:04   3303s] #
[12/07 22:58:04   3303s] #  Large fanout net report:  
[12/07 22:58:04   3303s] #     - there are 82 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/07 22:58:04   3303s] #     - current density: 36.64
[12/07 22:58:04   3303s] #
[12/07 22:58:04   3303s] #  List of high fanout nets:
[12/07 22:58:04   3303s] #        Net(1):  rst: (fanouts = 496)
[12/07 22:58:04   3303s] #        Net(2):  ys[3].xs[3].torus_switch_xy/FE_DBTN15_rst: (fanouts = 112)
[12/07 22:58:04   3303s] #        Net(3):  ys[0].xs[1].torus_switch_xy/FE_DBTN1_rst: (fanouts = 100)
[12/07 22:58:04   3303s] #        Net(4):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN11745_yss_3__xss_0__noc_if_inst_conn_packet_routeinfo__addr__1: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(5):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN11641_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__3: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(6):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN11583_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__6: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(7):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN11578_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__29: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(8):  ys[0].xs[1].torus_switch_xy/west_conn_rx/FE_OFN11562_yss_0__xss_0__noc_if_inst_conn_packet_payload__data__17: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(9):  ys[0].xs[1].torus_switch_xy/west_conn_rx/FE_OFN11550_yss_0__xss_0__noc_if_inst_conn_packet_payload__data__5: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(10):  ys[1].xs[3].torus_switch_xy/west_conn_rx/FE_OFN11548_yss_1__xss_2__noc_if_inst_conn_packet_payload__data__23: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(11):  ys[0].xs[1].torus_switch_xy/west_conn_rx/FE_OFN11526_yss_0__xss_0__noc_if_inst_conn_packet_payload__data__28: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(12):  ys[1].xs[1].torus_switch_xy/west_conn_rx/FE_OFN11524_yss_1__xss_0__noc_if_inst_conn_packet_payload__data__12: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(13):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN8860_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__29: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(14):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6967_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__14: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(15):  ys[2].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6389_yss_2__xss_1__noc_if_inst_conn_packet_payload__data__18: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(16):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN6023_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__27: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(17):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5489_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__7: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(18):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5452_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__27: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(19):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5401_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__7: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(20):  ys[1].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5390_yss_1__xss_0__noc_if_inst_conn_packet_payload__data__10: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(21):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5376_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__31: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(22):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5256_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__15: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(23):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4846_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__12: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(24):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4833_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__18: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(25):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4828_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__31: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(26):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4808_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__11: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(27):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4800_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__19: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(28):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4799_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__12: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(29):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4772_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__16: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(30):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4761_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__28: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(31):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4716_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__14: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(32):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4638_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__5: (fanouts = 96)
[12/07 22:58:04   3303s] #        Net(33):  ys[2].xs[2].torus_switch_xy/west_conn_rx/FE_OFN11651_yss_2__xss_1__noc_if_inst_conn_packet_payload__data__19: (fanouts = 95)
[12/07 22:58:04   3303s] #        Net(34):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6893_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__12: (fanouts = 95)
[12/07 22:58:04   3303s] #        Net(35):  ys[2].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6470_yss_2__xss_1__noc_if_inst_conn_packet_payload__data__7: (fanouts = 95)
[12/07 22:58:04   3303s] #        Net(36):  ys[0].xs[1].torus_switch_xy/west_conn_rx/FE_OFN4695_yss_0__xss_0__noc_if_inst_conn_packet_payload__data__22: (fanouts = 95)
[12/07 22:58:04   3303s] #        Net(37):  ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_OFN7117_yss_2__xss_0__noc_if_inst_conn_packet_payload__data__20: (fanouts = 94)
[12/07 22:58:04   3303s] #        Net(38):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN6055_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__28: (fanouts = 94)
[12/07 22:58:04   3303s] #        Net(39):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5447_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__25: (fanouts = 94)
[12/07 22:58:04   3303s] #        Net(40):  ys[1].xs[1].torus_switch_xy/west_conn_rx/FE_OFN11422_yss_1__xss_0__noc_if_inst_conn_packet_payload__data__3: (fanouts = 93)
[12/07 22:58:04   3303s] #        Net(41):  ys[2].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6483_yss_2__xss_1__noc_if_inst_conn_packet_payload__data__28: (fanouts = 92)
[12/07 22:58:04   3303s] #        Net(42):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4826_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__31: (fanouts = 92)
[12/07 22:58:04   3303s] #        Net(43):  ys[1].xs[3].torus_switch_xy/FE_DBTN7_rst: (fanouts = 92)
[12/07 22:58:04   3303s] #        Net(44):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN8857_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__18: (fanouts = 91)
[12/07 22:58:04   3303s] #        Net(45):  ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_OFN6927_yss_2__xss_0__noc_if_inst_conn_packet_payload__data__7: (fanouts = 90)
[12/07 22:58:04   3303s] #        Net(46):  ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_OFN7272_yss_2__xss_0__noc_if_inst_conn_packet_payload__data__1: (fanouts = 89)
[12/07 22:58:04   3303s] #        Net(47):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN11630_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__28: (fanouts = 87)
[12/07 22:58:04   3303s] #        Net(48):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN11620_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__21: (fanouts = 87)
[12/07 22:58:04   3303s] #        Net(49):  ys[1].xs[3].torus_switch_xy/west_conn_rx/FE_OFN11425_yss_1__xss_2__noc_if_inst_conn_packet_payload__data__18: (fanouts = 86)
[12/07 22:58:04   3303s] #        Net(50):  ys[2].xs[2].torus_switch_xy/west_conn_rx/FE_OFN8503_yss_2__xss_1__noc_if_inst_conn_packet_payload__data__31: (fanouts = 86)
[12/07 22:58:04   3303s] #        Net(51):  ys[0].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6509_yss_0__xss_1__noc_if_inst_conn_packet_payload__data__12: (fanouts = 86)
[12/07 22:58:04   3303s] #        Net(52):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5481_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__0: (fanouts = 86)
[12/07 22:58:04   3303s] #        Net(53):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5479_yss_3__xss_3__noc_if_inst_conn_packet_routeinfo__addr__3: (fanouts = 86)
[12/07 22:58:04   3303s] #        Net(54):  ys[1].xs[1].torus_switch_xy/west_conn_rx/FE_OFN8846_yss_1__xss_0__noc_if_inst_conn_packet_payload__data__6: (fanouts = 85)
[12/07 22:58:04   3303s] #        Net(55):  ys[2].xs[3].torus_switch_xy/west_conn_rx/FE_OFN7256_yss_2__xss_2__noc_if_inst_conn_packet_payload__data__23: (fanouts = 85)
[12/07 22:58:04   3303s] #        Net(56):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4783_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__15: (fanouts = 85)
[12/07 22:58:04   3303s] #        Net(57):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4819_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__22: (fanouts = 84)
[12/07 22:58:04   3303s] #        Net(58):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4817_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__11: (fanouts = 84)
[12/07 22:58:04   3303s] #        Net(59):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN11611_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__4: (fanouts = 83)
[12/07 22:58:04   3303s] #        Net(60):  ys[1].xs[1].torus_switch_xy/west_conn_rx/FE_OFN11566_yss_1__xss_0__noc_if_inst_conn_packet_payload__data__11: (fanouts = 83)
[12/07 22:58:04   3303s] #        Net(61):  ys[0].xs[1].torus_switch_xy/west_conn_rx/FE_OFN11445_yss_0__xss_0__noc_if_inst_conn_packet_payload__data__2: (fanouts = 83)
[12/07 22:58:04   3303s] #        Net(62):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN8497_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__31: (fanouts = 83)
[12/07 22:58:04   3303s] #        Net(63):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5453_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__13: (fanouts = 83)
[12/07 22:58:04   3303s] #        Net(64):  ys[1].xs[3].torus_switch_xy/west_conn_rx/FE_OFN11545_yss_1__xss_2__noc_if_inst_conn_packet_payload__data__21: (fanouts = 82)
[12/07 22:58:04   3303s] #        Net(65):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN7312_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__6: (fanouts = 82)
[12/07 22:58:04   3303s] #        Net(66):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5445_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__9: (fanouts = 82)
[12/07 22:58:04   3303s] #        Net(67):  ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_OFN7213_yss_2__xss_0__noc_if_inst_conn_packet_payload__data__27: (fanouts = 81)
[12/07 22:58:04   3303s] #        Net(68):  ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_OFN6931_yss_2__xss_0__noc_if_inst_conn_packet_payload__data__14: (fanouts = 81)
[12/07 22:58:04   3303s] #        Net(69):  ys[2].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6353_yss_2__xss_1__noc_if_inst_conn_packet_payload__data__21: (fanouts = 81)
[12/07 22:58:04   3303s] #        Net(70):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN6026_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__26: (fanouts = 81)
[12/07 22:58:04   3303s] #        Net(71):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5501_yss_1__xss_3__noc_if_inst_conn_packet_routeinfo__addr__3: (fanouts = 81)
[12/07 22:58:04   3303s] #        Net(72):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5395_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__19: (fanouts = 81)
[12/07 22:58:04   3303s] #        Net(73):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN5392_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__11: (fanouts = 81)
[12/07 22:58:04   3303s] #        Net(74):  ys[3].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6036_yss_3__xss_1__noc_if_inst_conn_packet_payload__data__2: (fanouts = 80)
[12/07 22:58:04   3303s] #        Net(75):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN11626_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__15: (fanouts = 79)
[12/07 22:58:04   3303s] #        Net(76):  ys[2].xs[3].torus_switch_xy/west_conn_rx/FE_OFN6973_yss_2__xss_2__noc_if_inst_conn_packet_payload__data__9: (fanouts = 79)
[12/07 22:58:04   3303s] #        Net(77):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5478_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__28: (fanouts = 79)
[12/07 22:58:04   3303s] #        Net(78):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5461_yss_0__xss_3__noc_if_inst_conn_packet_routeinfo__addr__1: (fanouts = 79)
[12/07 22:58:04   3303s] #        Net(79):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4713_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__20: (fanouts = 79)
[12/07 22:58:04   3303s] #        Net(80):  ys[3].xs[1].torus_switch_xy/FE_DBTN13_rst: (fanouts = 79)
[12/07 22:58:04   3303s] #        Net(81):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN11634_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__1: (fanouts = 78)
[12/07 22:58:04   3303s] #        Net(82):  ys[2].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6464_yss_2__xss_1__noc_if_inst_conn_packet_payload__data__12: (fanouts = 77)
[12/07 22:58:04   3303s] #
[12/07 22:58:04   3303s] ###############################################################################
[12/07 22:58:04   3303s] Bottom Preferred Layer:
[12/07 22:58:04   3303s] +-----------+------------+------------+----------+
[12/07 22:58:04   3303s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 22:58:04   3303s] +-----------+------------+------------+----------+
[12/07 22:58:04   3303s] | M3 (z=3)  |          0 |       2032 | default  |
[12/07 22:58:04   3303s] | M8 (z=8)  |       1671 |          0 | default  |
[12/07 22:58:04   3303s] +-----------+------------+------------+----------+
[12/07 22:58:04   3303s] Via Pillar Rule:
[12/07 22:58:04   3303s]     None
[12/07 22:58:04   3304s] 
[12/07 22:58:04   3304s] 
[12/07 22:58:04   3304s] =======================================================================
[12/07 22:58:04   3304s]                 Reasons for remaining drv violations
[12/07 22:58:04   3304s] =======================================================================
[12/07 22:58:04   3304s] *info: Total 3018 net(s) have violations which can't be fixed by DRV optimization.
[12/07 22:58:04   3304s] 
[12/07 22:58:04   3304s] MultiBuffering failure reasons
[12/07 22:58:04   3304s] ------------------------------------------------
[12/07 22:58:04   3304s] *info:     3 net(s): Could not be fixed because the routing congestion check has rejected the solution.
[12/07 22:58:04   3304s] *info:  2499 net(s): Could not be fixed because the gain is not enough.
[12/07 22:58:04   3304s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/07 22:58:04   3304s] *info:   503 net(s): Could not be fixed because of exceeding max local density.
[12/07 22:58:04   3304s] *info:    12 net(s): Could not be fixed because buffering engine can't find a solution.
[12/07 22:58:04   3304s] 
[12/07 22:58:04   3304s] *info: Total 17 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/07 22:58:04   3304s] 
[12/07 22:58:04   3304s] 
[12/07 22:58:04   3304s] *** Finish DRV Fixing (cpu=0:01:11 real=0:01:11 mem=3912.4M) ***
[12/07 22:58:04   3304s] 
[12/07 22:58:04   3304s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3912.4M, EPOCH TIME: 1733630284.638611
[12/07 22:58:04   3304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120739).
[12/07 22:58:04   3304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:04   3304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:04   3304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:05   3304s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.366, REAL:0.367, MEM:3839.4M, EPOCH TIME: 1733630285.005496
[12/07 22:58:05   3304s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3839.4M, EPOCH TIME: 1733630285.106238
[12/07 22:58:05   3304s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3839.4M, EPOCH TIME: 1733630285.106336
[12/07 22:58:05   3304s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3839.4M, EPOCH TIME: 1733630285.202742
[12/07 22:58:05   3304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:05   3304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:05   3304s] 
[12/07 22:58:05   3304s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:58:05   3304s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.110, MEM:3839.4M, EPOCH TIME: 1733630285.313054
[12/07 22:58:05   3304s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3839.4M, EPOCH TIME: 1733630285.313150
[12/07 22:58:05   3304s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3839.4M, EPOCH TIME: 1733630285.313557
[12/07 22:58:05   3304s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3839.4M, EPOCH TIME: 1733630285.344816
[12/07 22:58:05   3304s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:3839.4M, EPOCH TIME: 1733630285.347228
[12/07 22:58:05   3304s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.241, MEM:3839.4M, EPOCH TIME: 1733630285.347301
[12/07 22:58:05   3304s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.241, MEM:3839.4M, EPOCH TIME: 1733630285.347326
[12/07 22:58:05   3304s] TDRefine: refinePlace mode is spiral
[12/07 22:58:05   3304s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.7
[12/07 22:58:05   3304s] OPERPROF: Starting RefinePlace at level 1, MEM:3839.4M, EPOCH TIME: 1733630285.347393
[12/07 22:58:05   3304s] *** Starting refinePlace (0:55:05 mem=3839.4M) ***
[12/07 22:58:05   3304s] Total net bbox length = 5.871e+06 (3.024e+06 2.847e+06) (ext = 1.544e+04)
[12/07 22:58:05   3304s] 
[12/07 22:58:05   3304s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:58:05   3304s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 22:58:05   3304s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:58:05   3304s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:58:05   3304s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3839.4M, EPOCH TIME: 1733630285.529521
[12/07 22:58:05   3304s] Starting refinePlace ...
[12/07 22:58:05   3304s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:58:05   3304s] One DDP V2 for no tweak run.
[12/07 22:58:05   3305s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 22:58:05   3305s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3863.6M, EPOCH TIME: 1733630285.854786
[12/07 22:58:05   3305s] DDP initSite1 nrRow 831 nrJob 831
[12/07 22:58:05   3305s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3863.6M, EPOCH TIME: 1733630285.854877
[12/07 22:58:05   3305s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:3863.6M, EPOCH TIME: 1733630285.867967
[12/07 22:58:05   3305s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3863.6M, EPOCH TIME: 1733630285.868007
[12/07 22:58:05   3305s] DDP markSite nrRow 831 nrJob 831
[12/07 22:58:05   3305s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:3863.6M, EPOCH TIME: 1733630285.887048
[12/07 22:58:05   3305s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:3863.6M, EPOCH TIME: 1733630285.887155
[12/07 22:58:06   3305s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 22:58:06   3305s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3879.6M, EPOCH TIME: 1733630286.079515
[12/07 22:58:06   3305s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3879.6M, EPOCH TIME: 1733630286.079572
[12/07 22:58:06   3305s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 22:58:06   3305s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3879.6M, EPOCH TIME: 1733630286.093038
[12/07 22:58:06   3305s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3879.6M, EPOCH TIME: 1733630286.093095
[12/07 22:58:06   3305s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.096, REAL:0.097, MEM:3879.6M, EPOCH TIME: 1733630286.189684
[12/07 22:58:06   3305s] ** Cut row section cpu time 0:00:00.1.
[12/07 22:58:06   3305s]  ** Cut row section real time 0:00:00.0.
[12/07 22:58:06   3305s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.098, REAL:0.098, MEM:3879.6M, EPOCH TIME: 1733630286.191157
[12/07 22:58:08   3307s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 22:58:08   3307s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.0, real=0:00:03.0, mem=3879.6MB) @(0:55:05 - 0:55:08).
[12/07 22:58:08   3308s] Move report: preRPlace moves 80761 insts, mean move: 2.08 um, max move: 17.80 um 
[12/07 22:58:08   3308s] 	Max move on inst (ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[27][34]): (1285.20, 1060.40) --> (1272.80, 1065.80)
[12/07 22:58:08   3308s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/07 22:58:08   3308s] wireLenOptFixPriorityInst 58160 inst fixed
[12/07 22:58:08   3308s] 
[12/07 22:58:08   3308s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 22:58:13   3313s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 22:58:13   3313s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 22:58:13   3313s] Move report: legalization moves 9986 insts, mean move: 10.34 um, max move: 267.60 um spiral
[12/07 22:58:13   3313s] 	Max move on inst (ys[2].xs[2].msg_txrx[21].south_tx): (1433.80, 1494.20) --> (1213.00, 1447.40)
[12/07 22:58:13   3313s] [CPU] RefinePlace/Spiral (cpu=0:00:02.3, real=0:00:03.0)
[12/07 22:58:13   3313s] [CPU] RefinePlace/Commit (cpu=0:00:02.6, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:02.0), leftOver(cpu=0:00:00.2, real=0:00:00.0)
[12/07 22:58:13   3313s] [CPU] RefinePlace/Legalization (cpu=0:00:05.2, real=0:00:05.0, mem=3863.6MB) @(0:55:08 - 0:55:13).
[12/07 22:58:13   3313s] Move report: Detail placement moves 83100 insts, mean move: 3.10 um, max move: 267.60 um 
[12/07 22:58:13   3313s] 	Max move on inst (ys[2].xs[2].msg_txrx[21].south_tx): (1433.80, 1494.20) --> (1213.00, 1447.40)
[12/07 22:58:13   3313s] 	Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 3863.6MB
[12/07 22:58:13   3313s] Statistics of distance of Instance movement in refine placement:
[12/07 22:58:13   3313s]   maximum (X+Y) =       267.60 um
[12/07 22:58:13   3313s]   inst (ys[2].xs[2].msg_txrx[21].south_tx) with max move: (1433.8, 1494.2) -> (1213, 1447.4)
[12/07 22:58:13   3313s]   mean    (X+Y) =         3.10 um
[12/07 22:58:13   3313s] Summary Report:
[12/07 22:58:13   3313s] Instances move: 83100 (out of 116801 movable)
[12/07 22:58:13   3313s] Instances flipped: 0
[12/07 22:58:13   3313s] Mean displacement: 3.10 um
[12/07 22:58:13   3313s] Max displacement: 267.60 um (Instance: ys[2].xs[2].msg_txrx[21].south_tx) (1433.8, 1494.2) -> (1213, 1447.4)
[12/07 22:58:13   3313s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 22:58:13   3313s] Total instances moved : 83100
[12/07 22:58:13   3313s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.356, REAL:8.382, MEM:3863.6M, EPOCH TIME: 1733630293.911459
[12/07 22:58:13   3313s] Total net bbox length = 6.052e+06 (3.129e+06 2.923e+06) (ext = 1.542e+04)
[12/07 22:58:13   3313s] Runtime: CPU: 0:00:08.5 REAL: 0:00:08.0 MEM: 3863.6MB
[12/07 22:58:13   3313s] [CPU] RefinePlace/total (cpu=0:00:08.5, real=0:00:08.0, mem=3863.6MB) @(0:55:05 - 0:55:13).
[12/07 22:58:13   3313s] *** Finished refinePlace (0:55:13 mem=3863.6M) ***
[12/07 22:58:13   3313s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.7
[12/07 22:58:13   3313s] OPERPROF: Finished RefinePlace at level 1, CPU:8.591, REAL:8.617, MEM:3863.6M, EPOCH TIME: 1733630293.964057
[12/07 22:58:14   3313s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3863.6M, EPOCH TIME: 1733630294.477575
[12/07 22:58:14   3313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120739).
[12/07 22:58:14   3313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:14   3314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:14   3314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:14   3314s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.334, REAL:0.335, MEM:3827.6M, EPOCH TIME: 1733630294.812386
[12/07 22:58:14   3314s] *** maximum move = 267.60 um ***
[12/07 22:58:15   3314s] *** Finished re-routing un-routed nets (3827.6M) ***
[12/07 22:58:24   3323s] OPERPROF: Starting DPlace-Init at level 1, MEM:3827.6M, EPOCH TIME: 1733630304.121327
[12/07 22:58:24   3323s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3827.6M, EPOCH TIME: 1733630304.218948
[12/07 22:58:24   3323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:24   3323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:24   3323s] 
[12/07 22:58:24   3323s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:58:24   3323s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.121, REAL:0.121, MEM:3827.6M, EPOCH TIME: 1733630304.340101
[12/07 22:58:24   3323s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3827.6M, EPOCH TIME: 1733630304.340192
[12/07 22:58:24   3323s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3843.6M, EPOCH TIME: 1733630304.341034
[12/07 22:58:24   3323s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3843.6M, EPOCH TIME: 1733630304.372452
[12/07 22:58:24   3323s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:3843.6M, EPOCH TIME: 1733630304.374759
[12/07 22:58:24   3323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.253, REAL:0.254, MEM:3843.6M, EPOCH TIME: 1733630304.374829
[12/07 22:58:25   3324s] 
[12/07 22:58:25   3324s] *** Finish Physical Update (cpu=0:00:20.6 real=0:00:21.0 mem=3843.6M) ***
[12/07 22:58:27   3327s] Deleting 0 temporary hard placement blockage(s).
[12/07 22:58:27   3327s] Total-nets :: 120130, Stn-nets :: 27675, ratio :: 23.0375 %, Total-len 6.93955e+06, Stn-len 3.20803e+06
[12/07 22:58:27   3327s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3824.5M, EPOCH TIME: 1733630307.762761
[12/07 22:58:27   3327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:58:27   3327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:28   3327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:28   3327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:28   3327s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.310, REAL:0.311, MEM:3747.5M, EPOCH TIME: 1733630308.073338
[12/07 22:58:28   3327s] TotalInstCnt at PhyDesignMc Destruction: 118832
[12/07 22:58:28   3327s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.7
[12/07 22:58:28   3327s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:01:39.8/0:01:40.0 (1.0), totSession cpu/real = 0:55:27.5/0:55:36.8 (1.0), mem = 3747.5M
[12/07 22:58:28   3327s] 
[12/07 22:58:28   3327s] =============================================================================================
[12/07 22:58:28   3327s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.17-s075_1
[12/07 22:58:28   3327s] =============================================================================================
[12/07 22:58:28   3327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:58:28   3327s] ---------------------------------------------------------------------------------------------
[12/07 22:58:28   3327s] [ SlackTraversorInit     ]      2   0:00:03.2  (   3.2 % )     0:00:03.2 /  0:00:03.2    1.0
[12/07 22:58:28   3327s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   0.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 22:58:28   3327s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:58:28   3327s] [ PlacerInterfaceInit    ]      1   0:00:01.0  (   1.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 22:58:28   3327s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 22:58:28   3327s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   0.5 % )     0:00:01.4 /  0:00:01.3    1.0
[12/07 22:58:28   3327s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:58:28   3327s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:01:09.7 /  0:01:09.5    1.0
[12/07 22:58:28   3327s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:01:07.4 /  0:01:07.2    1.0
[12/07 22:58:28   3327s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 22:58:28   3327s] [ OptEval                ]     13   0:00:59.4  (  59.4 % )     0:00:59.4 /  0:00:59.3    1.0
[12/07 22:58:28   3327s] [ OptCommit              ]     13   0:00:00.8  (   0.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 22:58:28   3327s] [ PostCommitDelayUpdate  ]     12   0:00:00.3  (   0.3 % )     0:00:03.3 /  0:00:03.2    1.0
[12/07 22:58:28   3327s] [ IncrDelayCalc          ]     74   0:00:02.9  (   2.9 % )     0:00:02.9 /  0:00:02.9    1.0
[12/07 22:58:28   3327s] [ DrvFindVioNets         ]      4   0:00:01.3  (   1.3 % )     0:00:01.3 /  0:00:01.3    1.0
[12/07 22:58:28   3327s] [ DrvComputeSummary      ]      4   0:00:01.0  (   1.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 22:58:28   3327s] [ RefinePlace            ]      1   0:00:18.7  (  18.7 % )     0:00:20.7 /  0:00:20.6    1.0
[12/07 22:58:28   3327s] [ TimingUpdate           ]      1   0:00:02.0  (   2.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/07 22:58:28   3327s] [ IncrTimingUpdate       ]     12   0:00:03.9  (   3.9 % )     0:00:03.9 /  0:00:03.9    1.0
[12/07 22:58:28   3327s] [ MISC                   ]          0:00:03.8  (   3.8 % )     0:00:03.8 /  0:00:03.8    1.0
[12/07 22:58:28   3327s] ---------------------------------------------------------------------------------------------
[12/07 22:58:28   3327s]  DrvOpt #3 TOTAL                    0:01:40.0  ( 100.0 % )     0:01:40.0 /  0:01:39.8    1.0
[12/07 22:58:28   3327s] ---------------------------------------------------------------------------------------------
[12/07 22:58:28   3327s] 
[12/07 22:58:28   3327s] End: GigaOpt DRV Optimization
[12/07 22:58:28   3327s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/07 22:58:28   3327s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3747.5M, EPOCH TIME: 1733630308.171560
[12/07 22:58:28   3327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:28   3327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:28   3327s] 
[12/07 22:58:28   3327s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:58:28   3327s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.111, MEM:3747.5M, EPOCH TIME: 1733630308.282357
[12/07 22:58:28   3327s] 
[12/07 22:58:28   3327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:58:28   3327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:32   3332s] 
------------------------------------------------------------------
     Summary (cpu=1.66min real=1.67min mem=3747.5M)
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.609 | -29.609 |  3.321  |
|           TNS (ns):|-29021.3 |-29021.3 |  0.000  |
|    Violating Paths:|  4809   |  4809   |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     83 (83)      |   -0.178   |     83 (83)      |
|   max_tran     |   2703 (4411)    |  -123.441  |   2703 (4652)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 22:58:32   3332s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3795.7M, EPOCH TIME: 1733630312.917055
[12/07 22:58:32   3332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:32   3332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:33   3332s] 
[12/07 22:58:33   3332s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:58:33   3332s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.119, REAL:0.119, MEM:3795.7M, EPOCH TIME: 1733630313.036038
[12/07 22:58:33   3332s] 
[12/07 22:58:33   3332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2031).
[12/07 22:58:33   3332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:33   3332s] Density: 36.635%
Routing Overflow: 0.07% H and 0.08% V
------------------------------------------------------------------

[12/07 22:58:33   3332s] **optDesign ... cpu = 0:30:07, real = 0:30:11, mem = 3462.8M, totSessionCpu=0:55:33 **
[12/07 22:58:43   3343s] Deleting Lib Analyzer.
[12/07 22:58:43   3343s] 
[12/07 22:58:43   3343s] Optimization is working on the following views:
[12/07 22:58:43   3343s]   Setup views: view_functional_wcl_slow 
[12/07 22:58:43   3343s]   Hold  views: view_functional_wcl_slow 
[12/07 22:58:45   3345s] 
[12/07 22:58:45   3345s] Active setup views:
[12/07 22:58:45   3345s]  view_functional_wcl_slow
[12/07 22:58:45   3345s]   Dominating endpoints: 0
[12/07 22:58:45   3345s]   Dominating TNS: -0.000
[12/07 22:58:45   3345s] 
[12/07 22:58:45   3345s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 22:58:45   3345s] Begin: GigaOpt Optimization in WNS mode
[12/07 22:58:45   3345s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/07 22:58:46   3345s] Info: 2028 nets with fixed/cover wires excluded.
[12/07 22:58:46   3345s] Info: 2032 clock nets excluded from IPO operation.
[12/07 22:58:46   3345s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:55:45.6/0:55:54.9 (1.0), mem = 3795.5M
[12/07 22:58:46   3345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.8
[12/07 22:58:46   3345s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 22:58:46   3345s] ### Creating PhyDesignMc. totSessionCpu=0:55:46 mem=3795.5M
[12/07 22:58:46   3345s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 22:58:46   3345s] OPERPROF: Starting DPlace-Init at level 1, MEM:3795.5M, EPOCH TIME: 1733630326.252843
[12/07 22:58:46   3345s] Processing tracks to init pin-track alignment.
[12/07 22:58:46   3345s] z: 2, totalTracks: 1
[12/07 22:58:46   3345s] z: 4, totalTracks: 1
[12/07 22:58:46   3345s] z: 6, totalTracks: 1
[12/07 22:58:46   3345s] z: 8, totalTracks: 1
[12/07 22:58:46   3345s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 22:58:46   3345s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 22:58:46   3345s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3795.5M, EPOCH TIME: 1733630326.346485
[12/07 22:58:46   3345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:46   3345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 22:58:46   3345s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 22:58:46   3345s] 
[12/07 22:58:46   3345s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 22:58:46   3345s] 
[12/07 22:58:46   3345s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 22:58:46   3345s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.122, REAL:0.123, MEM:3795.5M, EPOCH TIME: 1733630326.469394
[12/07 22:58:46   3345s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3795.5M, EPOCH TIME: 1733630326.469491
[12/07 22:58:46   3345s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3795.5M, EPOCH TIME: 1733630326.469837
[12/07 22:58:46   3345s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3795.5MB).
[12/07 22:58:46   3345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.249, REAL:0.250, MEM:3795.5M, EPOCH TIME: 1733630326.502728
[12/07 22:58:47   3346s] TotalInstCnt at PhyDesignMc Initialization: 118832
[12/07 22:58:47   3346s] ### Creating PhyDesignMc, finished. totSessionCpu=0:55:47 mem=3795.5M
[12/07 22:58:47   3346s] ### Creating RouteCongInterface, started
[12/07 22:58:47   3346s] 
[12/07 22:58:47   3346s] Creating Lib Analyzer ...
[12/07 22:58:47   3346s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 22:58:47   3346s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 22:58:47   3346s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 22:58:47   3346s] 
[12/07 22:58:47   3346s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 22:58:48   3347s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:55:47 mem=3795.5M
[12/07 22:58:48   3347s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:55:47 mem=3795.5M
[12/07 22:58:48   3347s] Creating Lib Analyzer, finished. 
[12/07 22:58:48   3347s] 
[12/07 22:58:48   3347s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.8500} {8, 0.083, 0.8500} {9, 0.006, 0.8500} {10, 0.006, 0.8500} 
[12/07 22:58:48   3347s] 
[12/07 22:58:48   3347s] #optDebug: {0, 1.000}
[12/07 22:58:48   3347s] ### Creating RouteCongInterface, finished
[12/07 22:58:48   3347s] {MG  {8 0 1.8 0.133366}  {9 0 17 1.25} }
[12/07 22:58:48   3347s] ### Creating LA Mngr. totSessionCpu=0:55:48 mem=3795.5M
[12/07 22:58:48   3347s] ### Creating LA Mngr, finished. totSessionCpu=0:55:48 mem=3795.5M
[12/07 22:58:49   3348s] *info: 2032 clock nets excluded
[12/07 22:58:49   3348s] *info: 1368 no-driver nets excluded.
[12/07 22:58:49   3348s] *info: 2028 nets with fixed/cover wires excluded.
[12/07 22:58:51   3350s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3579361.1
[12/07 22:58:51   3350s] PathGroup :  reg2reg  TargetSlack : 0.0136 
[12/07 22:58:51   3351s] ** GigaOpt Optimizer WNS Slack -29.609 TNS Slack -29021.257 Density 36.64
[12/07 22:58:52   3351s] Optimizer WNS Pass 0
[12/07 22:58:52   3351s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |  3.321|     0.000|
|reg2reg   |-29.609|-29021.257|
|HEPG      |-29.609|-29021.257|
|All Paths |-29.609|-29021.257|
+----------+-------+----------+

[12/07 22:58:52   3351s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -29.609ns TNS -29021.257ns; HEPG WNS -29.609ns TNS -29021.257ns; all paths WNS -29.609ns TNS -29021.257ns; Real time 0:43:43
[12/07 22:58:52   3351s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3814.6M, EPOCH TIME: 1733630332.466153
[12/07 22:58:52   3351s] Found 0 hard placement blockage before merging.
[12/07 22:58:52   3351s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3814.6M, EPOCH TIME: 1733630332.469728
[12/07 22:58:53   3352s] Active Path Group: reg2reg  
[12/07 22:58:53   3352s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 22:58:53   3352s] |  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/07 22:58:53   3352s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 22:58:53   3352s] | -29.609|  -29.609|-29021.257|-29021.257|   36.64%|   0:00:00.0| 3814.6M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:53   3352s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[13][34]/D             |
[12/07 22:58:53   3353s] | -27.498|  -27.498|-26183.283|-26183.283|   36.64%|   0:00:00.0| 3838.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:53   3353s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[9][35]/D              |
[12/07 22:58:53   3353s] | -26.112|  -26.112|-23547.406|-23547.406|   36.64%|   0:00:00.0| 3838.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:53   3353s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[17][6]/D              |
[12/07 22:58:53   3353s] | -24.708|  -24.708|-21045.904|-21045.904|   36.64%|   0:00:00.0| 3838.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:53   3353s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[8][8]/D               |
[12/07 22:58:53   3353s] | -22.695|  -22.695|-18741.117|-18741.117|   36.64%|   0:00:00.0| 3838.2M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:53   3353s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[21][26]/D             |
[12/07 22:58:54   3353s] | -21.279|  -21.279|-16564.865|-16564.865|   36.64%|   0:00:01.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:54   3353s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[11][18]/D             |
[12/07 22:58:54   3353s] | -19.687|  -19.687|-14525.552|-14525.552|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:54   3353s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[21][7]/D              |
[12/07 22:58:54   3353s] | -18.331|  -18.331|-12640.545|-12640.545|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:54   3353s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[12][25]/D             |
[12/07 22:58:54   3353s] | -12.113|  -12.113|-10887.441|-10887.441|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:54   3353s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[23][24]/D             |
[12/07 22:58:54   3353s] | -11.927|  -11.927| -9835.810| -9835.810|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:54   3353s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:54   3353s] | -11.869|  -11.869| -9797.997| -9797.997|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:54   3353s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:54   3353s] | -11.851|  -11.851| -9771.286| -9771.286|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:54   3353s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:54   3354s] | -11.827|  -11.827| -9753.100| -9753.100|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:54   3354s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:54   3354s] | -11.808|  -11.808| -9745.971| -9745.971|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:54   3354s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:55   3354s] | -11.793|  -11.793| -9732.652| -9732.652|   36.64%|   0:00:01.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:55   3354s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:55   3354s] | -11.772|  -11.772| -9772.089| -9772.089|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:55   3354s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[14][19]/D             |
[12/07 22:58:55   3354s] | -11.754|  -11.754| -9757.702| -9757.702|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:55   3354s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[14][19]/D             |
[12/07 22:58:55   3354s] | -11.741|  -11.741| -9750.232| -9750.232|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:55   3354s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[14][19]/D             |
[12/07 22:58:55   3355s] | -11.734|  -11.734| -9741.300| -9741.300|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:55   3355s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[14][19]/D             |
[12/07 22:58:56   3355s] | -11.713|  -11.713| -9736.665| -9736.665|   36.64%|   0:00:01.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:56   3355s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:56   3355s] | -11.704|  -11.704| -9732.812| -9732.812|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:56   3355s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:56   3355s] | -11.695|  -11.695| -9727.509| -9727.509|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:56   3355s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:56   3355s] | -11.690|  -11.690| -9724.826| -9724.826|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:56   3355s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:56   3356s] | -10.551|  -10.551| -9277.247| -9277.247|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:56   3356s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[13][14]/D             |
[12/07 22:58:56   3356s] | -10.369|  -10.369| -8307.302| -8307.302|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:56   3356s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[7][13]/D              |
[12/07 22:58:56   3356s] |  -8.334|   -8.334| -7314.821| -7314.821|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:56   3356s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[18][33]/D             |
[12/07 22:58:57   3356s] |  -8.106|   -8.106| -6560.914| -6560.914|   36.64%|   0:00:01.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[23] |
[12/07 22:58:57   3356s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/07 22:58:57   3356s] |  -8.083|   -8.083| -6552.809| -6552.809|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/07 22:58:57   3356s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/07 22:58:57   3356s] |  -7.962|   -7.962| -6544.902| -6544.902|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/s_out_data_reg_reg[26] |
[12/07 22:58:57   3356s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/07 22:58:57   3356s] |  -7.252|   -7.252| -6536.940| -6536.940|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[30] |
[12/07 22:58:57   3356s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/07 22:58:57   3356s] |  -7.219|   -7.219| -6529.688| -6529.688|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[27] |
[12/07 22:58:57   3356s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/07 22:58:57   3356s] |  -7.102|   -7.102| -6522.470| -6522.470|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_y_reg_reg[0]/D   |
[12/07 22:58:57   3356s] |  -7.060|   -7.060| -6515.367| -6515.367|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:57   3356s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:58   3357s] |  -6.984|   -6.984| -6466.945| -6466.945|   36.64%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[30] |
[12/07 22:58:58   3357s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/07 22:58:58   3357s] |  -6.641|   -6.641| -6459.961| -6459.961|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:58   3357s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[1][4]/D               |
[12/07 22:58:58   3357s] |  -6.555|   -6.555| -5827.443| -5827.443|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:58   3357s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:58   3357s] |  -6.439|   -6.439| -5816.250| -5816.250|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:58   3357s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:58   3357s] |  -6.430|   -6.430| -5814.996| -5814.996|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:58   3357s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:58   3357s] |  -6.427|   -6.427| -5814.689| -5814.689|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:58   3357s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:59   3358s] |  -6.422|   -6.422| -5806.956| -5806.956|   36.64%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:59   3358s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:59   3358s] |  -6.418|   -6.418| -5809.162| -5809.162|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:59   3358s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:59   3358s] |  -6.416|   -6.416| -5804.583| -5804.583|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:59   3358s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:59   3358s] |  -6.400|   -6.400| -5797.949| -5797.949|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:59   3358s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:58:59   3359s] |  -6.388|   -6.388| -5790.252| -5790.252|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:58:59   3359s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:00   3359s] |  -6.384|   -6.384| -5787.270| -5787.270|   36.65%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:00   3359s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:00   3359s] |  -6.383|   -6.383| -5784.461| -5784.461|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:00   3359s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:00   3359s] |  -6.376|   -6.376| -5783.710| -5783.710|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:00   3359s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:00   3359s] |  -6.372|   -6.372| -5779.399| -5779.399|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:00   3359s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:01   3360s] |  -6.363|   -6.363| -5771.505| -5771.505|   36.65%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:01   3360s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:01   3360s] |  -6.354|   -6.354| -5768.215| -5768.215|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:01   3360s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:01   3360s] |  -6.347|   -6.347| -5767.459| -5767.459|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:01   3360s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:02   3361s] |  -6.334|   -6.334| -5766.479| -5766.479|   36.65%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:02   3361s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[16][19]/D             |
[12/07 22:59:03   3362s] |  -6.325|   -6.325| -5765.807| -5765.807|   36.65%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:03   3362s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:04   3363s] |  -6.319|   -6.319| -5758.342| -5758.342|   36.65%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:04   3363s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:04   3364s] |  -6.316|   -6.316| -5756.913| -5756.913|   36.65%|   0:00:00.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:04   3364s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:05   3364s] |  -6.307|   -6.307| -5752.158| -5752.158|   36.65%|   0:00:01.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:05   3364s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:06   3365s] |  -6.281|   -6.281| -5748.217| -5748.217|   36.65%|   0:00:01.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:06   3365s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:07   3367s] |  -6.275|   -6.275| -5746.833| -5746.833|   36.65%|   0:00:01.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:07   3367s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:10   3369s] |  -6.274|   -6.274| -5745.758| -5745.758|   36.65%|   0:00:03.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:10   3369s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:10   3369s] |  -6.274|   -6.274| -5745.738| -5745.738|   36.65%|   0:00:00.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:10   3369s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
[12/07 22:59:11   3370s] |  -6.276|   -6.276| -5744.275| -5744.275|   36.66%|   0:00:01.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:11   3370s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
[12/07 22:59:11   3370s] |  -6.276|   -6.276| -5744.087| -5744.087|   36.66%|   0:00:00.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:11   3370s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[16][19]/D             |
[12/07 22:59:11   3370s] Starting generalSmallTnsOpt
[12/07 22:59:11   3370s] Ending generalSmallTnsOpt End
[12/07 22:59:11   3370s] |  -6.276|   -6.276| -5744.087| -5744.087|   36.66%|   0:00:00.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 22:59:11   3370s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[16][19]/D             |
[12/07 22:59:11   3370s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 22:59:11   3370s] **INFO: Starting Blocking QThread with 1 CPU
[12/07 22:59:11   3370s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/07 22:59:11   3370s] *** QThread Job [begin] (WnsOpt #1 / ccopt_design #1) : mem = 0.9M
[12/07 22:59:11   3370s] 
[12/07 22:59:11   3370s] TimeStamp Deleting Cell Server Begin ...
[12/07 22:59:11   3370s] Deleting Lib Analyzer.
[12/07 22:59:11   3370s] 
[12/07 22:59:11   3370s] TimeStamp Deleting Cell Server End ...
[12/07 22:59:11   3370s] *** Enable all active views. ***
[12/07 22:59:11   3370s] OPTC: user 20.0
[12/07 22:59:11   3370s] Starting delay calculation for Hold views
[12/07 22:59:11   3370s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 22:59:11   3370s] #################################################################################
[12/07 22:59:11   3370s] # Design Stage: PreRoute
[12/07 22:59:11   3370s] # Design Name: torus_credit_D_W32
[12/07 22:59:11   3370s] # Design Mode: 90nm
[12/07 22:59:11   3370s] # Analysis Mode: MMMC Non-OCV 
[12/07 22:59:11   3370s] # Parasitics Mode: No SPEF/RCDB 
[12/07 22:59:11   3370s] # Signoff Settings: SI Off 
[12/07 22:59:11   3370s] #################################################################################
[12/07 22:59:11   3370s] AAE_INFO: 1 threads acquired from CTE.
[12/07 22:59:11   3370s] Calculate delays in Single mode...
[12/07 22:59:11   3370s] Calculate delays in Single mode...
[12/07 22:59:11   3370s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/07 22:59:11   3370s] Start delay calculation (fullDC) (1 T). (MEM=0)
[12/07 22:59:11   3370s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 22:59:11   3370s] Total number of fetched objects 120816
[12/07 22:59:11   3370s] Total number of fetched objects 120816
[12/07 22:59:11   3370s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:00.0)
[12/07 22:59:11   3370s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/07 22:59:11   3370s] End delay calculation. (MEM=0 CPU=0:00:35.4 REAL=0:00:35.0)
[12/07 22:59:11   3370s] End delay calculation (fullDC). (MEM=0 CPU=0:00:42.1 REAL=0:00:42.0)
[12/07 22:59:11   3370s] *** CDM Built up (cpu=0:00:49.0  real=0:00:48.0  mem= 0.0M) ***
[12/07 22:59:11   3370s] *** Done Building Timing Graph (cpu=0:00:54.0 real=0:00:54.0 totSessionCpu=0:00:55.1 mem=0.0M)
[12/07 22:59:11   3370s] 
------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.044  |  0.001  | -0.044  |
|           TNS (ns):| -0.400  |  0.000  | -0.400  |
|    Violating Paths:|   35    |    0    |   35    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 22:59:11   3370s] Density: 36.657%
Routing Overflow: 0.07% H and 0.08% V
------------------------------------------------------------------

[12/07 22:59:11   3370s] *** QThread Job [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:59.1/0:00:59.0 (1.0), mem = 0.0M
[12/07 22:59:11   3370s] 
[12/07 22:59:11   3370s] =============================================================================================
[12/07 22:59:11   3370s]  Step TAT Report : QThreadWorker #1 / WnsOpt #1 / ccopt_design #1               21.17-s075_1
[12/07 22:59:11   3370s] =============================================================================================
[12/07 22:59:11   3370s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 22:59:11   3370s] ---------------------------------------------------------------------------------------------
[12/07 22:59:11   3370s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.1 % )     0:00:56.1 /  0:00:56.3    1.0
[12/07 22:59:11   3370s] [ TimingUpdate           ]      1   0:00:05.0  (   8.5 % )     0:00:53.8 /  0:00:54.0    1.0
[12/07 22:59:11   3370s] [ FullDelayCalc          ]      1   0:00:48.8  (  82.8 % )     0:00:48.8 /  0:00:49.0    1.0
[12/07 22:59:11   3370s] [ TimingReport           ]      1   0:00:02.2  (   3.8 % )     0:00:02.2 /  0:00:02.2    1.0
[12/07 22:59:11   3370s] [ MISC                   ]          0:00:02.8  (   4.8 % )     0:00:02.8 /  0:00:02.8    1.0
[12/07 22:59:11   3370s] ---------------------------------------------------------------------------------------------
[12/07 22:59:11   3370s]  QThreadWorker #1 TOTAL             0:00:59.0  ( 100.0 % )     0:00:59.0 /  0:00:59.1    1.0
[12/07 22:59:11   3370s] ---------------------------------------------------------------------------------------------
[12/07 22:59:11   3370s] 
[12/07 23:00:10   3429s]  
_______________________________________________________________________
[12/07 23:00:32   3450s] skewClock has sized CTS_ccl_a_buf_01360 (BUFFD12)
[12/07 23:00:32   3450s] skewClock has sized CTS_ccl_a_buf_01377 (BUFFD16)
[12/07 23:00:32   3450s] skewClock has sized CTS_ccl_a_buf_01390 (BUFFD16)
[12/07 23:00:32   3450s] skewClock has sized CTS_ccl_buf_01393 (BUFFD12)
[12/07 23:00:32   3450s] skewClock has sized CTS_ccl_buf_01398 (BUFFD12)
[12/07 23:00:32   3450s] skewClock has sized CTS_ccl_buf_01399 (BUFFD12)
[12/07 23:00:32   3450s] skewClock has sized CTS_ccl_buf_01402 (BUFFD12)
[12/07 23:00:32   3450s] skewClock has sized CTS_ccl_buf_01405 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized CTS_cdb_buf_01958 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has sized CTS_cfo_buf_01910 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has sized ys[0].xs[0].torus_switch_xy/CTS_ccl_a_buf_01190 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[0].xs[0].torus_switch_xy/CTS_ccl_a_buf_01368 (BUFFD12)
[12/07 23:00:32   3450s] skewClock has sized ys[0].xs[1].torus_switch_xy/CTS_ccl_a_buf_01115 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[1].xs[0].torus_switch_xy/CTS_ccl_a_buf_00871 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[1].xs[0].torus_switch_xy/CTS_ccl_a_buf_00878 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[1].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00801 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[1].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00828 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[1].xs[2].torus_switch_xy/CTS_ccl_a_buf_00726 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00647 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[2].xs[0].torus_switch_xy/CTS_ccl_a_buf_00564 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_00260 (BUFFD6)
[12/07 23:00:32   3450s] skewClock has sized ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_01287 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_01290 (BUFFD12)
[12/07 23:00:32   3450s] skewClock has sized ys[3].xs[0].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00272 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[3].xs[1].torus_switch_xy/CTS_ccl_a_buf_01285 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has sized ys[3].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00176 (BUFFD8)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14176_CTS_66 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14177_CTS_54 (CKBD2)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14178_CTS_50 (CKBD3)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14179_CTS_96 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14180_CTS_44 (BUFFD1)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14181_CTS_39 (BUFFD1)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/FE_USKC14182_CTS_6 (BUFFD1)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/FE_USKC14183_CTS_3 (BUFFD1)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14184_CTS_42 (BUFFD1)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/FE_USKC14185_CTS_4 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/FE_USKC14186_CTS_5 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14187_CTS_66 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14188_CTS_54 (CKBD2)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14189_CTS_96 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14190_CTS_52 (BUFFD1)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14191_CTS_51 (CKBD2)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/FE_USKC14192_CTS_3 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/FE_USKC14193_CTS_5 (BUFFD6)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/FE_USKC14194_CTS_12 (CKBD6)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/FE_USKC14195_CTS_10 (CKBD6)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14196_CTS_50 (CKBD3)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_USKC14197_CTS_16 (BUFFD1)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_USKC14198_CTS_5 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14199_CTS_26 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_USKC14200_CTS_11 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/FE_USKC14201_CTS_38 (CKBD2)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/FE_USKC14202_CTS_34 (CKBD6)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_USKC14203_CTS_2 (BUFFD6)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/FE_USKC14204_CTS_13 (BUFFD6)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14205_CTS_64 (CKBD2)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14206_CTS_63 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14207_CTS_111 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14208_CTS_101 (CKBD6)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14209_CTS_18 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14210_CTS_121 (BUFFD1)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14211_CTS_120 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/FE_USKC14212_CTS_38 (CKBD2)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[3].torus_switch_xy/FE_USKC14213_CTS_34 (BUFFD6)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14214_CTS_26 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14215_CTS_52 (CKBD2)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14216_CTS_51 (CKBD2)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14217_CTS_47 (CKBD2)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14218_CTS_24 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted ys[1].xs[3].torus_switch_xy/west_conn_rx/FE_USKC14219_CTS_23 (BUFFD1)
[12/07 23:00:32   3450s] skewClock has inserted ys[1].xs[3].torus_switch_xy/west_conn_rx/FE_USKC14220_CTS_27 (CKBD2)
[12/07 23:00:32   3450s] skewClock has inserted ys[1].xs[1].torus_switch_xy/west_conn_rx/FE_USKC14221_CTS_13 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted ys[1].xs[3].torus_switch_xy/west_conn_rx/FE_USKC14222_CTS_9 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14223_CTS_110 (BUFFD1)
[12/07 23:00:32   3450s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_USKC14224_CTS_14 (BUFFD4)
[12/07 23:00:32   3450s] skewClock has inserted FE_USKC14225_CTS_114 (CKBD3)
[12/07 23:00:32   3450s] skewClock has inserted ys[3].xs[2].torus_switch_xy/FE_USKC14226_CTS_11 (BUFFD4)
[12/07 23:00:32   3450s] skewClock sized 26 and inserted 51 insts
[12/07 23:00:39   3457s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:00:39   3457s] |  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/07 23:00:39   3457s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:00:39   3457s] |  -5.881|   -5.881| -5125.104| -5125.104|   36.66%|   0:01:28.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:00:39   3457s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
[12/07 23:00:39   3457s] |  -5.875|   -5.875| -5125.275| -5125.275|   36.66%|   0:01:28.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:00:39   3457s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
[12/07 23:00:39   3458s] |  -5.865|   -5.865| -5126.428| -5126.428|   36.66%|   0:00:00.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:00:39   3458s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][19]/D             |
[12/07 23:00:39   3458s] |  -5.865|   -5.865| -5126.248| -5126.248|   36.66%|   0:00:00.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:00:39   3458s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][19]/D             |
[12/07 23:00:39   3458s] |  -5.865|   -5.865| -5125.960| -5125.960|   36.66%|   0:00:00.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:00:39   3458s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][19]/D             |
[12/07 23:00:39   3458s] Starting generalSmallTnsOpt
[12/07 23:00:39   3458s] Ending generalSmallTnsOpt End
[12/07 23:00:39   3458s] |  -5.865|   -5.865| -5126.326| -5126.326|   36.66%|   0:00:00.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:00:39   3458s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][19]/D             |
[12/07 23:00:39   3458s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:00:56   3475s] skewClock has sized CTS_ccl_a_buf_01347 (BUFFD6)
[12/07 23:00:56   3475s] skewClock has sized ys[0].xs[0].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_01211 (BUFFD6)
[12/07 23:00:56   3475s] skewClock has sized ys[0].xs[0].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_01229 (BUFFD8)
[12/07 23:00:56   3475s] skewClock has sized ys[0].xs[1].torus_switch_xy/CTS_ccl_a_buf_01132 (BUFFD8)
[12/07 23:00:56   3475s] skewClock has sized ys[1].xs[0].torus_switch_xy/CTS_ccl_a_buf_00871 (BUFFD16)
[12/07 23:00:56   3475s] skewClock has sized ys[1].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00828 (BUFFD16)
[12/07 23:00:56   3475s] skewClock has sized ys[1].xs[2].torus_switch_xy/CTS_ccl_a_buf_00726 (BUFFD16)
[12/07 23:00:56   3475s] skewClock has sized ys[1].xs[3].torus_switch_xy/CTS_ccl_a_buf_00637 (BUFFD8)
[12/07 23:00:56   3475s] skewClock has sized ys[1].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00665 (BUFFD8)
[12/07 23:00:56   3475s] skewClock has sized ys[2].xs[0].torus_switch_xy/CTS_ccl_a_buf_00553 (BUFFD8)
[12/07 23:00:56   3475s] skewClock has sized ys[2].xs[0].torus_switch_xy/CTS_ccl_a_buf_00564 (BUFFD16)
[12/07 23:00:56   3475s] skewClock has sized ys[2].xs[3].torus_switch_xy/west_conn_rx/FE_USKC14195_CTS_10 (CKBD8)
[12/07 23:00:56   3475s] skewClock has sized ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_00247 (BUFFD8)
[12/07 23:00:56   3475s] skewClock has sized ys[3].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00182 (BUFFD8)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14227_CTS_66 (CKBD2)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14228_CTS_66 (CKBD2)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14229_CTS_66 (BUFFD4)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14230_CTS_54 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14231_CTS_54 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14232_CTS_54 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14233_CTS_50 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14234_CTS_50 (CKBD2)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14235_CTS_50 (CKBD3)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14236_CTS_96 (CKBD2)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14237_CTS_96 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14238_CTS_96 (BUFFD4)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14239_CTS_39 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14240_CTS_39 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/FE_USKC14241_CTS_7 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/FE_USKC14242_CTS_8 (BUFFD4)
[12/07 23:00:56   3475s] skewClock has inserted ys[1].xs[2].torus_switch_xy/FE_USKC14243_CTS_14 (CKBD6)
[12/07 23:00:56   3475s] skewClock has inserted ys[1].xs[2].torus_switch_xy/FE_USKC14244_CTS_14 (BUFFD6)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14245_CTS_66 (BUFFD4)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14246_CTS_66 (BUFFD4)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14247_CTS_66 (BUFFD4)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14248_CTS_54 (CKBD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14249_CTS_54 (CKBD2)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14250_CTS_54 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14251_CTS_50 (CKBD2)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14252_CTS_50 (CKBD2)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14253_CTS_50 (CKBD3)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14254_CTS_27 (CKBD3)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14255_CTS_101 (CKBD2)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14256_CTS_101 (BUFFD6)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14257_CTS_111 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14258_CTS_111 (BUFFD4)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14259_CTS_18 (CKBD2)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14260_CTS_18 (BUFFD4)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14261_CTS_120 (CKBD2)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14262_CTS_121 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14263_CTS_121 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14264_CTS_120 (BUFFD4)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14265_CTS_51 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14266_CTS_52 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14267_CTS_51 (BUFFD1)
[12/07 23:00:56   3475s] skewClock has inserted FE_USKC14268_CTS_52 (BUFFD1)
[12/07 23:00:56   3475s] skewClock sized 14 and inserted 42 insts
[12/07 23:01:01   3479s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:01:01   3479s] |  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/07 23:01:01   3479s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:01:01   3479s] |  -5.721|   -5.721| -4470.197| -4470.197|   36.66%|   0:00:22.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[30] |
[12/07 23:01:01   3479s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/07 23:01:01   3479s] |  -5.700|   -5.700| -4467.775| -4467.775|   36.66%|   0:00:22.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[2].torus_switch_xy/s_out_data_reg_reg[27] |
[12/07 23:01:01   3479s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/07 23:01:01   3480s] |  -5.339|   -5.339| -4465.376| -4465.376|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_x_reg_reg[1]/D   |
[12/07 23:01:01   3480s] |  -5.253|   -5.253| -4463.213| -4463.213|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[28] |
[12/07 23:01:01   3480s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/07 23:01:01   3480s] |  -5.181|   -5.181| -4460.936| -4460.936|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:01   3480s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
[12/07 23:01:01   3480s] |  -5.115|   -5.115| -4454.472| -4454.472|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:01   3480s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
[12/07 23:01:01   3480s] |  -5.081|   -5.081| -4450.611| -4450.611|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:01   3480s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
[12/07 23:01:01   3480s] |  -5.060|   -5.060| -4443.767| -4443.767|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:01   3480s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
[12/07 23:01:01   3480s] |  -5.038|   -5.038| -4440.973| -4440.973|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:01   3480s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
[12/07 23:01:02   3480s] |  -5.028|   -5.028| -4438.954| -4438.954|   36.66%|   0:00:01.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:02   3480s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
[12/07 23:01:02   3481s] |  -5.017|   -5.017| -4436.977| -4436.977|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:02   3481s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
[12/07 23:01:02   3481s] |  -5.001|   -5.001| -4433.780| -4433.780|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:02   3481s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
[12/07 23:01:02   3481s] |  -4.953|   -4.953| -3962.778| -3962.778|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:02   3481s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
[12/07 23:01:02   3481s] |  -4.954|   -4.954| -3962.737| -3962.737|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:02   3481s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
[12/07 23:01:02   3481s] |  -4.952|   -4.952| -3962.719| -3962.719|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:02   3481s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
[12/07 23:01:03   3481s] |  -4.951|   -4.951| -3962.730| -3962.730|   36.66%|   0:00:01.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:03   3481s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
[12/07 23:01:03   3482s] |  -4.951|   -4.951| -3962.665| -3962.665|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:03   3482s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
[12/07 23:01:03   3482s] Starting generalSmallTnsOpt
[12/07 23:01:03   3482s] Ending generalSmallTnsOpt End
[12/07 23:01:03   3482s] |  -4.952|   -4.952| -3962.665| -3962.665|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:01:03   3482s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
[12/07 23:01:03   3482s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:01:03   3482s] 
[12/07 23:01:03   3482s] *** Finish Core Optimize Step (cpu=0:02:10 real=0:02:10 mem=4005.2M) ***
[12/07 23:01:03   3482s] 
[12/07 23:01:03   3482s] *** Finished Optimize Step Cumulative (cpu=0:02:10 real=0:02:10 mem=4005.2M) ***
[12/07 23:01:03   3482s] Deleting 0 temporary hard placement blockage(s).
[12/07 23:01:03   3482s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 3.447|    0.000|
|reg2reg   |-4.952|-3962.665|
|HEPG      |-4.952|-3962.665|
|All Paths |-4.952|-3962.665|
+----------+------+---------+

[12/07 23:01:04   3482s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -4.951ns TNS -3962.665ns; HEPG WNS -4.951ns TNS -3962.665ns; all paths WNS -4.951ns TNS -3962.665ns; Real time 0:45:55
[12/07 23:01:04   3482s] ** GigaOpt Optimizer WNS Slack -4.952 TNS Slack -3962.665 Density 36.66
[12/07 23:01:04   3482s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3579361.1
[12/07 23:01:04   3482s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4005.2M, EPOCH TIME: 1733630464.223757
[12/07 23:01:04   3482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120905).
[12/07 23:01:04   3482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:01:04   3483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:01:04   3483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:01:04   3483s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.382, REAL:0.383, MEM:3994.2M, EPOCH TIME: 1733630464.606786
[12/07 23:01:04   3483s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3994.2M, EPOCH TIME: 1733630464.693221
[12/07 23:01:04   3483s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3994.2M, EPOCH TIME: 1733630464.693327
[12/07 23:01:04   3483s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3994.2M, EPOCH TIME: 1733630464.786704
[12/07 23:01:04   3483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:01:04   3483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:01:04   3483s] 
[12/07 23:01:04   3483s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:01:04   3483s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.115, REAL:0.115, MEM:3994.2M, EPOCH TIME: 1733630464.901765
[12/07 23:01:04   3483s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3994.2M, EPOCH TIME: 1733630464.901861
[12/07 23:01:04   3483s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3994.2M, EPOCH TIME: 1733630464.902255
[12/07 23:01:04   3483s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.239, REAL:0.240, MEM:3994.2M, EPOCH TIME: 1733630464.933100
[12/07 23:01:04   3483s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.239, REAL:0.240, MEM:3994.2M, EPOCH TIME: 1733630464.933140
[12/07 23:01:04   3483s] TDRefine: refinePlace mode is spiral
[12/07 23:01:04   3483s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.8
[12/07 23:01:04   3483s] OPERPROF: Starting RefinePlace at level 1, MEM:3994.2M, EPOCH TIME: 1733630464.933209
[12/07 23:01:04   3483s] *** Starting refinePlace (0:58:04 mem=3994.2M) ***
[12/07 23:01:04   3483s] Total net bbox length = 6.057e+06 (3.132e+06 2.926e+06) (ext = 1.542e+04)
[12/07 23:01:04   3483s] 
[12/07 23:01:04   3483s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:01:05   3483s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 23:01:05   3483s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:01:05   3483s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:01:05   3483s] 
[12/07 23:01:05   3483s] Starting Small incrNP...
[12/07 23:01:05   3483s] User Input Parameters:
[12/07 23:01:05   3483s] - Congestion Driven    : Off
[12/07 23:01:05   3483s] - Timing Driven        : Off
[12/07 23:01:05   3483s] - Area-Violation Based : Off
[12/07 23:01:05   3483s] - Start Rollback Level : -5
[12/07 23:01:05   3483s] - Legalized            : On
[12/07 23:01:05   3483s] - Window Based         : Off
[12/07 23:01:05   3483s] - eDen incr mode       : Off
[12/07 23:01:05   3483s] - Small incr mode      : On
[12/07 23:01:05   3483s] 
[12/07 23:01:05   3483s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3994.2M, EPOCH TIME: 1733630465.109352
[12/07 23:01:05   3483s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3996.0M, EPOCH TIME: 1733630465.133970
[12/07 23:01:05   3483s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.048, REAL:0.048, MEM:3996.0M, EPOCH TIME: 1733630465.181956
[12/07 23:01:05   3483s] default core: bins with density > 0.750 = 33.46 % ( 2361 / 7056 )
[12/07 23:01:05   3483s] Density distribution unevenness ratio = 56.416%
[12/07 23:01:05   3483s] Density distribution unevenness ratio (U70) = 23.127%
[12/07 23:01:05   3483s] Density distribution unevenness ratio (U80) = 14.498%
[12/07 23:01:05   3483s] Density distribution unevenness ratio (U90) = 6.548%
[12/07 23:01:05   3483s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.073, REAL:0.073, MEM:3996.0M, EPOCH TIME: 1733630465.182231
[12/07 23:01:05   3483s] cost 1.092222, thresh 1.000000
[12/07 23:01:05   3483s] OPERPROF:   Starting spMPad at level 2, MEM:3996.0M, EPOCH TIME: 1733630465.182725
[12/07 23:01:05   3483s] OPERPROF:     Starting spContextMPad at level 3, MEM:3996.0M, EPOCH TIME: 1733630465.189935
[12/07 23:01:05   3483s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3996.0M, EPOCH TIME: 1733630465.189985
[12/07 23:01:05   3483s] MP Top (116999): mp=1.050. U=0.365.
[12/07 23:01:05   3483s] OPERPROF:   Finished spMPad at level 2, CPU:0.043, REAL:0.043, MEM:3996.0M, EPOCH TIME: 1733630465.225488
[12/07 23:01:05   3483s] MPU (116999) 0.365 -> 0.383
[12/07 23:01:05   3483s] incrNP th 1.000, 0.100
[12/07 23:01:05   3484s] Legalizing MH Cells... 0 / 0 (level 100)
[12/07 23:01:05   3484s] No instances found in the vector
[12/07 23:01:05   3484s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3996.0M, DRC: 0)
[12/07 23:01:05   3484s] 0 (out of 0) MH cells were successfully legalized.
[12/07 23:01:05   3484s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/07 23:01:05   3484s] OPERPROF:   Starting IPInitSPData at level 2, MEM:3996.0M, EPOCH TIME: 1733630465.302803
[12/07 23:01:05   3484s] OPERPROF:     Starting spInitNetWt at level 3, MEM:3996.0M, EPOCH TIME: 1733630465.318603
[12/07 23:01:05   3484s] no activity file in design. spp won't run.
[12/07 23:01:05   3484s] [spp] 0
[12/07 23:01:05   3484s] [adp] 0:1:1:3
[12/07 23:01:05   3484s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.040, REAL:0.040, MEM:3996.0M, EPOCH TIME: 1733630465.358608
[12/07 23:01:05   3484s] SP #FI/SF FL/PI 1996/69638 23879/23482
[12/07 23:01:05   3484s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.080, REAL:0.080, MEM:3996.0M, EPOCH TIME: 1733630465.383061
[12/07 23:01:05   3484s] NP #FI/FS/SF FL/PI: 71634/0/69638 47361/23482
[12/07 23:01:05   3484s] RPlace IncrNP: Rollback Lev = -3
[12/07 23:01:05   3484s] OPERPROF:   Starting npPlace at level 2, MEM:4039.4M, EPOCH TIME: 1733630465.827181
[12/07 23:01:31   3510s] GP RA stats: MHOnly 0 nrInst 47361 nrDH 514 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 514, nrHgtY0Cnt 514
[12/07 23:01:41   3519s] OPERPROF:   Finished npPlace at level 2, CPU:35.328, REAL:35.829, MEM:4173.7M, EPOCH TIME: 1733630501.656574
[12/07 23:01:42   3520s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:4173.7M, EPOCH TIME: 1733630502.019078
[12/07 23:01:42   3520s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.001, REAL:0.001, MEM:4173.7M, EPOCH TIME: 1733630502.019762
[12/07 23:01:42   3520s] 
[12/07 23:01:42   3520s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4173.7M, EPOCH TIME: 1733630502.029155
[12/07 23:01:42   3520s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4173.7M, EPOCH TIME: 1733630502.055525
[12/07 23:01:42   3520s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.046, REAL:0.046, MEM:4173.7M, EPOCH TIME: 1733630502.101250
[12/07 23:01:42   3520s] default core: bins with density > 0.750 = 34.44 % ( 2430 / 7056 )
[12/07 23:01:42   3520s] Density distribution unevenness ratio = 55.839%
[12/07 23:01:42   3520s] Density distribution unevenness ratio (U70) = 21.799%
[12/07 23:01:42   3520s] Density distribution unevenness ratio (U80) = 12.942%
[12/07 23:01:42   3520s] Density distribution unevenness ratio (U90) = 4.979%
[12/07 23:01:42   3520s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.072, REAL:0.072, MEM:4173.7M, EPOCH TIME: 1733630502.101531
[12/07 23:01:42   3520s] RPlace postIncrNP: Density = 1.092222 -> 1.281111.
[12/07 23:01:42   3520s] RPlace postIncrNP Info: Density distribution changes:
[12/07 23:01:42   3520s] [1.10+      ] :	 0 (0.00%) -> 16 (0.23%)
[12/07 23:01:42   3520s] [1.05 - 1.10] :	 6 (0.09%) -> 13 (0.18%)
[12/07 23:01:42   3520s] [1.00 - 1.05] :	 86 (1.22%) -> 78 (1.11%)
[12/07 23:01:42   3520s] [0.95 - 1.00] :	 1863 (26.40%) -> 1313 (18.61%)
[12/07 23:01:42   3520s] [0.90 - 0.95] :	 167 (2.37%) -> 542 (7.68%)
[12/07 23:01:42   3520s] [0.85 - 0.90] :	 118 (1.67%) -> 285 (4.04%)
[12/07 23:01:42   3520s] [0.80 - 0.85] :	 88 (1.25%) -> 145 (2.05%)
[12/07 23:01:42   3520s] Move report: incrNP moves 47300 insts, mean move: 18.30 um, max move: 254.80 um 
[12/07 23:01:42   3520s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/U8): (1417.00, 1452.80) --> (1286.40, 1328.60)
[12/07 23:01:42   3520s] Finished incrNP (cpu=0:00:36.5, real=0:00:37.0, mem=4173.7M)
[12/07 23:01:42   3520s] End of Small incrNP (cpu=0:00:36.5, real=0:00:37.0)
[12/07 23:01:42   3520s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4173.7M, EPOCH TIME: 1733630502.115683
[12/07 23:01:42   3520s] Starting refinePlace ...
[12/07 23:01:42   3520s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:01:42   3520s] Rule aware DDP is turned off due to no Spiral.
[12/07 23:01:42   3520s] Rule aware DDP is turned off.
[12/07 23:01:42   3520s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:01:42   3520s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:4173.7M, EPOCH TIME: 1733630502.423681
[12/07 23:01:42   3520s] DDP initSite1 nrRow 831 nrJob 831
[12/07 23:01:42   3520s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:4173.7M, EPOCH TIME: 1733630502.423775
[12/07 23:01:42   3520s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.008, REAL:0.008, MEM:4173.7M, EPOCH TIME: 1733630502.432247
[12/07 23:01:42   3520s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:4173.7M, EPOCH TIME: 1733630502.432276
[12/07 23:01:42   3520s] DDP markSite nrRow 831 nrJob 831
[12/07 23:01:42   3520s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:4173.7M, EPOCH TIME: 1733630502.451544
[12/07 23:01:42   3520s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.028, REAL:0.028, MEM:4173.7M, EPOCH TIME: 1733630502.451637
[12/07 23:01:42   3520s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4173.7M, EPOCH TIME: 1733630502.511403
[12/07 23:01:42   3520s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:4173.7M, EPOCH TIME: 1733630502.511463
[12/07 23:01:42   3520s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4173.7M, EPOCH TIME: 1733630502.523011
[12/07 23:01:42   3520s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4173.7M, EPOCH TIME: 1733630502.523075
[12/07 23:01:42   3520s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.102, REAL:0.103, MEM:4173.7M, EPOCH TIME: 1733630502.625762
[12/07 23:01:42   3520s] ** Cut row section cpu time 0:00:00.1.
[12/07 23:01:42   3520s]  ** Cut row section real time 0:00:00.0.
[12/07 23:01:42   3520s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.104, REAL:0.104, MEM:4173.7M, EPOCH TIME: 1733630502.627001
[12/07 23:01:44   3523s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 23:01:44   3523s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:02.0, mem=4173.7MB) @(0:58:40 - 0:58:43).
[12/07 23:01:44   3523s] Move report: preRPlace moves 25611 insts, mean move: 1.04 um, max move: 9.20 um 
[12/07 23:01:44   3523s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[13][16]): (956.80, 1074.80) --> (951.20, 1078.40)
[12/07 23:01:44   3523s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/07 23:01:44   3523s] Move report: Detail placement moves 25611 insts, mean move: 1.04 um, max move: 9.20 um 
[12/07 23:01:44   3523s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[13][16]): (956.80, 1074.80) --> (951.20, 1078.40)
[12/07 23:01:44   3523s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4173.7MB
[12/07 23:01:44   3523s] Statistics of distance of Instance movement in refine placement:
[12/07 23:01:44   3523s]   maximum (X+Y) =       254.80 um
[12/07 23:01:44   3523s]   inst (ys[2].xs[2].torus_switch_xy/U8) with max move: (1417, 1452.8) -> (1286.4, 1328.6)
[12/07 23:01:44   3523s]   mean    (X+Y) =        16.28 um
[12/07 23:01:44   3523s] Total instances flipped for legalization: 45
[12/07 23:01:44   3523s] Summary Report:
[12/07 23:01:44   3523s] Instances move: 53749 (out of 116999 movable)
[12/07 23:01:44   3523s] Instances flipped: 45
[12/07 23:01:44   3523s] Mean displacement: 16.28 um
[12/07 23:01:44   3523s] Max displacement: 254.80 um (Instance: ys[2].xs[2].torus_switch_xy/U8) (1417, 1452.8) -> (1286.4, 1328.6)
[12/07 23:01:44   3523s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
[12/07 23:01:44   3523s] Total instances moved : 53749
[12/07 23:01:44   3523s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.765, REAL:2.771, MEM:4173.7M, EPOCH TIME: 1733630504.886469
[12/07 23:01:44   3523s] Total net bbox length = 4.979e+06 (2.587e+06 2.392e+06) (ext = 1.542e+04)
[12/07 23:01:44   3523s] Runtime: CPU: 0:00:39.4 REAL: 0:00:40.0 MEM: 4173.7MB
[12/07 23:01:44   3523s] [CPU] RefinePlace/total (cpu=0:00:39.4, real=0:00:40.0, mem=4173.7MB) @(0:58:04 - 0:58:43).
[12/07 23:01:44   3523s] *** Finished refinePlace (0:58:43 mem=4173.7M) ***
[12/07 23:01:44   3523s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.8
[12/07 23:01:44   3523s] OPERPROF: Finished RefinePlace at level 1, CPU:39.497, REAL:40.007, MEM:4173.7M, EPOCH TIME: 1733630504.940690
[12/07 23:01:45   3523s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4173.7M, EPOCH TIME: 1733630505.582267
[12/07 23:01:45   3523s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1996).
[12/07 23:01:45   3523s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:01:45   3524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:01:45   3524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:01:45   3524s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.259, REAL:0.260, MEM:4016.7M, EPOCH TIME: 1733630505.842371
[12/07 23:01:45   3524s] *** maximum move = 254.80 um ***
[12/07 23:01:47   3525s] *** Finished re-routing un-routed nets (4016.7M) ***
[12/07 23:01:59   3537s] OPERPROF: Starting DPlace-Init at level 1, MEM:4016.7M, EPOCH TIME: 1733630519.282703
[12/07 23:01:59   3537s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4016.7M, EPOCH TIME: 1733630519.384157
[12/07 23:01:59   3537s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:01:59   3537s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:01:59   3537s] 
[12/07 23:01:59   3537s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:01:59   3537s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.121, MEM:4016.7M, EPOCH TIME: 1733630519.504730
[12/07 23:01:59   3537s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4016.7M, EPOCH TIME: 1733630519.504819
[12/07 23:01:59   3537s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4016.7M, EPOCH TIME: 1733630519.505144
[12/07 23:01:59   3537s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.255, REAL:0.256, MEM:4016.7M, EPOCH TIME: 1733630519.538516
[12/07 23:02:00   3538s] 
[12/07 23:02:00   3538s] *** Finish Physical Update (cpu=0:00:55.7 real=0:00:56.0 mem=4016.7M) ***
[12/07 23:02:00   3538s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3579361.1
[12/07 23:02:02   3540s] ** GigaOpt Optimizer WNS Slack -13.926 TNS Slack -6000.129 Density 36.67
[12/07 23:02:02   3540s] Skipped Place ECO bump recovery (WNS opt)
[12/07 23:02:02   3540s] Optimizer WNS Pass 1
[12/07 23:02:02   3540s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-------+---------+
|Path Group|    WNS|      TNS|
+----------+-------+---------+
|default   |  3.474|    0.000|
|reg2reg   |-13.926|-6000.129|
|HEPG      |-13.926|-6000.129|
|All Paths |-13.926|-6000.129|
+----------+-------+---------+

[12/07 23:02:03   3541s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -13.926ns TNS -6000.129ns; HEPG WNS -13.926ns TNS -6000.129ns; all paths WNS -13.926ns TNS -6000.129ns; Real time 0:46:54
[12/07 23:02:03   3541s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4016.7M, EPOCH TIME: 1733630523.180555
[12/07 23:02:03   3541s] Found 0 hard placement blockage before merging.
[12/07 23:02:03   3541s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:4016.7M, EPOCH TIME: 1733630523.184263
[12/07 23:02:04   3542s] Active Path Group: reg2reg  
[12/07 23:02:04   3542s] +--------+---------+---------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:02:04   3542s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/07 23:02:04   3542s] +--------+---------+---------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:02:04   3542s] | -13.926|  -13.926|-6000.129|-6000.129|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:04   3542s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
[12/07 23:02:04   3542s] | -11.247|  -11.247|-4667.219|-4667.219|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:04   3542s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[27][5]/D              |
[12/07 23:02:04   3542s] |  -5.611|   -5.611|-3591.637|-3591.637|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:04   3542s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[8][29]/D              |
[12/07 23:02:04   3542s] |  -5.429|   -5.429|-3062.815|-3062.815|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:04   3542s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[3][22]/D              |
[12/07 23:02:04   3542s] |  -5.019|   -5.019|-2551.427|-2551.427|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:04   3542s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[15][5]/D              |
[12/07 23:02:04   3542s] |  -4.976|   -4.976|-2072.489|-2072.489|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:04   3542s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][20]/D             |
[12/07 23:02:04   3543s] |  -4.329|   -4.329|-1602.394|-1602.394|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:04   3543s] |        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[22][26]/D             |
[12/07 23:02:04   3543s] |  -3.434|   -3.434|-1189.686|-1189.686|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[16] |
[12/07 23:02:04   3543s] |        |         |         |         |         |            |        |                           |         | /D                                                 |
[12/07 23:02:05   3543s] |  -3.263|   -3.263|-1186.253|-1186.253|   36.67%|   0:00:01.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[30] |
[12/07 23:02:05   3543s] |        |         |         |         |         |            |        |                           |         | /D                                                 |
[12/07 23:02:05   3543s] |  -3.193|   -3.193|-1182.990|-1182.990|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[4]/ |
[12/07 23:02:05   3543s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:05   3543s] |  -2.994|   -2.994|-1179.797|-1179.797|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/07 23:02:05   3543s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:05   3543s] |  -2.972|   -2.972|-1178.209|-1178.209|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[15] |
[12/07 23:02:05   3543s] |        |         |         |         |         |            |        |                           |         | /D                                                 |
[12/07 23:02:05   3543s] |  -2.660|   -2.660|-1175.237|-1175.237|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:05   3543s] |        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[3][7]/D               |
[12/07 23:02:05   3543s] |  -2.647|   -2.647| -923.483| -923.483|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:05   3543s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][16]/D             |
[12/07 23:02:05   3543s] |  -1.545|   -1.545| -676.258| -676.258|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/07 23:02:05   3543s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:05   3543s] |  -1.405|   -1.405| -674.712| -674.712|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/07 23:02:05   3543s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:05   3543s] |  -1.350|   -1.350| -674.568| -674.568|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:05   3543s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][25]/D             |
[12/07 23:02:05   3543s] |  -1.340|   -1.340| -664.390| -664.390|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:05   3543s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][24]/D             |
[12/07 23:02:05   3544s] |  -1.262|   -1.262| -655.356| -655.356|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/07 23:02:05   3544s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:05   3544s] |  -1.246|   -1.246| -647.041| -647.041|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:05   3544s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][24]/D             |
[12/07 23:02:06   3544s] |  -1.141|   -1.141| -556.609| -556.609|   36.68%|   0:00:01.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[12] |
[12/07 23:02:06   3544s] |        |         |         |         |         |            |        |                           |         | /D                                                 |
[12/07 23:02:06   3544s] |  -1.089|   -1.089| -550.073| -550.073|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_x_reg_reg[0]/D   |
[12/07 23:02:06   3544s] |  -1.081|   -1.081| -548.983| -548.983|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:06   3544s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][25]/D             |
[12/07 23:02:06   3544s] |  -1.051|   -1.051| -451.844| -451.844|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:06   3544s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:06   3544s] |  -0.873|   -0.873| -451.243| -451.243|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:06   3544s] |        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[0][20]/D              |
[12/07 23:02:06   3544s] |  -0.787|   -0.787| -386.155| -386.155|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_y_reg_reg[0]/D   |
[12/07 23:02:06   3544s] |  -0.776|   -0.776| -385.367| -385.367|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/07 23:02:06   3544s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:06   3544s] |  -0.702|   -0.702| -384.591| -384.591|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/07 23:02:06   3544s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:06   3544s] |  -0.655|   -0.655| -384.294| -384.294|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:06   3544s] |        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[1][29]/D              |
[12/07 23:02:06   3544s] |  -0.608|   -0.608| -339.255| -339.255|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:06   3544s] |        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[13][14]/D             |
[12/07 23:02:06   3544s] |  -0.558|   -0.558| -325.786| -325.786|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:06   3544s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[26][30]/D             |
[12/07 23:02:06   3544s] |  -0.527|   -0.527| -282.110| -282.110|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/s_out_data_reg_reg[29] |
[12/07 23:02:06   3544s] |        |         |         |         |         |            |        |                           |         | /D                                                 |
[12/07 23:02:06   3545s] |  -0.511|   -0.511| -283.387| -283.387|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:06   3545s] |        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[4][22]/D              |
[12/07 23:02:06   3545s] |  -0.501|   -0.501| -284.868| -284.868|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:06   3545s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[12][32]/D             |
[12/07 23:02:07   3545s] |  -0.486|   -0.486| -242.182| -242.182|   36.68%|   0:00:01.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:07   3545s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][22]/D              |
[12/07 23:02:07   3545s] |  -0.481|   -0.481| -242.263| -242.263|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:07   3545s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][22]/D              |
[12/07 23:02:07   3545s] |  -0.475|   -0.475| -242.568| -242.568|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:07   3545s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][22]/D              |
[12/07 23:02:07   3545s] |  -0.469|   -0.469| -242.192| -242.192|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:07   3545s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[3][22]/D              |
[12/07 23:02:07   3545s] |  -0.452|   -0.452| -236.209| -236.209|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:07   3545s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[3][22]/D              |
[12/07 23:02:07   3545s] |  -0.440|   -0.440| -233.691| -233.691|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:07   3545s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[3][22]/D              |
[12/07 23:02:07   3546s] |  -0.434|   -0.434| -233.158| -233.158|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:07   3546s] |        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[3][22]/D              |
[12/07 23:02:08   3546s] |  -0.430|   -0.430| -232.156| -232.156|   36.68%|   0:00:01.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:08   3546s] |        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[4][22]/D              |
[12/07 23:02:08   3546s] |  -0.422|   -0.422| -231.320| -231.320|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:08   3546s] |        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[4][22]/D              |
[12/07 23:02:08   3546s] |  -0.405|   -0.405| -156.590| -156.590|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/07 23:02:08   3546s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:08   3546s] |  -0.357|   -0.357| -142.135| -142.135|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:08   3546s] |        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[1][10]/D              |
[12/07 23:02:08   3546s] |  -0.344|   -0.344| -113.184| -113.184|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:08   3546s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[11][33]/D             |
[12/07 23:02:08   3547s] |  -0.320|   -0.320|  -73.896|  -73.896|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/07 23:02:08   3547s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:08   3547s] |  -0.310|   -0.310|  -73.577|  -73.577|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/07 23:02:08   3547s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:09   3547s] |  -0.303|   -0.303|  -48.314|  -48.314|   36.68%|   0:00:01.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:09   3547s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[20][29]/D             |
[12/07 23:02:09   3547s] |  -0.276|   -0.276|  -44.152|  -44.152|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/07 23:02:09   3547s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:09   3547s] |  -0.247|   -0.247|  -44.112|  -44.112|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:09   3547s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[20][29]/D             |
[12/07 23:02:09   3547s] |  -0.236|   -0.236|  -26.829|  -26.829|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/07 23:02:09   3547s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:09   3547s] |  -0.218|   -0.218|  -26.708|  -26.708|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:09   3547s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:09   3547s] |  -0.200|   -0.200|  -26.690|  -26.690|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:09   3547s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:09   3547s] |  -0.178|   -0.178|  -26.668|  -26.668|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:09   3547s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:09   3547s] |  -0.171|   -0.171|  -26.661|  -26.661|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:09   3547s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:09   3547s] |  -0.160|   -0.160|  -16.201|  -16.201|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:09   3547s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:09   3547s] |  -0.148|   -0.148|   -6.666|   -6.666|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:09   3547s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:09   3548s] |  -0.128|   -0.128|   -6.619|   -6.619|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:09   3548s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[20][29]/D             |
[12/07 23:02:10   3548s] |  -0.115|   -0.115|   -3.260|   -3.260|   36.68%|   0:00:01.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/07 23:02:10   3548s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:10   3548s] |  -0.101|   -0.101|   -3.196|   -3.196|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:10   3548s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:10   3548s] |  -0.093|   -0.093|   -3.188|   -3.188|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:10   3548s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:10   3548s] |  -0.081|   -0.081|   -3.177|   -3.177|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:10   3548s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:10   3548s] |  -0.072|   -0.072|   -3.167|   -3.167|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:10   3548s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:10   3548s] |  -0.062|   -0.062|   -3.157|   -3.157|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:10   3548s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:10   3548s] |  -0.054|   -0.054|   -1.445|   -1.445|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:10   3548s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:10   3549s] |  -0.044|   -0.044|   -1.394|   -1.394|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:10   3549s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:11   3549s] |  -0.032|   -0.032|   -0.162|   -0.162|   36.68%|   0:00:01.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:11   3549s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:11   3549s] |  -0.023|   -0.023|   -0.075|   -0.075|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:11   3549s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:11   3549s] |  -0.013|   -0.013|   -0.065|   -0.065|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/07 23:02:11   3549s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:12   3550s] |  -0.005|   -0.005|   -0.030|   -0.030|   36.68%|   0:00:01.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:12   3550s] |        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][22]/D              |
[12/07 23:02:12   3550s] |   0.010|    0.010|    0.000|    0.000|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/07 23:02:12   3550s] |        |         |         |         |         |            |        |                           |         | D                                                  |
[12/07 23:02:12   3550s] |   0.020|    0.020|    0.000|    0.000|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:12   3550s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[20][29]/D             |
[12/07 23:02:12   3550s] |   0.020|    0.020|    0.000|    0.000|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:02:12   3550s] |        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[20][29]/D             |
[12/07 23:02:12   3550s] +--------+---------+---------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:02:12   3550s] 
[12/07 23:02:12   3550s] *** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:08.0 mem=4035.8M) ***
[12/07 23:02:12   3550s] 
[12/07 23:02:12   3550s] *** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:08.0 mem=4035.8M) ***
[12/07 23:02:12   3550s] Deleting 0 temporary hard placement blockage(s).
[12/07 23:02:12   3550s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.474|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.020|0.000|
+----------+-----+-----+

[12/07 23:02:12   3551s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.020ns TNS 0.000ns; HEPG WNS 0.020ns TNS 0.000ns; all paths WNS 0.020ns TNS 0.000ns; Real time 0:47:03
[12/07 23:02:12   3551s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 36.68
[12/07 23:02:12   3551s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3579361.2
[12/07 23:02:13   3551s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4035.8M, EPOCH TIME: 1733630533.053220
[12/07 23:02:13   3551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120934).
[12/07 23:02:13   3551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:02:13   3551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:02:13   3551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:02:13   3551s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.348, REAL:0.349, MEM:4016.8M, EPOCH TIME: 1733630533.402011
[12/07 23:02:13   3551s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4016.8M, EPOCH TIME: 1733630533.486471
[12/07 23:02:13   3551s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4016.8M, EPOCH TIME: 1733630533.486580
[12/07 23:02:13   3551s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4016.8M, EPOCH TIME: 1733630533.576455
[12/07 23:02:13   3551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:02:13   3551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:02:13   3551s] 
[12/07 23:02:13   3551s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:02:13   3551s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.116, REAL:0.116, MEM:4016.8M, EPOCH TIME: 1733630533.692735
[12/07 23:02:13   3551s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4016.8M, EPOCH TIME: 1733630533.692836
[12/07 23:02:13   3551s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:4016.8M, EPOCH TIME: 1733630533.693236
[12/07 23:02:13   3551s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.238, REAL:0.239, MEM:4016.8M, EPOCH TIME: 1733630533.725627
[12/07 23:02:13   3551s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.238, REAL:0.239, MEM:4016.8M, EPOCH TIME: 1733630533.725669
[12/07 23:02:13   3551s] TDRefine: refinePlace mode is spiral
[12/07 23:02:13   3551s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.9
[12/07 23:02:13   3551s] OPERPROF: Starting RefinePlace at level 1, MEM:4016.8M, EPOCH TIME: 1733630533.725734
[12/07 23:02:13   3551s] *** Starting refinePlace (0:59:12 mem=4016.8M) ***
[12/07 23:02:13   3551s] Total net bbox length = 4.980e+06 (2.587e+06 2.392e+06) (ext = 1.542e+04)
[12/07 23:02:13   3551s] 
[12/07 23:02:13   3551s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:02:13   3552s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 23:02:13   3552s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:02:13   3552s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:02:13   3552s] 
[12/07 23:02:13   3552s] Starting Small incrNP...
[12/07 23:02:13   3552s] User Input Parameters:
[12/07 23:02:13   3552s] - Congestion Driven    : Off
[12/07 23:02:13   3552s] - Timing Driven        : Off
[12/07 23:02:13   3552s] - Area-Violation Based : Off
[12/07 23:02:13   3552s] - Start Rollback Level : -5
[12/07 23:02:13   3552s] - Legalized            : On
[12/07 23:02:13   3552s] - Window Based         : Off
[12/07 23:02:13   3552s] - eDen incr mode       : Off
[12/07 23:02:13   3552s] - Small incr mode      : On
[12/07 23:02:13   3552s] 
[12/07 23:02:13   3552s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4016.8M, EPOCH TIME: 1733630533.908613
[12/07 23:02:13   3552s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4016.8M, EPOCH TIME: 1733630533.933395
[12/07 23:02:13   3552s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.048, REAL:0.048, MEM:4016.8M, EPOCH TIME: 1733630533.981864
[12/07 23:02:13   3552s] default core: bins with density > 0.750 = 34.48 % ( 2433 / 7056 )
[12/07 23:02:13   3552s] Density distribution unevenness ratio = 55.833%
[12/07 23:02:13   3552s] Density distribution unevenness ratio (U70) = 21.792%
[12/07 23:02:13   3552s] Density distribution unevenness ratio (U80) = 12.921%
[12/07 23:02:13   3552s] Density distribution unevenness ratio (U90) = 4.929%
[12/07 23:02:13   3552s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.073, REAL:0.074, MEM:4016.8M, EPOCH TIME: 1733630533.982142
[12/07 23:02:13   3552s] cost 1.281111, thresh 1.000000
[12/07 23:02:13   3552s] OPERPROF:   Starting spMPad at level 2, MEM:4016.8M, EPOCH TIME: 1733630533.982691
[12/07 23:02:13   3552s] OPERPROF:     Starting spContextMPad at level 3, MEM:4016.8M, EPOCH TIME: 1733630533.990254
[12/07 23:02:13   3552s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:4016.8M, EPOCH TIME: 1733630533.990303
[12/07 23:02:14   3552s] MP Top (117033): mp=1.050. U=0.365.
[12/07 23:02:14   3552s] OPERPROF:   Finished spMPad at level 2, CPU:0.044, REAL:0.044, MEM:4016.8M, EPOCH TIME: 1733630534.026925
[12/07 23:02:14   3552s] MPU (117033) 0.365 -> 0.383
[12/07 23:02:14   3552s] incrNP th 1.000, 0.100
[12/07 23:02:14   3552s] Legalizing MH Cells... 0 / 0 (level 100)
[12/07 23:02:14   3552s] No instances found in the vector
[12/07 23:02:14   3552s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4016.8M, DRC: 0)
[12/07 23:02:14   3552s] 0 (out of 0) MH cells were successfully legalized.
[12/07 23:02:14   3552s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/07 23:02:14   3552s] OPERPROF:   Starting IPInitSPData at level 2, MEM:4016.8M, EPOCH TIME: 1733630534.107384
[12/07 23:02:14   3552s] OPERPROF:     Starting spInitNetWt at level 3, MEM:4016.8M, EPOCH TIME: 1733630534.125113
[12/07 23:02:14   3552s] no activity file in design. spp won't run.
[12/07 23:02:14   3552s] [spp] 0
[12/07 23:02:14   3552s] [adp] 0:1:1:3
[12/07 23:02:14   3552s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.041, REAL:0.041, MEM:4016.8M, EPOCH TIME: 1733630534.166065
[12/07 23:02:14   3552s] SP #FI/SF FL/PI 1996/78947 19440/18646
[12/07 23:02:14   3552s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.084, REAL:0.084, MEM:4016.8M, EPOCH TIME: 1733630534.191588
[12/07 23:02:14   3552s] NP #FI/FS/SF FL/PI: 80943/0/78947 38086/18646
[12/07 23:02:14   3552s] RPlace IncrNP: Rollback Lev = -3
[12/07 23:02:14   3552s] OPERPROF:   Starting npPlace at level 2, MEM:4059.0M, EPOCH TIME: 1733630534.639631
[12/07 23:02:33   3571s] GP RA stats: MHOnly 0 nrInst 38086 nrDH 693 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 693, nrHgtY0Cnt 693
[12/07 23:02:44   3581s] OPERPROF:   Finished npPlace at level 2, CPU:29.045, REAL:29.407, MEM:4166.6M, EPOCH TIME: 1733630564.046924
[12/07 23:02:44   3582s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:4166.6M, EPOCH TIME: 1733630564.399954
[12/07 23:02:44   3582s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.001, REAL:0.001, MEM:4166.6M, EPOCH TIME: 1733630564.400586
[12/07 23:02:44   3582s] 
[12/07 23:02:44   3582s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4166.6M, EPOCH TIME: 1733630564.410022
[12/07 23:02:44   3582s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4166.6M, EPOCH TIME: 1733630564.437638
[12/07 23:02:44   3582s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.046, REAL:0.046, MEM:4166.6M, EPOCH TIME: 1733630564.483707
[12/07 23:02:44   3582s] default core: bins with density > 0.750 = 35.40 % ( 2498 / 7056 )
[12/07 23:02:44   3582s] Density distribution unevenness ratio = 55.551%
[12/07 23:02:44   3582s] Density distribution unevenness ratio (U70) = 21.169%
[12/07 23:02:44   3582s] Density distribution unevenness ratio (U80) = 12.120%
[12/07 23:02:44   3582s] Density distribution unevenness ratio (U90) = 4.298%
[12/07 23:02:44   3582s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.074, REAL:0.074, MEM:4166.6M, EPOCH TIME: 1733630564.484025
[12/07 23:02:44   3582s] RPlace postIncrNP: Density = 1.281111 -> 1.335556.
[12/07 23:02:44   3582s] RPlace postIncrNP Info: Density distribution changes:
[12/07 23:02:44   3582s] [1.10+      ] :	 16 (0.23%) -> 31 (0.44%)
[12/07 23:02:44   3582s] [1.05 - 1.10] :	 14 (0.20%) -> 27 (0.38%)
[12/07 23:02:44   3582s] [1.00 - 1.05] :	 53 (0.75%) -> 48 (0.68%)
[12/07 23:02:44   3582s] [0.95 - 1.00] :	 1310 (18.57%) -> 1051 (14.90%)
[12/07 23:02:44   3582s] [0.90 - 0.95] :	 602 (8.53%) -> 650 (9.21%)
[12/07 23:02:44   3582s] [0.85 - 0.90] :	 266 (3.77%) -> 430 (6.09%)
[12/07 23:02:44   3582s] [0.80 - 0.85] :	 134 (1.90%) -> 194 (2.75%)
[12/07 23:02:44   3582s] Move report: incrNP moves 37902 insts, mean move: 12.09 um, max move: 200.40 um 
[12/07 23:02:44   3582s] 	Max move on inst (ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/FE_OFC3447_n210): (1445.80, 896.60) --> (1357.00, 1008.20)
[12/07 23:02:44   3582s] Finished incrNP (cpu=0:00:30.2, real=0:00:31.0, mem=4166.6M)
[12/07 23:02:44   3582s] End of Small incrNP (cpu=0:00:30.2, real=0:00:31.0)
[12/07 23:02:44   3582s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4166.6M, EPOCH TIME: 1733630564.499291
[12/07 23:02:44   3582s] Starting refinePlace ...
[12/07 23:02:44   3582s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:02:44   3582s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:02:44   3582s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:4166.6M, EPOCH TIME: 1733630564.802856
[12/07 23:02:44   3582s] DDP initSite1 nrRow 831 nrJob 831
[12/07 23:02:44   3582s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:4166.6M, EPOCH TIME: 1733630564.802952
[12/07 23:02:44   3582s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.011, REAL:0.011, MEM:4166.6M, EPOCH TIME: 1733630564.814350
[12/07 23:02:44   3582s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:4166.6M, EPOCH TIME: 1733630564.814379
[12/07 23:02:44   3582s] DDP markSite nrRow 831 nrJob 831
[12/07 23:02:44   3582s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:4166.6M, EPOCH TIME: 1733630564.833831
[12/07 23:02:44   3582s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.031, REAL:0.031, MEM:4166.6M, EPOCH TIME: 1733630564.833926
[12/07 23:02:45   3582s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 23:02:45   3582s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4166.6M, EPOCH TIME: 1733630565.016507
[12/07 23:02:45   3582s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:4166.6M, EPOCH TIME: 1733630565.016568
[12/07 23:02:45   3582s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 23:02:45   3582s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4166.6M, EPOCH TIME: 1733630565.028545
[12/07 23:02:45   3582s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4166.6M, EPOCH TIME: 1733630565.028607
[12/07 23:02:45   3582s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.104, REAL:0.104, MEM:4166.6M, EPOCH TIME: 1733630565.132821
[12/07 23:02:45   3582s] ** Cut row section cpu time 0:00:00.1.
[12/07 23:02:45   3582s]  ** Cut row section real time 0:00:00.0.
[12/07 23:02:45   3582s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.105, REAL:0.106, MEM:4166.6M, EPOCH TIME: 1733630565.134085
[12/07 23:02:47   3585s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 23:02:47   3585s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.8, real=0:00:03.0, mem=4166.6MB) @(0:59:42 - 0:59:45).
[12/07 23:02:47   3585s] Move report: preRPlace moves 12544 insts, mean move: 0.91 um, max move: 8.60 um 
[12/07 23:02:47   3585s] 	Max move on inst (ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[21][23]): (1435.60, 1051.40) --> (1432.40, 1056.80)
[12/07 23:02:47   3585s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/07 23:02:47   3585s] wireLenOptFixPriorityInst 58195 inst fixed
[12/07 23:02:47   3585s] Placement tweakage begins.
[12/07 23:02:47   3585s] wire length = 5.752e+06
[12/07 23:02:49   3587s] wire length = 5.657e+06
[12/07 23:02:49   3587s] Placement tweakage ends.
[12/07 23:02:49   3587s] Move report: tweak moves 17867 insts, mean move: 2.39 um, max move: 15.20 um 
[12/07 23:02:49   3587s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[10]/U2): (1022.80, 893.00) --> (1038.00, 893.00)
[12/07 23:02:49   3587s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.6, real=0:00:02.0, mem=4226.2MB) @(0:59:45 - 0:59:48).
[12/07 23:02:50   3587s] 
[12/07 23:02:50   3587s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 23:02:54   3592s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 23:02:54   3592s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 23:02:54   3592s] Move report: legalization moves 5306 insts, mean move: 5.84 um, max move: 193.00 um spiral
[12/07 23:02:54   3592s] 	Max move on inst (ys[2].xs[2].msg_txrx[16].south_tx): (1398.40, 1496.00) --> (1218.00, 1483.40)
[12/07 23:02:54   3592s] [CPU] RefinePlace/Spiral (cpu=0:00:02.2, real=0:00:00.0)
[12/07 23:02:54   3592s] [CPU] RefinePlace/Commit (cpu=0:00:02.5, real=0:00:04.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:04.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/07 23:02:54   3592s] [CPU] RefinePlace/Legalization (cpu=0:00:05.0, real=0:00:05.0, mem=4194.2MB) @(0:59:48 - 0:59:53).
[12/07 23:02:55   3592s] Move report: Detail placement moves 32557 insts, mean move: 2.53 um, max move: 193.00 um 
[12/07 23:02:55   3592s] 	Max move on inst (ys[2].xs[2].msg_txrx[16].south_tx): (1398.40, 1496.00) --> (1218.00, 1483.40)
[12/07 23:02:55   3592s] 	Runtime: CPU: 0:00:10.5 REAL: 0:00:11.0 MEM: 4194.2MB
[12/07 23:02:55   3592s] Statistics of distance of Instance movement in refine placement:
[12/07 23:02:55   3592s]   maximum (X+Y) =       213.60 um
[12/07 23:02:55   3592s]   inst (ys[2].xs[2].msg_txrx[16].south_tx) with max move: (1420.8, 1494.2) -> (1218, 1483.4)
[12/07 23:02:55   3592s]   mean    (X+Y) =         9.39 um
[12/07 23:02:55   3592s] Total instances flipped for legalization: 18048
[12/07 23:02:55   3592s] Summary Report:
[12/07 23:02:55   3592s] Instances move: 54363 (out of 117033 movable)
[12/07 23:02:55   3592s] Instances flipped: 18048
[12/07 23:02:55   3592s] Mean displacement: 9.39 um
[12/07 23:02:55   3592s] Max displacement: 213.60 um (Instance: ys[2].xs[2].msg_txrx[16].south_tx) (1420.8, 1494.2) -> (1218, 1483.4)
[12/07 23:02:55   3592s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 23:02:55   3592s] Total instances moved : 54363
[12/07 23:02:55   3592s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:10.516, REAL:10.545, MEM:4194.2M, EPOCH TIME: 1733630575.044674
[12/07 23:02:55   3592s] Total net bbox length = 4.476e+06 (2.312e+06 2.164e+06) (ext = 1.547e+04)
[12/07 23:02:55   3592s] Runtime: CPU: 0:00:40.9 REAL: 0:00:42.0 MEM: 4194.2MB
[12/07 23:02:55   3592s] [CPU] RefinePlace/total (cpu=0:00:40.9, real=0:00:42.0, mem=4194.2MB) @(0:59:12 - 0:59:53).
[12/07 23:02:55   3592s] *** Finished refinePlace (0:59:53 mem=4194.2M) ***
[12/07 23:02:55   3592s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.9
[12/07 23:02:55   3592s] OPERPROF: Finished RefinePlace at level 1, CPU:40.985, REAL:41.380, MEM:4194.2M, EPOCH TIME: 1733630575.105703
[12/07 23:02:55   3593s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4194.2M, EPOCH TIME: 1733630575.680355
[12/07 23:02:55   3593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120939).
[12/07 23:02:55   3593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:02:55   3593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:02:55   3593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:02:56   3593s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.323, REAL:0.324, MEM:3987.2M, EPOCH TIME: 1733630576.004284
[12/07 23:02:56   3593s] *** maximum move = 213.60 um ***
[12/07 23:02:56   3594s] *** Finished re-routing un-routed nets (3987.2M) ***
[12/07 23:03:05   3602s] OPERPROF: Starting DPlace-Init at level 1, MEM:3987.2M, EPOCH TIME: 1733630585.237926
[12/07 23:03:05   3603s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3987.2M, EPOCH TIME: 1733630585.333461
[12/07 23:03:05   3603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:05   3603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:05   3603s] 
[12/07 23:03:05   3603s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:03:05   3603s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.112, REAL:0.113, MEM:3987.2M, EPOCH TIME: 1733630585.446045
[12/07 23:03:05   3603s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3987.2M, EPOCH TIME: 1733630585.446138
[12/07 23:03:05   3603s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:4003.2M, EPOCH TIME: 1733630585.447001
[12/07 23:03:05   3603s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.240, MEM:4003.2M, EPOCH TIME: 1733630585.478222
[12/07 23:03:06   3604s] 
[12/07 23:03:06   3604s] *** Finish Physical Update (cpu=0:00:53.0 real=0:00:54.0 mem=4003.2M) ***
[12/07 23:03:06   3604s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3579361.2
[12/07 23:03:08   3606s] ** GigaOpt Optimizer WNS Slack -3.930 TNS Slack -933.665 Density 36.68
[12/07 23:03:08   3606s] Skipped Place ECO bump recovery (WNS opt)
[12/07 23:03:08   3606s] Optimizer WNS Pass 2
[12/07 23:03:08   3606s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.871|   0.000|
|reg2reg   |-3.930|-933.665|
|HEPG      |-3.930|-933.665|
|All Paths |-3.930|-933.665|
+----------+------+--------+

[12/07 23:03:08   3606s] CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -3.930ns TNS -933.665ns; HEPG WNS -3.930ns TNS -933.665ns; all paths WNS -3.930ns TNS -933.665ns; Real time 0:47:59
[12/07 23:03:08   3606s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4003.2M, EPOCH TIME: 1733630588.807615
[12/07 23:03:08   3606s] Found 0 hard placement blockage before merging.
[12/07 23:03:08   3606s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:4003.2M, EPOCH TIME: 1733630588.811094
[12/07 23:03:09   3607s] Active Path Group: reg2reg  
[12/07 23:03:09   3607s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:03:09   3607s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/07 23:03:09   3607s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:03:09   3607s] |  -3.930|   -3.930|-933.665| -933.665|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:03:09   3607s] |        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[6][24]/D              |
[12/07 23:03:10   3607s] |  -2.453|   -2.453|-791.556| -791.556|   36.68%|   0:00:01.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:03:10   3607s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[0][35]/D              |
[12/07 23:03:10   3607s] |  -1.901|   -1.901|-342.799| -342.799|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[12] |
[12/07 23:03:10   3607s] |        |         |        |         |         |            |        |                           |         | /D                                                 |
[12/07 23:03:10   3607s] |  -1.676|   -1.676|-340.898| -340.898|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:03:10   3607s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[7][31]/D              |
[12/07 23:03:10   3608s] |  -1.363|   -1.363|-201.262| -201.262|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:03:10   3608s] |        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[13][34]/D             |
[12/07 23:03:10   3608s] |  -1.037|   -1.037| -74.914|  -74.914|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/07 23:03:10   3608s] |        |         |        |         |         |            |        |                           |         | D                                                  |
[12/07 23:03:10   3608s] |  -0.893|   -0.893| -74.770|  -74.770|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/07 23:03:10   3608s] |        |         |        |         |         |            |        |                           |         | D                                                  |
[12/07 23:03:10   3608s] |  -0.729|   -0.729| -74.605|  -74.605|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/07 23:03:10   3608s] |        |         |        |         |         |            |        |                           |         | D                                                  |
[12/07 23:03:10   3608s] |  -0.707|   -0.707| -74.910|  -74.910|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/07 23:03:10   3608s] |        |         |        |         |         |            |        |                           |         | D                                                  |
[12/07 23:03:10   3608s] |  -0.517|   -0.517| -74.203|  -74.203|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/s_out_data_reg_reg[24] |
[12/07 23:03:10   3608s] |        |         |        |         |         |            |        |                           |         | /D                                                 |
[12/07 23:03:10   3608s] |  -0.496|   -0.496| -38.213|  -38.213|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:03:10   3608s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[15][24]/D             |
[12/07 23:03:10   3608s] |  -0.413|   -0.413| -13.317|  -13.317|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[29] |
[12/07 23:03:10   3608s] |        |         |        |         |         |            |        |                           |         | /D                                                 |
[12/07 23:03:11   3608s] |  -0.236|   -0.236| -12.904|  -12.904|   36.68%|   0:00:01.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:03:11   3608s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[15][24]/D             |
[12/07 23:03:11   3608s] |  -0.125|   -0.125|  -3.379|   -3.379|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:03:11   3608s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[12][10]/D             |
[12/07 23:03:11   3608s] |  -0.076|   -0.076|  -1.831|   -1.831|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:03:11   3608s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[12][10]/D             |
[12/07 23:03:11   3608s] |  -0.002|   -0.002|  -0.002|   -0.002|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/07 23:03:11   3608s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[18][2]/D              |
[12/07 23:03:11   3608s] |   0.020|    0.052|   0.000|    0.000|   36.68%|   0:00:00.0| 4003.2M|                         NA|       NA| NA                                                 |
[12/07 23:03:11   3608s] |   0.020|    0.052|   0.000|    0.000|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|       NA| NA                                                 |
[12/07 23:03:11   3608s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 23:03:11   3608s] 
[12/07 23:03:11   3608s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=4003.2M) ***
[12/07 23:03:11   3609s] 
[12/07 23:03:11   3609s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=4003.2M) ***
[12/07 23:03:11   3609s] Deleting 0 temporary hard placement blockage(s).
[12/07 23:03:11   3609s] OptDebug: End of Optimizer WNS Pass 2:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.871|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

[12/07 23:03:11   3609s] CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS 0.052ns TNS 0.000ns; HEPG WNS 0.052ns TNS 0.000ns; all paths WNS 0.052ns TNS 0.000ns; Real time 0:48:02
[12/07 23:03:11   3609s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 36.68
[12/07 23:03:11   3609s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3579361.3
[12/07 23:03:11   3609s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4003.2M, EPOCH TIME: 1733630591.870323
[12/07 23:03:11   3609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120945).
[12/07 23:03:11   3609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:12   3609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:12   3609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:12   3609s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.341, REAL:0.342, MEM:4003.2M, EPOCH TIME: 1733630592.212402
[12/07 23:03:12   3609s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4003.2M, EPOCH TIME: 1733630592.295895
[12/07 23:03:12   3609s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4003.2M, EPOCH TIME: 1733630592.296001
[12/07 23:03:12   3610s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4003.2M, EPOCH TIME: 1733630592.384397
[12/07 23:03:12   3610s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:12   3610s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:12   3610s] 
[12/07 23:03:12   3610s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:03:12   3610s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.110, MEM:4003.2M, EPOCH TIME: 1733630592.494862
[12/07 23:03:12   3610s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4003.2M, EPOCH TIME: 1733630592.494955
[12/07 23:03:12   3610s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:4003.2M, EPOCH TIME: 1733630592.495352
[12/07 23:03:12   3610s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.230, MEM:4003.2M, EPOCH TIME: 1733630592.526490
[12/07 23:03:12   3610s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.231, MEM:4003.2M, EPOCH TIME: 1733630592.526533
[12/07 23:03:12   3610s] TDRefine: refinePlace mode is spiral
[12/07 23:03:12   3610s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.10
[12/07 23:03:12   3610s] OPERPROF: Starting RefinePlace at level 1, MEM:4003.2M, EPOCH TIME: 1733630592.526607
[12/07 23:03:12   3610s] *** Starting refinePlace (1:00:10 mem=4003.2M) ***
[12/07 23:03:12   3610s] Total net bbox length = 4.476e+06 (2.312e+06 2.164e+06) (ext = 1.547e+04)
[12/07 23:03:12   3610s] 
[12/07 23:03:12   3610s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:03:12   3610s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 23:03:12   3610s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:03:12   3610s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:03:12   3610s] 
[12/07 23:03:12   3610s] Starting Small incrNP...
[12/07 23:03:12   3610s] User Input Parameters:
[12/07 23:03:12   3610s] - Congestion Driven    : Off
[12/07 23:03:12   3610s] - Timing Driven        : Off
[12/07 23:03:12   3610s] - Area-Violation Based : Off
[12/07 23:03:12   3610s] - Start Rollback Level : -5
[12/07 23:03:12   3610s] - Legalized            : On
[12/07 23:03:12   3610s] - Window Based         : Off
[12/07 23:03:12   3610s] - eDen incr mode       : Off
[12/07 23:03:12   3610s] - Small incr mode      : On
[12/07 23:03:12   3610s] 
[12/07 23:03:12   3610s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4003.2M, EPOCH TIME: 1733630592.702579
[12/07 23:03:12   3610s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4003.2M, EPOCH TIME: 1733630592.727152
[12/07 23:03:12   3610s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.048, REAL:0.049, MEM:4003.2M, EPOCH TIME: 1733630592.775705
[12/07 23:03:12   3610s] default core: bins with density > 0.750 = 34.68 % ( 2447 / 7056 )
[12/07 23:03:12   3610s] Density distribution unevenness ratio = 54.791%
[12/07 23:03:12   3610s] Density distribution unevenness ratio (U70) = 20.270%
[12/07 23:03:12   3610s] Density distribution unevenness ratio (U80) = 11.334%
[12/07 23:03:12   3610s] Density distribution unevenness ratio (U90) = 3.734%
[12/07 23:03:12   3610s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.073, REAL:0.073, MEM:4003.2M, EPOCH TIME: 1733630592.776022
[12/07 23:03:12   3610s] cost 1.000000, thresh 1.000000
[12/07 23:03:12   3610s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4003.2M)
[12/07 23:03:12   3610s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[12/07 23:03:12   3610s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4003.2M, EPOCH TIME: 1733630592.782239
[12/07 23:03:12   3610s] Starting refinePlace ...
[12/07 23:03:12   3610s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:03:12   3610s] One DDP V2 for no tweak run.
[12/07 23:03:12   3610s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:03:13   3610s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:4024.2M, EPOCH TIME: 1733630593.096960
[12/07 23:03:13   3610s] DDP initSite1 nrRow 831 nrJob 831
[12/07 23:03:13   3610s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:4024.2M, EPOCH TIME: 1733630593.097046
[12/07 23:03:13   3610s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:4024.2M, EPOCH TIME: 1733630593.108819
[12/07 23:03:13   3610s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:4024.2M, EPOCH TIME: 1733630593.108890
[12/07 23:03:13   3610s] DDP markSite nrRow 831 nrJob 831
[12/07 23:03:13   3610s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:4024.2M, EPOCH TIME: 1733630593.128950
[12/07 23:03:13   3610s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:4024.2M, EPOCH TIME: 1733630593.129069
[12/07 23:03:13   3611s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 23:03:13   3611s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4040.3M, EPOCH TIME: 1733630593.319225
[12/07 23:03:13   3611s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:4040.3M, EPOCH TIME: 1733630593.319287
[12/07 23:03:13   3611s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 23:03:13   3611s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4040.3M, EPOCH TIME: 1733630593.331219
[12/07 23:03:13   3611s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4040.3M, EPOCH TIME: 1733630593.331280
[12/07 23:03:13   3611s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.096, REAL:0.097, MEM:4040.3M, EPOCH TIME: 1733630593.427957
[12/07 23:03:13   3611s] ** Cut row section cpu time 0:00:00.1.
[12/07 23:03:13   3611s]  ** Cut row section real time 0:00:00.0.
[12/07 23:03:13   3611s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.098, REAL:0.098, MEM:4040.3M, EPOCH TIME: 1733630593.429368
[12/07 23:03:15   3613s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 23:03:15   3613s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:03.0, mem=4040.3MB) @(1:00:11 - 1:00:13).
[12/07 23:03:15   3613s] Move report: preRPlace moves 59 insts, mean move: 0.76 um, max move: 4.60 um 
[12/07 23:03:15   3613s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[2][27]): (900.00, 974.00) --> (902.80, 972.20)
[12/07 23:03:15   3613s] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[12/07 23:03:15   3613s] wireLenOptFixPriorityInst 58195 inst fixed
[12/07 23:03:15   3613s] 
[12/07 23:03:15   3613s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 23:03:20   3618s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 23:03:20   3618s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 23:03:20   3618s] Move report: legalization moves 18 insts, mean move: 6.68 um, max move: 17.80 um spiral
[12/07 23:03:20   3618s] 	Max move on inst (ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U15): (310.40, 646.40) --> (328.20, 646.40)
[12/07 23:03:20   3618s] [CPU] RefinePlace/Spiral (cpu=0:00:02.1, real=0:00:02.0)
[12/07 23:03:20   3618s] [CPU] RefinePlace/Commit (cpu=0:00:02.4, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 23:03:20   3618s] [CPU] RefinePlace/Legalization (cpu=0:00:04.9, real=0:00:05.0, mem=4024.3MB) @(1:00:13 - 1:00:18).
[12/07 23:03:20   3618s] Move report: Detail placement moves 76 insts, mean move: 2.17 um, max move: 17.80 um 
[12/07 23:03:20   3618s] 	Max move on inst (ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U15): (310.40, 646.40) --> (328.20, 646.40)
[12/07 23:03:20   3618s] 	Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 4024.3MB
[12/07 23:03:20   3618s] Statistics of distance of Instance movement in refine placement:
[12/07 23:03:20   3618s]   maximum (X+Y) =        17.80 um
[12/07 23:03:20   3618s]   inst (ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U15) with max move: (310.4, 646.4) -> (328.2, 646.4)
[12/07 23:03:20   3618s]   mean    (X+Y) =         2.17 um
[12/07 23:03:20   3618s] Summary Report:
[12/07 23:03:20   3618s] Instances move: 76 (out of 117039 movable)
[12/07 23:03:20   3618s] Instances flipped: 0
[12/07 23:03:20   3618s] Mean displacement: 2.17 um
[12/07 23:03:20   3618s] Max displacement: 17.80 um (Instance: ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U15) (310.4, 646.4) -> (328.2, 646.4)
[12/07 23:03:20   3618s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
[12/07 23:03:20   3618s] Total instances moved : 76
[12/07 23:03:20   3618s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.829, REAL:7.856, MEM:4024.3M, EPOCH TIME: 1733630600.638597
[12/07 23:03:20   3618s] Total net bbox length = 4.476e+06 (2.312e+06 2.164e+06) (ext = 1.547e+04)
[12/07 23:03:20   3618s] Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 4024.3MB
[12/07 23:03:20   3618s] [CPU] RefinePlace/total (cpu=0:00:08.1, real=0:00:08.0, mem=4024.3MB) @(1:00:10 - 1:00:18).
[12/07 23:03:20   3618s] *** Finished refinePlace (1:00:18 mem=4024.3M) ***
[12/07 23:03:20   3618s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.10
[12/07 23:03:20   3618s] OPERPROF: Finished RefinePlace at level 1, CPU:8.136, REAL:8.164, MEM:4024.3M, EPOCH TIME: 1733630600.690801
[12/07 23:03:21   3618s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4024.3M, EPOCH TIME: 1733630601.125359
[12/07 23:03:21   3618s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120945).
[12/07 23:03:21   3618s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:21   3619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:21   3619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:21   3619s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.343, REAL:0.344, MEM:3986.3M, EPOCH TIME: 1733630601.469292
[12/07 23:03:21   3619s] *** maximum move = 17.80 um ***
[12/07 23:03:21   3619s] *** Finished re-routing un-routed nets (3986.3M) ***
[12/07 23:03:21   3619s] OPERPROF: Starting DPlace-Init at level 1, MEM:3986.3M, EPOCH TIME: 1733630601.728194
[12/07 23:03:21   3619s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3986.3M, EPOCH TIME: 1733630601.820377
[12/07 23:03:21   3619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:21   3619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:21   3619s] 
[12/07 23:03:21   3619s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:03:21   3619s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:3986.3M, EPOCH TIME: 1733630601.930668
[12/07 23:03:21   3619s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3986.3M, EPOCH TIME: 1733630601.930772
[12/07 23:03:21   3619s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:4002.3M, EPOCH TIME: 1733630601.931771
[12/07 23:03:21   3619s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.234, REAL:0.235, MEM:4002.3M, EPOCH TIME: 1733630601.962867
[12/07 23:03:22   3620s] 
[12/07 23:03:22   3620s] *** Finish Physical Update (cpu=0:00:11.0 real=0:00:11.0 mem=4002.3M) ***
[12/07 23:03:22   3620s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3579361.3
[12/07 23:03:23   3621s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 36.68
[12/07 23:03:23   3621s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.871|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

[12/07 23:03:23   3621s] Bottom Preferred Layer:
[12/07 23:03:23   3621s] +-----------+------------+------------+------------+----------+
[12/07 23:03:23   3621s] |   Layer   |     DB     |   OPT_LA   |    CLK     |   Rule   |
[12/07 23:03:23   3621s] +-----------+------------+------------+------------+----------+
[12/07 23:03:23   3621s] | M3 (z=3)  |          0 |          0 |       2125 | default  |
[12/07 23:03:23   3621s] | M8 (z=8)  |       1671 |          4 |          0 | default  |
[12/07 23:03:23   3621s] | M9 (z=9)  |          0 |          1 |          0 | default  |
[12/07 23:03:23   3621s] +-----------+------------+------------+------------+----------+
[12/07 23:03:23   3621s] Via Pillar Rule:
[12/07 23:03:23   3621s]     None
[12/07 23:03:23   3621s] 
[12/07 23:03:23   3621s] *** Finish post-CTS Setup Fixing (cpu=0:04:31 real=0:04:32 mem=4002.3M) ***
[12/07 23:03:23   3621s] 
[12/07 23:03:23   3621s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3579361.1
[12/07 23:03:23   3621s] Total-nets :: 120333, Stn-nets :: 64102, ratio :: 53.2705 %, Total-len 5.538e+06, Stn-len 3.52328e+06
[12/07 23:03:23   3621s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3983.2M, EPOCH TIME: 1733630603.807720
[12/07 23:03:23   3621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1996).
[12/07 23:03:23   3621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:24   3621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:24   3621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:24   3621s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.301, REAL:0.302, MEM:3884.2M, EPOCH TIME: 1733630604.109691
[12/07 23:03:24   3621s] TotalInstCnt at PhyDesignMc Destruction: 119035
[12/07 23:03:24   3621s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.8
[12/07 23:03:24   3621s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:04:36.2/0:04:37.9 (1.0), totSession cpu/real = 1:00:21.8/1:00:32.8 (1.0), mem = 3884.2M
[12/07 23:03:24   3621s] 
[12/07 23:03:24   3621s] =============================================================================================
[12/07 23:03:24   3621s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.17-s075_1
[12/07 23:03:24   3621s] =============================================================================================
[12/07 23:03:24   3621s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 23:03:24   3621s] ---------------------------------------------------------------------------------------------
[12/07 23:03:24   3621s] [ SkewClock              ]      2   0:00:49.7  (  17.9 % )     0:01:48.8 /  0:01:48.2    1.0
[12/07 23:03:24   3621s] [ SlackTraversorInit     ]      4   0:00:05.8  (   2.1 % )     0:00:05.8 /  0:00:05.8    1.0
[12/07 23:03:24   3621s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 23:03:24   3621s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 23:03:24   3621s] [ PlacerInterfaceInit    ]      1   0:00:01.1  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 23:03:24   3621s] [ PlacerPlacementInit    ]      3   0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.8    1.0
[12/07 23:03:24   3621s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[12/07 23:03:24   3621s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 23:03:24   3621s] [ TransformInit          ]      1   0:00:02.6  (   1.0 % )     0:00:02.6 /  0:00:02.7    1.0
[12/07 23:03:24   3621s] [ OptimizationStep       ]      3   0:00:01.3  (   0.5 % )     0:02:20.6 /  0:02:19.9    1.0
[12/07 23:03:24   3621s] [ SmallTnsOpt            ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.3
[12/07 23:03:24   3621s] [ OptSingleIteration     ]    184   0:00:00.3  (   0.1 % )     0:00:30.6 /  0:00:30.5    1.0
[12/07 23:03:24   3621s] [ OptGetWeight           ]    184   0:00:01.9  (   0.7 % )     0:00:01.9 /  0:00:01.9    1.0
[12/07 23:03:24   3621s] [ OptEval                ]    184   0:00:15.6  (   5.6 % )     0:00:15.6 /  0:00:15.5    1.0
[12/07 23:03:24   3621s] [ OptCommit              ]    184   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 23:03:24   3621s] [ PostCommitDelayUpdate  ]    184   0:00:00.2  (   0.1 % )     0:00:04.4 /  0:00:04.5    1.0
[12/07 23:03:24   3621s] [ IncrDelayCalc          ]    773   0:00:04.3  (   1.5 % )     0:00:04.3 /  0:00:04.4    1.0
[12/07 23:03:24   3621s] [ SetupOptGetWorkingSet  ]    469   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 23:03:24   3621s] [ SetupOptGetActiveNode  ]    469   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 23:03:24   3621s] [ SetupOptSlackGraph     ]    184   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 23:03:24   3621s] [ RefinePlace            ]      3   0:01:57.1  (  42.1 % )     0:02:00.7 /  0:01:59.7    1.0
[12/07 23:03:24   3621s] [ TimingUpdate           ]      3   0:00:03.6  (   1.3 % )     0:00:03.6 /  0:00:03.6    1.0
[12/07 23:03:24   3621s] [ IncrTimingUpdate       ]    190   0:00:06.9  (   2.5 % )     0:00:06.9 /  0:00:06.9    1.0
[12/07 23:03:24   3621s] [ QThreadWait            ]      1   0:00:59.1  (  21.3 % )     0:00:59.1 /  0:00:58.5      *
[12/07 23:03:24   3621s] [ MISC                   ]          0:00:04.9  (   1.7 % )     0:00:04.9 /  0:00:04.9    1.0
[12/07 23:03:24   3621s] ---------------------------------------------------------------------------------------------
[12/07 23:03:24   3621s]  WnsOpt #1 TOTAL                    0:04:37.9  ( 100.0 % )     0:04:37.9 /  0:04:36.2    1.0
[12/07 23:03:24   3621s] ---------------------------------------------------------------------------------------------
[12/07 23:03:24   3621s] 
[12/07 23:03:24   3621s] End: GigaOpt Optimization in WNS mode
[12/07 23:03:24   3621s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 23:03:24   3621s] Deleting Lib Analyzer.
[12/07 23:03:24   3621s] **INFO: Flow update: Design timing is met.
[12/07 23:03:25   3622s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/07 23:03:25   3622s] Info: 2028 nets with fixed/cover wires excluded.
[12/07 23:03:25   3623s] Info: 2125 clock nets excluded from IPO operation.
[12/07 23:03:25   3623s] ### Creating LA Mngr. totSessionCpu=1:00:23 mem=3889.9M
[12/07 23:03:25   3623s] ### Creating LA Mngr, finished. totSessionCpu=1:00:23 mem=3889.9M
[12/07 23:03:25   3623s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 23:03:25   3623s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 23:03:25   3623s] ### Creating PhyDesignMc. totSessionCpu=1:00:23 mem=3947.1M
[12/07 23:03:25   3623s] OPERPROF: Starting DPlace-Init at level 1, MEM:3947.1M, EPOCH TIME: 1733630605.387113
[12/07 23:03:25   3623s] Processing tracks to init pin-track alignment.
[12/07 23:03:25   3623s] z: 2, totalTracks: 1
[12/07 23:03:25   3623s] z: 4, totalTracks: 1
[12/07 23:03:25   3623s] z: 6, totalTracks: 1
[12/07 23:03:25   3623s] z: 8, totalTracks: 1
[12/07 23:03:25   3623s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 23:03:25   3623s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 23:03:25   3623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3947.1M, EPOCH TIME: 1733630605.478166
[12/07 23:03:25   3623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:25   3623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:03:25   3623s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 23:03:25   3623s] 
[12/07 23:03:25   3623s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:03:25   3623s] 
[12/07 23:03:25   3623s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 23:03:25   3623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.142, REAL:0.113, MEM:3947.1M, EPOCH TIME: 1733630605.590957
[12/07 23:03:25   3623s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3947.1M, EPOCH TIME: 1733630605.591038
[12/07 23:03:25   3623s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3947.1M, EPOCH TIME: 1733630605.591452
[12/07 23:03:25   3623s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3947.1MB).
[12/07 23:03:25   3623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.265, REAL:0.236, MEM:3947.1M, EPOCH TIME: 1733630605.622724
[12/07 23:03:26   3624s] TotalInstCnt at PhyDesignMc Initialization: 119035
[12/07 23:03:26   3624s] ### Creating PhyDesignMc, finished. totSessionCpu=1:00:24 mem=3947.1M
[12/07 23:03:26   3624s] Begin: Area Reclaim Optimization
[12/07 23:03:26   3624s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:00:24.1/1:00:35.1 (1.0), mem = 3947.1M
[12/07 23:03:26   3624s] 
[12/07 23:03:26   3624s] Creating Lib Analyzer ...
[12/07 23:03:26   3624s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 23:03:26   3624s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 23:03:26   3624s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 23:03:26   3624s] 
[12/07 23:03:26   3624s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 23:03:27   3624s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:00:25 mem=3947.1M
[12/07 23:03:27   3624s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:00:25 mem=3947.1M
[12/07 23:03:27   3624s] Creating Lib Analyzer, finished. 
[12/07 23:03:27   3624s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.9
[12/07 23:03:27   3624s] ### Creating RouteCongInterface, started
[12/07 23:03:27   3625s] 
[12/07 23:03:27   3625s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 23:03:27   3625s] 
[12/07 23:03:27   3625s] #optDebug: {0, 1.000}
[12/07 23:03:27   3625s] ### Creating RouteCongInterface, finished
[12/07 23:03:27   3625s] {MG  {8 0 1.8 0.133366}  {9 0 17 1.25} }
[12/07 23:03:27   3625s] ### Creating LA Mngr. totSessionCpu=1:00:25 mem=3947.1M
[12/07 23:03:27   3625s] ### Creating LA Mngr, finished. totSessionCpu=1:00:25 mem=3947.1M
[12/07 23:03:27   3625s] Usable buffer cells for single buffer setup transform:
[12/07 23:03:27   3625s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/07 23:03:27   3625s] Number of usable buffer cells above: 10
[12/07 23:03:27   3625s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3947.1M, EPOCH TIME: 1733630607.975173
[12/07 23:03:27   3625s] Found 0 hard placement blockage before merging.
[12/07 23:03:27   3625s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3947.1M, EPOCH TIME: 1733630607.978201
[12/07 23:03:29   3626s] Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 36.68
[12/07 23:03:29   3626s] +---------+---------+--------+--------+------------+--------+
[12/07 23:03:29   3626s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 23:03:29   3626s] +---------+---------+--------+--------+------------+--------+
[12/07 23:03:29   3626s] |   36.68%|        -|   0.027|   0.000|   0:00:00.0| 3956.7M|
[12/07 23:03:32   3629s] |   36.68%|        1|   0.027|   0.000|   0:00:03.0| 3989.2M|
[12/07 23:03:32   3629s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/07 23:03:32   3630s] |   36.68%|        5|   0.027|   0.000|   0:00:00.0| 3989.2M|
[12/07 23:03:48   3646s] |   36.51%|     1320|   0.027|   0.000|   0:00:16.0| 3989.2M|
[12/07 23:05:04   3721s] |   35.51%|    13758|  -0.036|  -0.547|   0:01:16.0| 3992.7M|
[12/07 23:05:16   3733s] |   35.49%|      455|  -0.036|  -0.547|   0:00:12.0| 3992.7M|
[12/07 23:05:18   3735s] |   35.49%|       16|  -0.036|  -0.547|   0:00:02.0| 3992.7M|
[12/07 23:05:18   3736s] |   35.49%|        0|  -0.036|  -0.547|   0:00:00.0| 3992.7M|
[12/07 23:05:18   3736s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/07 23:05:18   3736s] #optDebug: RTR_SNLTF <10.0000 1.8000> <18.0000> 
[12/07 23:05:19   3736s] |   35.49%|        0|  -0.036|  -0.547|   0:00:01.0| 3992.7M|
[12/07 23:05:19   3736s] +---------+---------+--------+--------+------------+--------+
[12/07 23:05:19   3736s] Reclaim Optimization End WNS Slack -0.036  TNS Slack -0.547 Density 35.49
[12/07 23:05:19   3736s] 
[12/07 23:05:19   3736s] ** Summary: Restruct = 1 Buffer Deletion = 1242 Declone = 153 Resize = 14187 **
[12/07 23:05:19   3736s] --------------------------------------------------------------
[12/07 23:05:19   3736s] |                                   | Total     | Sequential |
[12/07 23:05:19   3736s] --------------------------------------------------------------
[12/07 23:05:19   3736s] | Num insts resized                 |   13779  |    4481    |
[12/07 23:05:19   3736s] | Num insts undone                  |      41  |       0    |
[12/07 23:05:19   3736s] | Num insts Downsized               |   13779  |    4481    |
[12/07 23:05:19   3736s] | Num insts Samesized               |       0  |       0    |
[12/07 23:05:19   3736s] | Num insts Upsized                 |       0  |       0    |
[12/07 23:05:19   3736s] | Num multiple commits+uncommits    |     410  |       -    |
[12/07 23:05:19   3736s] --------------------------------------------------------------
[12/07 23:05:19   3736s] Bottom Preferred Layer:
[12/07 23:05:19   3736s] +-----------+------------+------------+----------+
[12/07 23:05:19   3736s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 23:05:19   3736s] +-----------+------------+------------+----------+
[12/07 23:05:19   3736s] | M3 (z=3)  |          0 |       2125 | default  |
[12/07 23:05:19   3736s] | M8 (z=8)  |       1645 |          0 | default  |
[12/07 23:05:19   3736s] +-----------+------------+------------+----------+
[12/07 23:05:19   3736s] Via Pillar Rule:
[12/07 23:05:19   3736s]     None
[12/07 23:05:19   3736s] 
[12/07 23:05:19   3736s] Number of times islegalLocAvaiable called = 36067 skipped = 0, called in commitmove = 14229, skipped in commitmove = 0
[12/07 23:05:19   3736s] End: Core Area Reclaim Optimization (cpu = 0:01:53) (real = 0:01:53) **
[12/07 23:05:19   3736s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3992.7M, EPOCH TIME: 1733630719.375270
[12/07 23:05:19   3736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:119536).
[12/07 23:05:19   3736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:19   3737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:19   3737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:19   3737s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.341, REAL:0.342, MEM:3975.7M, EPOCH TIME: 1733630719.717318
[12/07 23:05:19   3737s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3975.7M, EPOCH TIME: 1733630719.794128
[12/07 23:05:19   3737s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3975.7M, EPOCH TIME: 1733630719.794221
[12/07 23:05:19   3737s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3975.7M, EPOCH TIME: 1733630719.881836
[12/07 23:05:19   3737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:19   3737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:19   3737s] 
[12/07 23:05:19   3737s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:05:19   3737s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.112, REAL:0.112, MEM:3975.7M, EPOCH TIME: 1733630719.994039
[12/07 23:05:19   3737s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3975.7M, EPOCH TIME: 1733630719.994139
[12/07 23:05:19   3737s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3975.7M, EPOCH TIME: 1733630719.994525
[12/07 23:05:20   3737s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3975.7M, EPOCH TIME: 1733630720.025110
[12/07 23:05:20   3737s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:3975.7M, EPOCH TIME: 1733630720.027333
[12/07 23:05:20   3737s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.232, REAL:0.233, MEM:3975.7M, EPOCH TIME: 1733630720.027413
[12/07 23:05:20   3737s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.233, REAL:0.233, MEM:3975.7M, EPOCH TIME: 1733630720.027439
[12/07 23:05:20   3737s] TDRefine: refinePlace mode is spiral
[12/07 23:05:20   3737s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.11
[12/07 23:05:20   3737s] OPERPROF: Starting RefinePlace at level 1, MEM:3975.7M, EPOCH TIME: 1733630720.027538
[12/07 23:05:20   3737s] *** Starting refinePlace (1:02:17 mem=3975.7M) ***
[12/07 23:05:20   3737s] Total net bbox length = 4.469e+06 (2.312e+06 2.157e+06) (ext = 1.547e+04)
[12/07 23:05:20   3737s] 
[12/07 23:05:20   3737s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:05:20   3737s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 23:05:20   3737s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:05:20   3737s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:05:20   3737s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3975.7M, EPOCH TIME: 1733630720.201807
[12/07 23:05:20   3737s] Starting refinePlace ...
[12/07 23:05:20   3737s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:05:20   3737s] One DDP V2 for no tweak run.
[12/07 23:05:20   3737s] 
[12/07 23:05:20   3737s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 23:05:24   3742s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 23:05:24   3742s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 23:05:24   3742s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/07 23:05:24   3742s] [CPU] RefinePlace/Spiral (cpu=0:00:02.0, real=0:00:02.0)
[12/07 23:05:24   3742s] [CPU] RefinePlace/Commit (cpu=0:00:02.4, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 23:05:24   3742s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:04.0, mem=3959.7MB) @(1:02:18 - 1:02:22).
[12/07 23:05:25   3742s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 23:05:25   3742s] 	Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 3959.7MB
[12/07 23:05:25   3742s] Statistics of distance of Instance movement in refine placement:
[12/07 23:05:25   3742s]   maximum (X+Y) =         0.00 um
[12/07 23:05:25   3742s]   mean    (X+Y) =         0.00 um
[12/07 23:05:25   3742s] Summary Report:
[12/07 23:05:25   3742s] Instances move: 0 (out of 115674 movable)
[12/07 23:05:25   3742s] Instances flipped: 0
[12/07 23:05:25   3742s] Mean displacement: 0.00 um
[12/07 23:05:25   3742s] Max displacement: 0.00 um 
[12/07 23:05:25   3742s] Total instances moved : 0
[12/07 23:05:25   3742s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.833, REAL:4.849, MEM:3959.7M, EPOCH TIME: 1733630725.050779
[12/07 23:05:25   3742s] Total net bbox length = 4.469e+06 (2.312e+06 2.157e+06) (ext = 1.547e+04)
[12/07 23:05:25   3742s] Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 3959.7MB
[12/07 23:05:25   3742s] [CPU] RefinePlace/total (cpu=0:00:05.0, real=0:00:05.0, mem=3959.7MB) @(1:02:17 - 1:02:22).
[12/07 23:05:25   3742s] *** Finished refinePlace (1:02:23 mem=3959.7M) ***
[12/07 23:05:25   3742s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.11
[12/07 23:05:25   3742s] OPERPROF: Finished RefinePlace at level 1, CPU:5.058, REAL:5.074, MEM:3959.7M, EPOCH TIME: 1733630725.101593
[12/07 23:05:25   3742s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3959.7M, EPOCH TIME: 1733630725.537068
[12/07 23:05:25   3742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:119536).
[12/07 23:05:25   3742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:25   3743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:25   3743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:25   3743s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.366, REAL:0.337, MEM:3959.7M, EPOCH TIME: 1733630725.873610
[12/07 23:05:25   3743s] *** maximum move = 0.00 um ***
[12/07 23:05:25   3743s] *** Finished re-routing un-routed nets (3959.7M) ***
[12/07 23:05:26   3743s] OPERPROF: Starting DPlace-Init at level 1, MEM:3959.7M, EPOCH TIME: 1733630726.338314
[12/07 23:05:26   3743s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3959.7M, EPOCH TIME: 1733630726.429438
[12/07 23:05:26   3743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:26   3743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:26   3743s] 
[12/07 23:05:26   3743s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:05:26   3743s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.106, MEM:3959.7M, EPOCH TIME: 1733630726.535912
[12/07 23:05:26   3743s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3959.7M, EPOCH TIME: 1733630726.536002
[12/07 23:05:26   3743s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3975.7M, EPOCH TIME: 1733630726.536914
[12/07 23:05:26   3743s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3975.7M, EPOCH TIME: 1733630726.567736
[12/07 23:05:26   3743s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:3975.7M, EPOCH TIME: 1733630726.570032
[12/07 23:05:26   3743s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.231, REAL:0.232, MEM:3975.7M, EPOCH TIME: 1733630726.570103
[12/07 23:05:27   3744s] 
[12/07 23:05:27   3744s] *** Finish Physical Update (cpu=0:00:08.1 real=0:00:08.0 mem=3975.7M) ***
[12/07 23:05:27   3744s] Deleting 0 temporary hard placement blockage(s).
[12/07 23:05:27   3744s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.9
[12/07 23:05:27   3744s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:02:00.7/0:02:01.0 (1.0), totSession cpu/real = 1:02:24.9/1:02:36.1 (1.0), mem = 3975.7M
[12/07 23:05:27   3744s] 
[12/07 23:05:27   3744s] =============================================================================================
[12/07 23:05:27   3744s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.17-s075_1
[12/07 23:05:27   3744s] =============================================================================================
[12/07 23:05:27   3744s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 23:05:27   3744s] ---------------------------------------------------------------------------------------------
[12/07 23:05:27   3744s] [ SlackTraversorInit     ]      1   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 23:05:27   3744s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 23:05:27   3744s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 23:05:27   3744s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 23:05:27   3744s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 23:05:27   3744s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 23:05:27   3744s] [ OptimizationStep       ]      1   0:00:02.7  (   2.3 % )     0:01:50.3 /  0:01:50.0    1.0
[12/07 23:05:27   3744s] [ OptSingleIteration     ]      8   0:00:01.7  (   1.4 % )     0:01:47.5 /  0:01:47.2    1.0
[12/07 23:05:27   3744s] [ OptGetWeight           ]    322   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    3.2
[12/07 23:05:27   3744s] [ OptEval                ]    322   0:00:22.3  (  18.4 % )     0:00:22.3 /  0:00:22.1    1.0
[12/07 23:05:27   3744s] [ OptCommit              ]    322   0:00:02.3  (   1.9 % )     0:00:02.3 /  0:00:02.3    1.0
[12/07 23:05:27   3744s] [ PostCommitDelayUpdate  ]    338   0:00:04.3  (   3.6 % )     0:00:43.8 /  0:00:43.7    1.0
[12/07 23:05:27   3744s] [ IncrDelayCalc          ]    693   0:00:39.4  (  32.6 % )     0:00:39.4 /  0:00:39.5    1.0
[12/07 23:05:27   3744s] [ RefinePlace            ]      1   0:00:07.8  (   6.4 % )     0:00:08.1 /  0:00:08.1    1.0
[12/07 23:05:27   3744s] [ TimingUpdate           ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 23:05:27   3744s] [ IncrTimingUpdate       ]    169   0:00:37.4  (  30.9 % )     0:00:37.4 /  0:00:37.4    1.0
[12/07 23:05:27   3744s] [ MISC                   ]          0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.1
[12/07 23:05:27   3744s] ---------------------------------------------------------------------------------------------
[12/07 23:05:27   3744s]  AreaOpt #2 TOTAL                   0:02:01.0  ( 100.0 % )     0:02:01.0 /  0:02:00.7    1.0
[12/07 23:05:27   3744s] ---------------------------------------------------------------------------------------------
[12/07 23:05:27   3744s] 
[12/07 23:05:27   3744s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3956.6M, EPOCH TIME: 1733630727.429772
[12/07 23:05:27   3744s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1996).
[12/07 23:05:27   3744s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:27   3745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:27   3745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:27   3745s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.300, REAL:0.301, MEM:3886.6M, EPOCH TIME: 1733630727.730803
[12/07 23:05:27   3745s] TotalInstCnt at PhyDesignMc Destruction: 117670
[12/07 23:05:27   3745s] End: Area Reclaim Optimization (cpu=0:02:01, real=0:02:01, mem=3886.63M, totSessionCpu=1:02:25).
[12/07 23:05:27   3745s] postCtsLateCongRepair #1 0
[12/07 23:05:27   3745s] postCtsLateCongRepair #1 0
[12/07 23:05:27   3745s] postCtsLateCongRepair #1 0
[12/07 23:05:27   3745s] postCtsLateCongRepair #1 0
[12/07 23:05:27   3745s] Starting local wire reclaim
[12/07 23:05:27   3745s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3886.6M, EPOCH TIME: 1733630727.763516
[12/07 23:05:27   3745s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3886.6M, EPOCH TIME: 1733630727.763575
[12/07 23:05:27   3745s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3886.6M, EPOCH TIME: 1733630727.763620
[12/07 23:05:27   3745s] Processing tracks to init pin-track alignment.
[12/07 23:05:27   3745s] z: 2, totalTracks: 1
[12/07 23:05:27   3745s] z: 4, totalTracks: 1
[12/07 23:05:27   3745s] z: 6, totalTracks: 1
[12/07 23:05:27   3745s] z: 8, totalTracks: 1
[12/07 23:05:27   3745s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 23:05:27   3745s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 23:05:27   3745s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3886.6M, EPOCH TIME: 1733630727.851169
[12/07 23:05:27   3745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:27   3745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:05:27   3745s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 23:05:27   3745s] 
[12/07 23:05:27   3745s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:05:27   3745s] 
[12/07 23:05:27   3745s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 23:05:27   3745s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.114, REAL:0.115, MEM:3886.6M, EPOCH TIME: 1733630727.966025
[12/07 23:05:27   3745s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3886.6M, EPOCH TIME: 1733630727.966115
[12/07 23:05:27   3745s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:3886.6M, EPOCH TIME: 1733630727.966761
[12/07 23:05:27   3745s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3886.6MB).
[12/07 23:05:27   3745s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.233, REAL:0.234, MEM:3886.6M, EPOCH TIME: 1733630727.997787
[12/07 23:05:27   3745s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.233, REAL:0.234, MEM:3886.6M, EPOCH TIME: 1733630727.997816
[12/07 23:05:27   3745s] TDRefine: refinePlace mode is spiral
[12/07 23:05:27   3745s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.12
[12/07 23:05:27   3745s] OPERPROF:   Starting RefinePlace at level 2, MEM:3886.6M, EPOCH TIME: 1733630727.997893
[12/07 23:05:27   3745s] *** Starting refinePlace (1:02:25 mem=3886.6M) ***
[12/07 23:05:28   3745s] Total net bbox length = 4.469e+06 (2.312e+06 2.157e+06) (ext = 1.547e+04)
[12/07 23:05:28   3745s] 
[12/07 23:05:28   3745s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:05:28   3745s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:05:28   3745s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:05:28   3745s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3886.6M, EPOCH TIME: 1733630728.181298
[12/07 23:05:28   3745s] Starting refinePlace ...
[12/07 23:05:28   3745s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:05:28   3745s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:05:28   3745s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3907.6M, EPOCH TIME: 1733630728.510235
[12/07 23:05:28   3745s] DDP initSite1 nrRow 831 nrJob 831
[12/07 23:05:28   3745s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3907.6M, EPOCH TIME: 1733630728.510328
[12/07 23:05:28   3745s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.013, REAL:0.013, MEM:3907.6M, EPOCH TIME: 1733630728.523502
[12/07 23:05:28   3745s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3907.6M, EPOCH TIME: 1733630728.523532
[12/07 23:05:28   3745s] DDP markSite nrRow 831 nrJob 831
[12/07 23:05:28   3745s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.020, REAL:0.020, MEM:3907.6M, EPOCH TIME: 1733630728.543829
[12/07 23:05:28   3745s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.034, REAL:0.034, MEM:3907.6M, EPOCH TIME: 1733630728.543922
[12/07 23:05:28   3746s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 23:05:28   3746s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3923.4M, EPOCH TIME: 1733630728.725602
[12/07 23:05:28   3746s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3923.4M, EPOCH TIME: 1733630728.725670
[12/07 23:05:28   3746s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 23:05:28   3746s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3923.4M, EPOCH TIME: 1733630728.736193
[12/07 23:05:28   3746s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3923.4M, EPOCH TIME: 1733630728.736260
[12/07 23:05:28   3746s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.099, REAL:0.100, MEM:3923.4M, EPOCH TIME: 1733630728.835833
[12/07 23:05:28   3746s] ** Cut row section cpu time 0:00:00.1.
[12/07 23:05:28   3746s]  ** Cut row section real time 0:00:00.0.
[12/07 23:05:28   3746s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.101, REAL:0.101, MEM:3923.4M, EPOCH TIME: 1733630728.837067
[12/07 23:05:30   3748s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 23:05:30   3748s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:02.0, mem=3923.4MB) @(1:02:26 - 1:02:28).
[12/07 23:05:30   3748s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 23:05:30   3748s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3923.4M, EPOCH TIME: 1733630730.913571
[12/07 23:05:31   3748s] OPERPROF:         Starting spMPad at level 5, MEM:3972.5M, EPOCH TIME: 1733630731.175944
[12/07 23:05:31   3748s] OPERPROF:           Starting spContextMPad at level 6, MEM:3972.5M, EPOCH TIME: 1733630731.183563
[12/07 23:05:31   3748s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3972.5M, EPOCH TIME: 1733630731.183616
[12/07 23:05:31   3748s] MP Top (115674): mp=1.050. U=0.353.
[12/07 23:05:31   3748s] OPERPROF:         Finished spMPad at level 5, CPU:0.045, REAL:0.046, MEM:3972.5M, EPOCH TIME: 1733630731.221491
[12/07 23:05:31   3748s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3972.5M, EPOCH TIME: 1733630731.236610
[12/07 23:05:31   3748s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3972.5M, EPOCH TIME: 1733630731.236660
[12/07 23:05:31   3748s] OPERPROF:             Starting InitSKP at level 7, MEM:3972.5M, EPOCH TIME: 1733630731.237098
[12/07 23:05:31   3748s] no activity file in design. spp won't run.
[12/07 23:05:31   3748s] no activity file in design. spp won't run.
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] clk
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] rst
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] out_v
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] out[31]
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] out[30]
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] out[29]
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] out[28]
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] out[27]
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] out[26]
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] out[25]
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] ...
[12/07 23:05:32   3750s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 36 / 36 = 100.00%
[12/07 23:05:39   3757s] *** Finished SKP initialization (cpu=0:00:08.5, real=0:00:08.0)***
[12/07 23:05:39   3757s] OPERPROF:             Finished InitSKP at level 7, CPU:8.477, REAL:8.491, MEM:4304.7M, EPOCH TIME: 1733630739.728362
[12/07 23:05:41   3759s] Timing cost in AAE based: 7341465.4169112099334598
[12/07 23:05:42   3759s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:10.901, REAL:10.919, MEM:4412.2M, EPOCH TIME: 1733630742.155562
[12/07 23:05:42   3759s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:10.918, REAL:10.936, MEM:4412.2M, EPOCH TIME: 1733630742.172490
[12/07 23:05:42   3759s] SKP cleared!
[12/07 23:05:42   3759s] AAE Timing clean up.
[12/07 23:05:42   3759s] Tweakage: fix icg 1, fix clk 0.
[12/07 23:05:42   3759s] Tweakage: density cost 1, scale 0.4.
[12/07 23:05:42   3759s] Tweakage: activity cost 0, scale 1.0.
[12/07 23:05:42   3759s] Tweakage: timing cost on, scale 1.0.
[12/07 23:05:42   3759s] OPERPROF:         Starting CoreOperation at level 5, MEM:4412.2M, EPOCH TIME: 1733630742.274445
[12/07 23:05:42   3759s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:4412.2M, EPOCH TIME: 1733630742.412109
[12/07 23:05:44   3761s] Tweakage swap 8472 pairs.
[12/07 23:05:45   3762s] Tweakage swap 6489 pairs.
[12/07 23:05:47   3764s] Tweakage swap 7032 pairs.
[12/07 23:05:48   3765s] Tweakage swap 5041 pairs.
[12/07 23:05:49   3766s] Tweakage swap 3945 pairs.
[12/07 23:05:50   3768s] Tweakage swap 2756 pairs.
[12/07 23:05:51   3769s] Tweakage swap 3389 pairs.
[12/07 23:05:52   3770s] Tweakage swap 2222 pairs.
[12/07 23:05:54   3771s] Tweakage swap 1685 pairs.
[12/07 23:05:55   3772s] Tweakage swap 1241 pairs.
[12/07 23:05:56   3773s] Tweakage swap 1528 pairs.
[12/07 23:05:57   3774s] Tweakage swap 948 pairs.
[12/07 23:05:58   3775s] Tweakage swap 2041 pairs.
[12/07 23:05:58   3776s] Tweakage swap 1560 pairs.
[12/07 23:05:59   3777s] Tweakage swap 1669 pairs.
[12/07 23:06:00   3777s] Tweakage swap 1230 pairs.
[12/07 23:06:01   3778s] Tweakage swap 678 pairs.
[12/07 23:06:01   3779s] Tweakage swap 539 pairs.
[12/07 23:06:02   3779s] Tweakage swap 566 pairs.
[12/07 23:06:03   3780s] Tweakage swap 403 pairs.
[12/07 23:06:03   3781s] Tweakage swap 214 pairs.
[12/07 23:06:04   3781s] Tweakage swap 171 pairs.
[12/07 23:06:05   3782s] Tweakage swap 194 pairs.
[12/07 23:06:05   3783s] Tweakage swap 134 pairs.
[12/07 23:06:06   3783s] Tweakage move 3170 insts.
[12/07 23:06:06   3783s] Tweakage move 1148 insts.
[12/07 23:06:06   3784s] Tweakage move 289 insts.
[12/07 23:06:07   3784s] Tweakage move 131 insts.
[12/07 23:06:07   3784s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:24.655, REAL:24.702, MEM:4428.2M, EPOCH TIME: 1733630767.114509
[12/07 23:06:07   3784s] OPERPROF:         Finished CoreOperation at level 5, CPU:24.820, REAL:24.867, MEM:4428.2M, EPOCH TIME: 1733630767.141790
[12/07 23:06:07   3784s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:36.215, REAL:36.281, MEM:4420.2M, EPOCH TIME: 1733630767.194832
[12/07 23:06:07   3784s] Move report: Congestion aware Tweak moves 37963 insts, mean move: 13.53 um, max move: 36.00 um 
[12/07 23:06:07   3784s] 	Max move on inst (FE_OFC342_yss_3_xss_2_noc_if_inst_conn_vc_credit_gnt_0): (1328.00, 525.80) --> (1358.60, 531.20)
[12/07 23:06:07   3784s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:36.2, real=0:00:37.0, mem=4420.2mb) @(1:02:28 - 1:03:05).
[12/07 23:06:07   3784s] wireLenOptFixPriorityInst 58195 inst fixed
[12/07 23:06:07   3784s] Placement tweakage begins.
[12/07 23:06:07   3785s] wire length = 5.155e+06
[12/07 23:06:09   3786s] wire length = 5.141e+06
[12/07 23:06:09   3786s] Placement tweakage ends.
[12/07 23:06:09   3786s] Move report: tweak moves 3554 insts, mean move: 2.07 um, max move: 33.40 um 
[12/07 23:06:09   3786s] 	Max move on inst (FE_OFC1837_s_0__2__19): (390.80, 1339.40) --> (424.20, 1339.40)
[12/07 23:06:09   3786s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=4420.2MB) @(1:03:05 - 1:03:07).
[12/07 23:06:09   3787s] 
[12/07 23:06:09   3787s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 23:06:14   3791s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 23:06:14   3791s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 23:06:14   3791s] Move report: legalization moves 370 insts, mean move: 1.25 um, max move: 38.20 um spiral
[12/07 23:06:14   3791s] 	Max move on inst (ys[3].xs[1].torus_switch_xy/xbar_gen[26].xbar_inst): (991.00, 741.80) --> (978.00, 767.00)
[12/07 23:06:14   3791s] [CPU] RefinePlace/Spiral (cpu=0:00:02.1, real=0:00:02.0)
[12/07 23:06:14   3791s] [CPU] RefinePlace/Commit (cpu=0:00:02.6, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.5, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 23:06:14   3791s] [CPU] RefinePlace/Legalization (cpu=0:00:04.9, real=0:00:05.0, mem=4388.2MB) @(1:03:07 - 1:03:12).
[12/07 23:06:14   3791s] Move report: Detail placement moves 38859 insts, mean move: 13.22 um, max move: 38.40 um 
[12/07 23:06:14   3791s] 	Max move on inst (FE_OFC190_s_tx_3_1_9): (614.00, 918.20) --> (627.20, 893.00)
[12/07 23:06:14   3791s] 	Runtime: CPU: 0:00:46.2 REAL: 0:00:46.0 MEM: 4388.2MB
[12/07 23:06:14   3791s] Statistics of distance of Instance movement in refine placement:
[12/07 23:06:14   3791s]   maximum (X+Y) =        38.40 um
[12/07 23:06:14   3791s]   inst (FE_OFC190_s_tx_3_1_9) with max move: (614, 918.2) -> (627.2, 893)
[12/07 23:06:14   3791s]   mean    (X+Y) =        13.22 um
[12/07 23:06:14   3791s] Total instances flipped for legalization: 2017
[12/07 23:06:14   3791s] Summary Report:
[12/07 23:06:14   3791s] Instances move: 38859 (out of 115674 movable)
[12/07 23:06:14   3791s] Instances flipped: 2017
[12/07 23:06:14   3791s] Mean displacement: 13.22 um
[12/07 23:06:14   3791s] Max displacement: 38.40 um (Instance: FE_OFC190_s_tx_3_1_9) (614, 918.2) -> (627.2, 893)
[12/07 23:06:14   3791s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[12/07 23:06:14   3791s] Total instances moved : 38859
[12/07 23:06:14   3791s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:46.213, REAL:46.306, MEM:4388.2M, EPOCH TIME: 1733630774.486992
[12/07 23:06:14   3791s] Total net bbox length = 3.955e+06 (2.046e+06 1.909e+06) (ext = 1.548e+04)
[12/07 23:06:14   3791s] Runtime: CPU: 0:00:46.4 REAL: 0:00:47.0 MEM: 4388.2MB
[12/07 23:06:14   3791s] [CPU] RefinePlace/total (cpu=0:00:46.4, real=0:00:47.0, mem=4388.2MB) @(1:02:25 - 1:03:12).
[12/07 23:06:14   3791s] *** Finished refinePlace (1:03:12 mem=4388.2M) ***
[12/07 23:06:14   3791s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.12
[12/07 23:06:14   3791s] OPERPROF:   Finished RefinePlace at level 2, CPU:46.456, REAL:46.549, MEM:4388.2M, EPOCH TIME: 1733630774.547335
[12/07 23:06:14   3791s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4388.2M, EPOCH TIME: 1733630774.547374
[12/07 23:06:14   3791s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:119536).
[12/07 23:06:14   3791s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:06:14   3792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:06:14   3792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:06:14   3792s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.367, REAL:0.368, MEM:3876.2M, EPOCH TIME: 1733630774.915073
[12/07 23:06:14   3792s] OPERPROF: Finished RefinePlace2 at level 1, CPU:47.057, REAL:47.152, MEM:3876.2M, EPOCH TIME: 1733630774.915193
[12/07 23:06:15   3793s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 23:06:15   3793s] #################################################################################
[12/07 23:06:15   3793s] # Design Stage: PreRoute
[12/07 23:06:15   3793s] # Design Name: torus_credit_D_W32
[12/07 23:06:15   3793s] # Design Mode: 90nm
[12/07 23:06:15   3793s] # Analysis Mode: MMMC Non-OCV 
[12/07 23:06:15   3793s] # Parasitics Mode: No SPEF/RCDB 
[12/07 23:06:15   3793s] # Signoff Settings: SI Off 
[12/07 23:06:15   3793s] #################################################################################
[12/07 23:06:22   3799s] Calculate delays in Single mode...
[12/07 23:06:22   3799s] Topological Sorting (REAL = 0:00:00.0, MEM = 3851.4M, InitMEM = 3851.4M)
[12/07 23:06:22   3799s] Start delay calculation (fullDC) (1 T). (MEM=3851.44)
[12/07 23:06:23   3800s] End AAE Lib Interpolated Model. (MEM=3868.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 23:06:42   3819s] Total number of fetched objects 119581
[12/07 23:06:43   3820s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/07 23:06:43   3820s] End delay calculation. (MEM=3906.4 CPU=0:00:17.0 REAL=0:00:17.0)
[12/07 23:06:43   3820s] End delay calculation (fullDC). (MEM=3906.4 CPU=0:00:20.8 REAL=0:00:21.0)
[12/07 23:06:43   3820s] *** CDM Built up (cpu=0:00:27.3  real=0:00:28.0  mem= 3906.4M) ***
[12/07 23:06:50   3827s] eGR doReRoute: optGuide
[12/07 23:06:50   3827s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3906.4M, EPOCH TIME: 1733630810.079990
[12/07 23:06:50   3827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:06:50   3827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:06:50   3827s] All LLGs are deleted
[12/07 23:06:50   3827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:06:50   3827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:06:50   3827s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3906.4M, EPOCH TIME: 1733630810.080090
[12/07 23:06:50   3827s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3876.0M, EPOCH TIME: 1733630810.080432
[12/07 23:06:50   3827s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3823.0M, EPOCH TIME: 1733630810.082410
[12/07 23:06:50   3827s] {MMLU 1986 3770 118968}
[12/07 23:06:50   3827s] ### Creating LA Mngr. totSessionCpu=1:03:48 mem=3823.0M
[12/07 23:06:50   3827s] ### Creating LA Mngr, finished. totSessionCpu=1:03:48 mem=3823.0M
[12/07 23:06:50   3827s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3822.96 MB )
[12/07 23:06:50   3827s] (I)      ==================== Layers =====================
[12/07 23:06:50   3827s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 23:06:50   3827s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 23:06:50   3827s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 23:06:50   3827s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 23:06:50   3827s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 23:06:50   3827s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 23:06:50   3827s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 23:06:50   3827s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 23:06:50   3827s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 23:06:50   3827s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 23:06:50   3827s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 23:06:50   3827s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 23:06:50   3827s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 23:06:50   3827s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 23:06:50   3827s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 23:06:50   3827s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 23:06:50   3827s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 23:06:50   3827s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 23:06:50   3827s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 23:06:50   3827s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 23:06:50   3827s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 23:06:50   3827s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 23:06:50   3827s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 23:06:50   3827s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 23:06:50   3827s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 23:06:50   3827s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 23:06:50   3827s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 23:06:50   3827s] (I)      Started Import and model ( Curr Mem: 3822.96 MB )
[12/07 23:06:50   3827s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:06:50   3828s] (I)      == Non-default Options ==
[12/07 23:06:50   3828s] (I)      Maximum routing layer                              : 10
[12/07 23:06:50   3828s] (I)      Number of threads                                  : 1
[12/07 23:06:50   3828s] (I)      Method to set GCell size                           : row
[12/07 23:06:50   3828s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 23:06:50   3828s] (I)      Use row-based GCell size
[12/07 23:06:50   3828s] (I)      Use row-based GCell align
[12/07 23:06:50   3828s] (I)      layer 0 area = 168000
[12/07 23:06:50   3828s] (I)      layer 1 area = 208000
[12/07 23:06:50   3828s] (I)      layer 2 area = 208000
[12/07 23:06:50   3828s] (I)      layer 3 area = 208000
[12/07 23:06:50   3828s] (I)      layer 4 area = 208000
[12/07 23:06:50   3828s] (I)      layer 5 area = 208000
[12/07 23:06:50   3828s] (I)      layer 6 area = 208000
[12/07 23:06:50   3828s] (I)      layer 7 area = 2259999
[12/07 23:06:50   3828s] (I)      layer 8 area = 2259999
[12/07 23:06:50   3828s] (I)      layer 9 area = 0
[12/07 23:06:50   3828s] (I)      GCell unit size   : 3600
[12/07 23:06:50   3828s] (I)      GCell multiplier  : 1
[12/07 23:06:50   3828s] (I)      GCell row height  : 3600
[12/07 23:06:50   3828s] (I)      Actual row height : 3600
[12/07 23:06:50   3828s] (I)      GCell align ref   : 4000 4000
[12/07 23:06:50   3828s] [NR-eGR] Track table information for default rule: 
[12/07 23:06:50   3828s] [NR-eGR] M1 has single uniform track structure
[12/07 23:06:50   3828s] [NR-eGR] M2 has single uniform track structure
[12/07 23:06:50   3828s] [NR-eGR] M3 has single uniform track structure
[12/07 23:06:50   3828s] [NR-eGR] M4 has single uniform track structure
[12/07 23:06:50   3828s] [NR-eGR] M5 has single uniform track structure
[12/07 23:06:50   3828s] [NR-eGR] M6 has single uniform track structure
[12/07 23:06:50   3828s] [NR-eGR] M7 has single uniform track structure
[12/07 23:06:50   3828s] [NR-eGR] M8 has single uniform track structure
[12/07 23:06:50   3828s] [NR-eGR] M9 has single uniform track structure
[12/07 23:06:50   3828s] [NR-eGR] AP has single uniform track structure
[12/07 23:06:50   3828s] (I)      ================= Default via =================
[12/07 23:06:50   3828s] (I)      +---+--------------------+--------------------+
[12/07 23:06:50   3828s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/07 23:06:50   3828s] (I)      +---+--------------------+--------------------+
[12/07 23:06:50   3828s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/07 23:06:50   3828s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/07 23:06:50   3828s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/07 23:06:50   3828s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/07 23:06:50   3828s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/07 23:06:50   3828s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/07 23:06:50   3828s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/07 23:06:50   3828s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/07 23:06:50   3828s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/07 23:06:50   3828s] (I)      +---+--------------------+--------------------+
[12/07 23:06:50   3828s] (I)      1645 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 23:06:50   3828s] [NR-eGR] Read 2100180 PG shapes
[12/07 23:06:50   3828s] [NR-eGR] Read 0 clock shapes
[12/07 23:06:50   3828s] [NR-eGR] Read 0 other shapes
[12/07 23:06:50   3828s] [NR-eGR] #Routing Blockages  : 0
[12/07 23:06:50   3828s] [NR-eGR] #Instance Blockages : 3792
[12/07 23:06:50   3828s] [NR-eGR] #PG Blockages       : 2100180
[12/07 23:06:50   3828s] [NR-eGR] #Halo Blockages     : 0
[12/07 23:06:50   3828s] [NR-eGR] #Boundary Blockages : 0
[12/07 23:06:50   3828s] [NR-eGR] #Clock Blockages    : 0
[12/07 23:06:50   3828s] [NR-eGR] #Other Blockages    : 0
[12/07 23:06:50   3828s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 23:06:51   3828s] [NR-eGR] Num Prerouted Nets = 2028  Num Prerouted Wires = 159635
[12/07 23:06:51   3828s] [NR-eGR] Read 118967 nets ( ignored 2028 )
[12/07 23:06:51   3828s] (I)      early_global_route_priority property id does not exist.
[12/07 23:06:51   3828s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=159635  Num CS=0
[12/07 23:06:51   3828s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 79033
[12/07 23:06:51   3828s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 71137
[12/07 23:06:51   3828s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 9329
[12/07 23:06:51   3828s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 39
[12/07 23:06:51   3828s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 40
[12/07 23:06:51   3829s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 47
[12/07 23:06:51   3829s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 10
[12/07 23:06:51   3829s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 23:06:51   3829s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 23:06:51   3829s] (I)      Number of ignored nets                =   2028
[12/07 23:06:51   3829s] (I)      Number of connected nets              =      0
[12/07 23:06:51   3829s] (I)      Number of fixed nets                  =   2028.  Ignored: Yes
[12/07 23:06:51   3829s] (I)      Number of clock nets                  =   2125.  Ignored: No
[12/07 23:06:51   3829s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 23:06:51   3829s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 23:06:51   3829s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 23:06:51   3829s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 23:06:51   3829s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 23:06:51   3829s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 23:06:51   3829s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 23:06:51   3829s] [NR-eGR] There are 97 clock nets ( 97 with NDR ).
[12/07 23:06:51   3829s] (I)      Ndr track 0 does not exist
[12/07 23:06:51   3829s] (I)      Ndr track 0 does not exist
[12/07 23:06:51   3829s] (I)      ---------------------Grid Graph Info--------------------
[12/07 23:06:51   3829s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 23:06:51   3829s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 23:06:51   3829s] (I)      Site width          :   400  (dbu)
[12/07 23:06:51   3829s] (I)      Row height          :  3600  (dbu)
[12/07 23:06:51   3829s] (I)      GCell row height    :  3600  (dbu)
[12/07 23:06:51   3829s] (I)      GCell width         :  3600  (dbu)
[12/07 23:06:51   3829s] (I)      GCell height        :  3600  (dbu)
[12/07 23:06:51   3829s] (I)      Grid                :   834   834    10
[12/07 23:06:51   3829s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 23:06:51   3829s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 23:06:51   3829s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 23:06:51   3829s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 23:06:51   3829s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 23:06:51   3829s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 23:06:51   3829s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 23:06:51   3829s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 23:06:51   3829s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 23:06:51   3829s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 23:06:51   3829s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 23:06:51   3829s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 23:06:51   3829s] (I)      --------------------------------------------------------
[12/07 23:06:51   3829s] 
[12/07 23:06:51   3829s] [NR-eGR] ============ Routing rule table ============
[12/07 23:06:51   3829s] [NR-eGR] Rule id: 0  Nets: 116842
[12/07 23:06:51   3829s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 23:06:51   3829s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 23:06:51   3829s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 23:06:51   3829s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 23:06:51   3829s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 23:06:51   3829s] [NR-eGR] Rule id: 1  Nets: 97
[12/07 23:06:51   3829s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 23:06:51   3829s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 23:06:51   3829s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 23:06:51   3829s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 23:06:51   3829s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 23:06:51   3829s] [NR-eGR] ========================================
[12/07 23:06:51   3829s] [NR-eGR] 
[12/07 23:06:51   3829s] (I)      =============== Blocked Tracks ===============
[12/07 23:06:51   3829s] (I)      +-------+---------+----------+---------------+
[12/07 23:06:51   3829s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 23:06:51   3829s] (I)      +-------+---------+----------+---------------+
[12/07 23:06:51   3829s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 23:06:51   3829s] (I)      |     2 | 6255000 |  1891757 |        30.24% |
[12/07 23:06:51   3829s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 23:06:51   3829s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 23:06:51   3829s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 23:06:51   3829s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 23:06:51   3829s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 23:06:51   3829s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 23:06:51   3829s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 23:06:51   3829s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 23:06:51   3829s] (I)      +-------+---------+----------+---------------+
[12/07 23:06:51   3829s] (I)      Finished Import and model ( CPU: 1.63 sec, Real: 1.63 sec, Curr Mem: 4040.07 MB )
[12/07 23:06:51   3829s] (I)      Reset routing kernel
[12/07 23:06:51   3829s] (I)      Started Global Routing ( Curr Mem: 4040.07 MB )
[12/07 23:06:51   3829s] (I)      totalPins=422712  totalGlobalPin=413857 (97.91%)
[12/07 23:06:51   3829s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 23:06:51   3829s] [NR-eGR] Layer group 1: route 1645 net(s) in layer range [7, 8]
[12/07 23:06:51   3829s] (I)      
[12/07 23:06:51   3829s] (I)      ============  Phase 1a Route ============
[12/07 23:06:51   3829s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 23:06:51   3829s] (I)      Usage: 202246 = (14193 H, 188053 V) = (0.23% H, 12.03% V) = (2.555e+04um H, 3.385e+05um V)
[12/07 23:06:51   3829s] (I)      
[12/07 23:06:51   3829s] (I)      ============  Phase 1b Route ============
[12/07 23:06:51   3829s] (I)      Usage: 202246 = (14193 H, 188053 V) = (0.23% H, 12.03% V) = (2.555e+04um H, 3.385e+05um V)
[12/07 23:06:51   3829s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.640428e+05um
[12/07 23:06:51   3829s] (I)      
[12/07 23:06:51   3829s] (I)      ============  Phase 1c Route ============
[12/07 23:06:51   3829s] (I)      Level2 Grid: 167 x 167
[12/07 23:06:51   3829s] (I)      Usage: 202246 = (14193 H, 188053 V) = (0.23% H, 12.03% V) = (2.555e+04um H, 3.385e+05um V)
[12/07 23:06:51   3829s] (I)      
[12/07 23:06:51   3829s] (I)      ============  Phase 1d Route ============
[12/07 23:06:51   3829s] (I)      Usage: 202246 = (14193 H, 188053 V) = (0.23% H, 12.03% V) = (2.555e+04um H, 3.385e+05um V)
[12/07 23:06:51   3829s] (I)      
[12/07 23:06:51   3829s] (I)      ============  Phase 1e Route ============
[12/07 23:06:51   3829s] (I)      Usage: 202246 = (14193 H, 188053 V) = (0.23% H, 12.03% V) = (2.555e+04um H, 3.385e+05um V)
[12/07 23:06:51   3829s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.640428e+05um
[12/07 23:06:51   3829s] (I)      
[12/07 23:06:51   3829s] (I)      ============  Phase 1l Route ============
[12/07 23:06:51   3829s] (I)      total 2D Cap : 10863987 = (5494433 H, 5369554 V)
[12/07 23:06:51   3829s] [NR-eGR] Layer group 2: route 97 net(s) in layer range [3, 4]
[12/07 23:06:51   3829s] (I)      
[12/07 23:06:51   3829s] (I)      ============  Phase 1a Route ============
[12/07 23:06:52   3829s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 23:06:52   3829s] (I)      Usage: 202892 = (14541 H, 188351 V) = (0.26% H, 3.51% V) = (2.617e+04um H, 3.390e+05um V)
[12/07 23:06:52   3829s] (I)      
[12/07 23:06:52   3829s] (I)      ============  Phase 1b Route ============
[12/07 23:06:52   3829s] (I)      Usage: 202892 = (14541 H, 188351 V) = (0.26% H, 3.51% V) = (2.617e+04um H, 3.390e+05um V)
[12/07 23:06:52   3829s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.652056e+05um
[12/07 23:06:52   3829s] (I)      
[12/07 23:06:52   3829s] (I)      ============  Phase 1c Route ============
[12/07 23:06:52   3829s] (I)      Level2 Grid: 167 x 167
[12/07 23:06:52   3829s] (I)      Usage: 202892 = (14541 H, 188351 V) = (0.26% H, 3.51% V) = (2.617e+04um H, 3.390e+05um V)
[12/07 23:06:52   3829s] (I)      
[12/07 23:06:52   3829s] (I)      ============  Phase 1d Route ============
[12/07 23:06:52   3829s] (I)      Usage: 202892 = (14541 H, 188351 V) = (0.26% H, 3.51% V) = (2.617e+04um H, 3.390e+05um V)
[12/07 23:06:52   3829s] (I)      
[12/07 23:06:52   3829s] (I)      ============  Phase 1e Route ============
[12/07 23:06:52   3829s] (I)      Usage: 202892 = (14541 H, 188351 V) = (0.26% H, 3.51% V) = (2.617e+04um H, 3.390e+05um V)
[12/07 23:06:52   3829s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.652056e+05um
[12/07 23:06:52   3829s] (I)      
[12/07 23:06:52   3829s] (I)      ============  Phase 1l Route ============
[12/07 23:06:52   3829s] (I)      total 2D Cap : 34334358 = (17412463 H, 16921895 V)
[12/07 23:06:52   3829s] [NR-eGR] Layer group 3: route 115197 net(s) in layer range [2, 10]
[12/07 23:06:52   3829s] (I)      
[12/07 23:06:52   3829s] (I)      ============  Phase 1a Route ============
[12/07 23:06:52   3830s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 23:06:52   3830s] (I)      Usage: 2615871 = (1345422 H, 1270449 V) = (7.73% H, 7.51% V) = (2.422e+06um H, 2.287e+06um V)
[12/07 23:06:52   3830s] (I)      
[12/07 23:06:52   3830s] (I)      ============  Phase 1b Route ============
[12/07 23:06:53   3830s] (I)      Usage: 2616979 = (1345994 H, 1270985 V) = (7.73% H, 7.51% V) = (2.423e+06um H, 2.288e+06um V)
[12/07 23:06:53   3830s] (I)      Overflow of layer group 3: 0.11% H + 0.01% V. EstWL: 4.710562e+06um
[12/07 23:06:53   3830s] (I)      Congestion metric : 0.11%H 0.01%V, 0.12%HV
[12/07 23:06:53   3830s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 23:06:53   3830s] (I)      
[12/07 23:06:53   3830s] (I)      ============  Phase 1c Route ============
[12/07 23:06:53   3830s] (I)      Level2 Grid: 167 x 167
[12/07 23:06:53   3830s] (I)      Usage: 2616980 = (1345994 H, 1270986 V) = (7.73% H, 7.51% V) = (2.423e+06um H, 2.288e+06um V)
[12/07 23:06:53   3830s] (I)      
[12/07 23:06:53   3830s] (I)      ============  Phase 1d Route ============
[12/07 23:06:53   3831s] (I)      Usage: 2618021 = (1346209 H, 1271812 V) = (7.73% H, 7.52% V) = (2.423e+06um H, 2.289e+06um V)
[12/07 23:06:53   3831s] (I)      
[12/07 23:06:53   3831s] (I)      ============  Phase 1e Route ============
[12/07 23:06:53   3831s] (I)      Usage: 2618021 = (1346209 H, 1271812 V) = (7.73% H, 7.52% V) = (2.423e+06um H, 2.289e+06um V)
[12/07 23:06:53   3831s] [NR-eGR] Early Global Route overflow of layer group 3: 0.09% H + 0.01% V. EstWL: 4.712438e+06um
[12/07 23:06:53   3831s] (I)      
[12/07 23:06:53   3831s] (I)      ============  Phase 1l Route ============
[12/07 23:06:55   3832s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 23:06:55   3832s] (I)      Layer  2:    5550257    756359       946       68256     6184242    ( 1.09%) 
[12/07 23:06:55   3832s] (I)      Layer  3:    5717469    940017      1279           0     6252498    ( 0.00%) 
[12/07 23:06:55   3832s] (I)      Layer  4:    5655432    585267       187           0     6252498    ( 0.00%) 
[12/07 23:06:55   3832s] (I)      Layer  5:    4127728    194845      1836           0     6252498    ( 0.00%) 
[12/07 23:06:55   3832s] (I)      Layer  6:    4332235    207083      1488           0     6252498    ( 0.00%) 
[12/07 23:06:55   3832s] (I)      Layer  7:    6246667    581116       459           0     6252498    ( 0.00%) 
[12/07 23:06:55   3832s] (I)      Layer  8:    1561875    238691        99           0     1563124    ( 0.00%) 
[12/07 23:06:55   3832s] (I)      Layer  9:    1561875     28121         0           0     1563124    ( 0.00%) 
[12/07 23:06:55   3832s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 23:06:55   3832s] (I)      Total:      34945128   3531499      6294      207584    40626035    ( 0.51%) 
[12/07 23:06:55   3833s] (I)      
[12/07 23:06:55   3833s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 23:06:55   3833s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/07 23:06:55   3833s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/07 23:06:55   3833s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[12/07 23:06:55   3833s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 23:06:55   3833s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 23:06:55   3833s] [NR-eGR]      M2 ( 2)       735( 0.11%)        25( 0.00%)         0( 0.00%)   ( 0.11%) 
[12/07 23:06:55   3833s] [NR-eGR]      M3 ( 3)       923( 0.13%)        54( 0.01%)         0( 0.00%)   ( 0.14%) 
[12/07 23:06:55   3833s] [NR-eGR]      M4 ( 4)       157( 0.02%)         4( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/07 23:06:55   3833s] [NR-eGR]      M5 ( 5)      1543( 0.22%)        34( 0.00%)         0( 0.00%)   ( 0.23%) 
[12/07 23:06:55   3833s] [NR-eGR]      M6 ( 6)      1205( 0.17%)        29( 0.00%)         0( 0.00%)   ( 0.18%) 
[12/07 23:06:55   3833s] [NR-eGR]      M7 ( 7)       282( 0.04%)        29( 0.00%)         4( 0.00%)   ( 0.05%) 
[12/07 23:06:55   3833s] [NR-eGR]      M8 ( 8)        66( 0.01%)        11( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/07 23:06:55   3833s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 23:06:55   3833s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 23:06:55   3833s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 23:06:55   3833s] [NR-eGR]        Total      4911( 0.09%)       186( 0.00%)         4( 0.00%)   ( 0.09%) 
[12/07 23:06:55   3833s] [NR-eGR] 
[12/07 23:06:55   3833s] (I)      Finished Global Routing ( CPU: 3.88 sec, Real: 3.89 sec, Curr Mem: 4120.07 MB )
[12/07 23:06:55   3833s] (I)      total 2D Cap : 35020726 = (17696835 H, 17323891 V)
[12/07 23:06:55   3833s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[12/07 23:06:56   3833s] (I)      ============= Track Assignment ============
[12/07 23:06:56   3833s] (I)      Started Track Assignment (1T) ( Curr Mem: 4120.07 MB )
[12/07 23:06:56   3833s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 23:06:56   3833s] (I)      Run Multi-thread track assignment
[12/07 23:06:57   3835s] (I)      Finished Track Assignment (1T) ( CPU: 1.77 sec, Real: 1.78 sec, Curr Mem: 4120.07 MB )
[12/07 23:06:57   3835s] (I)      Started Export ( Curr Mem: 4120.07 MB )
[12/07 23:06:58   3836s] [NR-eGR]             Length (um)     Vias 
[12/07 23:06:58   3836s] [NR-eGR] ---------------------------------
[12/07 23:06:58   3836s] [NR-eGR]  M1  (1H)           178   484934 
[12/07 23:06:58   3836s] [NR-eGR]  M2  (2V)        904141   698131 
[12/07 23:06:58   3836s] [NR-eGR]  M3  (3H)       1291113   192928 
[12/07 23:06:58   3836s] [NR-eGR]  M4  (4V)        797678   109064 
[12/07 23:06:58   3836s] [NR-eGR]  M5  (5H)        268388    65349 
[12/07 23:06:58   3836s] [NR-eGR]  M6  (6V)        321012    62838 
[12/07 23:06:58   3836s] [NR-eGR]  M7  (7H)       1012417     7897 
[12/07 23:06:58   3836s] [NR-eGR]  M8  (8V)        428940      686 
[12/07 23:06:58   3836s] [NR-eGR]  M9  (9H)         50630        0 
[12/07 23:06:58   3836s] [NR-eGR]  AP  (10V)            0        0 
[12/07 23:06:58   3836s] [NR-eGR] ---------------------------------
[12/07 23:06:58   3836s] [NR-eGR]      Total      5074497  1621827 
[12/07 23:06:58   3836s] [NR-eGR] --------------------------------------------------------------------------
[12/07 23:06:58   3836s] [NR-eGR] Total half perimeter of net bounding box: 3955305um
[12/07 23:06:58   3836s] [NR-eGR] Total length: 5074497um, number of vias: 1621827
[12/07 23:06:58   3836s] [NR-eGR] --------------------------------------------------------------------------
[12/07 23:06:58   3836s] [NR-eGR] Total eGR-routed clock nets wire length: 1189um, number of vias: 516
[12/07 23:06:58   3836s] [NR-eGR] --------------------------------------------------------------------------
[12/07 23:06:59   3837s] (I)      Finished Export ( CPU: 1.94 sec, Real: 1.94 sec, Curr Mem: 4105.27 MB )
[12/07 23:06:59   3837s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.76 sec, Real: 9.74 sec, Curr Mem: 3835.27 MB )
[12/07 23:06:59   3837s] (I)      ========================================= Runtime Summary =========================================
[12/07 23:06:59   3837s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/07 23:06:59   3837s] (I)      ---------------------------------------------------------------------------------------------------
[12/07 23:06:59   3837s] (I)       Early Global Route kernel                   100.00%  3452.75 sec  3462.50 sec  9.74 sec  9.76 sec 
[12/07 23:06:59   3837s] (I)       +-Import and model                           16.73%  3452.76 sec  3454.39 sec  1.63 sec  1.63 sec 
[12/07 23:06:59   3837s] (I)       | +-Create place DB                           5.49%  3452.76 sec  3453.29 sec  0.53 sec  0.53 sec 
[12/07 23:06:59   3837s] (I)       | | +-Import place data                       5.49%  3452.76 sec  3453.29 sec  0.53 sec  0.53 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Read instances and placement          1.22%  3452.76 sec  3452.88 sec  0.12 sec  0.12 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Read nets                             4.26%  3452.88 sec  3453.29 sec  0.41 sec  0.41 sec 
[12/07 23:06:59   3837s] (I)       | +-Create route DB                          10.39%  3453.29 sec  3454.30 sec  1.01 sec  1.01 sec 
[12/07 23:06:59   3837s] (I)       | | +-Import route data (1T)                 10.38%  3453.29 sec  3454.30 sec  1.01 sec  1.01 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.34%  3453.35 sec  3453.58 sec  0.23 sec  0.23 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Read routing blockages              0.00%  3453.35 sec  3453.35 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Read instance blockages             0.21%  3453.35 sec  3453.37 sec  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Read PG blockages                   2.09%  3453.37 sec  3453.57 sec  0.20 sec  0.20 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Read clock blockages                0.00%  3453.57 sec  3453.57 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Read other blockages                0.00%  3453.57 sec  3453.57 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Read halo blockages                 0.04%  3453.57 sec  3453.58 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Read boundary cut boxes             0.00%  3453.58 sec  3453.58 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Read blackboxes                       0.00%  3453.58 sec  3453.58 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Read prerouted                        1.33%  3453.58 sec  3453.71 sec  0.13 sec  0.13 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Read unlegalized nets                 0.24%  3453.71 sec  3453.73 sec  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Read nets                             0.38%  3453.73 sec  3453.77 sec  0.04 sec  0.04 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Set up via pillars                    0.01%  3453.78 sec  3453.78 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Initialize 3D grid graph              0.18%  3453.79 sec  3453.81 sec  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Model blockage capacity               5.00%  3453.81 sec  3454.29 sec  0.49 sec  0.49 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Initialize 3D capacity              4.76%  3453.81 sec  3454.27 sec  0.46 sec  0.46 sec 
[12/07 23:06:59   3837s] (I)       | +-Read aux data                             0.00%  3454.30 sec  3454.30 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | +-Others data preparation                   0.12%  3454.30 sec  3454.31 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | +-Create route kernel                       0.54%  3454.31 sec  3454.37 sec  0.05 sec  0.05 sec 
[12/07 23:06:59   3837s] (I)       +-Global Routing                             39.92%  3454.39 sec  3458.28 sec  3.89 sec  3.88 sec 
[12/07 23:06:59   3837s] (I)       | +-Initialization                            0.61%  3454.39 sec  3454.45 sec  0.06 sec  0.06 sec 
[12/07 23:06:59   3837s] (I)       | +-Net group 1                               1.58%  3454.45 sec  3454.60 sec  0.15 sec  0.15 sec 
[12/07 23:06:59   3837s] (I)       | | +-Generate topology                       0.00%  3454.45 sec  3454.45 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1a                                0.30%  3454.48 sec  3454.51 sec  0.03 sec  0.03 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Pattern routing (1T)                  0.16%  3454.48 sec  3454.50 sec  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  3454.50 sec  3454.51 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1b                                0.13%  3454.51 sec  3454.52 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Monotonic routing (1T)                0.11%  3454.51 sec  3454.52 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1c                                0.20%  3454.52 sec  3454.54 sec  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Two level Routing                     0.20%  3454.52 sec  3454.54 sec  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Two Level Routing (Regular)         0.11%  3454.53 sec  3454.54 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  3454.54 sec  3454.54 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1d                                0.09%  3454.54 sec  3454.55 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Detoured routing (1T)                 0.09%  3454.54 sec  3454.55 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1e                                0.02%  3454.55 sec  3454.55 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Route legalization                    0.00%  3454.55 sec  3454.55 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1l                                0.51%  3454.55 sec  3454.60 sec  0.05 sec  0.05 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Layer assignment (1T)                 0.51%  3454.55 sec  3454.60 sec  0.05 sec  0.05 sec 
[12/07 23:06:59   3837s] (I)       | +-Net group 2                               0.73%  3454.60 sec  3454.67 sec  0.07 sec  0.07 sec 
[12/07 23:06:59   3837s] (I)       | | +-Generate topology                       0.00%  3454.60 sec  3454.60 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1a                                0.13%  3454.63 sec  3454.64 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Pattern routing (1T)                  0.04%  3454.63 sec  3454.64 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  3454.64 sec  3454.64 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1b                                0.06%  3454.64 sec  3454.65 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Monotonic routing (1T)                0.04%  3454.64 sec  3454.65 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1c                                0.11%  3454.65 sec  3454.66 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Two level Routing                     0.11%  3454.65 sec  3454.66 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Two Level Routing (Regular)         0.03%  3454.65 sec  3454.66 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  3454.66 sec  3454.66 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1d                                0.04%  3454.66 sec  3454.66 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Detoured routing (1T)                 0.04%  3454.66 sec  3454.66 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1e                                0.02%  3454.66 sec  3454.67 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Route legalization                    0.00%  3454.66 sec  3454.66 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1l                                0.09%  3454.67 sec  3454.67 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Layer assignment (1T)                 0.09%  3454.67 sec  3454.67 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | +-Net group 3                              35.40%  3454.67 sec  3458.12 sec  3.45 sec  3.44 sec 
[12/07 23:06:59   3837s] (I)       | | +-Generate topology                       1.50%  3454.68 sec  3454.82 sec  0.15 sec  0.15 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1a                                7.51%  3454.90 sec  3455.63 sec  0.73 sec  0.73 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Pattern routing (1T)                  5.88%  3454.90 sec  3455.47 sec  0.57 sec  0.57 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.99%  3455.48 sec  3455.57 sec  0.10 sec  0.10 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Add via demand to 2D                  0.61%  3455.57 sec  3455.63 sec  0.06 sec  0.06 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1b                                2.57%  3455.63 sec  3455.88 sec  0.25 sec  0.25 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Monotonic routing (1T)                2.54%  3455.63 sec  3455.88 sec  0.25 sec  0.25 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1c                                0.75%  3455.88 sec  3455.96 sec  0.07 sec  0.07 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Two level Routing                     0.75%  3455.88 sec  3455.96 sec  0.07 sec  0.07 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Two Level Routing (Regular)         0.60%  3455.89 sec  3455.95 sec  0.06 sec  0.06 sec 
[12/07 23:06:59   3837s] (I)       | | | | +-Two Level Routing (Strong)          0.10%  3455.95 sec  3455.96 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1d                                3.95%  3455.96 sec  3456.34 sec  0.39 sec  0.38 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Detoured routing (1T)                 3.95%  3455.96 sec  3456.34 sec  0.39 sec  0.38 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1e                                0.02%  3456.34 sec  3456.34 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Route legalization                    0.00%  3456.34 sec  3456.34 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       | | +-Phase 1l                               18.26%  3456.34 sec  3458.12 sec  1.78 sec  1.78 sec 
[12/07 23:06:59   3837s] (I)       | | | +-Layer assignment (1T)                17.73%  3456.40 sec  3458.12 sec  1.73 sec  1.72 sec 
[12/07 23:06:59   3837s] (I)       | +-Clean cong LA                             0.00%  3458.12 sec  3458.12 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       +-Export 3D cong map                          2.18%  3458.28 sec  3458.49 sec  0.21 sec  0.24 sec 
[12/07 23:06:59   3837s] (I)       | +-Export 2D cong map                        0.17%  3458.47 sec  3458.49 sec  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)       +-Extract Global 3D Wires                     0.55%  3458.68 sec  3458.73 sec  0.05 sec  0.05 sec 
[12/07 23:06:59   3837s] (I)       +-Track Assignment (1T)                      18.22%  3458.73 sec  3460.51 sec  1.78 sec  1.77 sec 
[12/07 23:06:59   3837s] (I)       | +-Initialization                            0.07%  3458.73 sec  3458.74 sec  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)       | +-Track Assignment Kernel                  17.85%  3458.74 sec  3460.48 sec  1.74 sec  1.74 sec 
[12/07 23:06:59   3837s] (I)       | +-Free Memory                               0.00%  3460.51 sec  3460.51 sec  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)       +-Export                                     19.94%  3460.51 sec  3462.45 sec  1.94 sec  1.94 sec 
[12/07 23:06:59   3837s] (I)       | +-Export DB wires                           6.24%  3460.51 sec  3461.12 sec  0.61 sec  0.61 sec 
[12/07 23:06:59   3837s] (I)       | | +-Export all nets                         4.46%  3460.54 sec  3460.97 sec  0.43 sec  0.43 sec 
[12/07 23:06:59   3837s] (I)       | | +-Set wire vias                           1.49%  3460.97 sec  3461.12 sec  0.14 sec  0.14 sec 
[12/07 23:06:59   3837s] (I)       | +-Report wirelength                         2.94%  3461.12 sec  3461.40 sec  0.29 sec  0.29 sec 
[12/07 23:06:59   3837s] (I)       | +-Update net boxes                          2.94%  3461.40 sec  3461.69 sec  0.29 sec  0.29 sec 
[12/07 23:06:59   3837s] (I)       | +-Update timing                             7.81%  3461.69 sec  3462.45 sec  0.76 sec  0.76 sec 
[12/07 23:06:59   3837s] (I)       +-Postprocess design                          0.17%  3462.45 sec  3462.47 sec  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)      ======================= Summary by functions ========================
[12/07 23:06:59   3837s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 23:06:59   3837s] (I)      ---------------------------------------------------------------------
[12/07 23:06:59   3837s] (I)        0  Early Global Route kernel           100.00%  9.74 sec  9.76 sec 
[12/07 23:06:59   3837s] (I)        1  Global Routing                       39.92%  3.89 sec  3.88 sec 
[12/07 23:06:59   3837s] (I)        1  Export                               19.94%  1.94 sec  1.94 sec 
[12/07 23:06:59   3837s] (I)        1  Track Assignment (1T)                18.22%  1.78 sec  1.77 sec 
[12/07 23:06:59   3837s] (I)        1  Import and model                     16.73%  1.63 sec  1.63 sec 
[12/07 23:06:59   3837s] (I)        1  Export 3D cong map                    2.18%  0.21 sec  0.24 sec 
[12/07 23:06:59   3837s] (I)        1  Extract Global 3D Wires               0.55%  0.05 sec  0.05 sec 
[12/07 23:06:59   3837s] (I)        1  Postprocess design                    0.17%  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)        2  Net group 3                          35.40%  3.45 sec  3.44 sec 
[12/07 23:06:59   3837s] (I)        2  Track Assignment Kernel              17.85%  1.74 sec  1.74 sec 
[12/07 23:06:59   3837s] (I)        2  Create route DB                      10.39%  1.01 sec  1.01 sec 
[12/07 23:06:59   3837s] (I)        2  Update timing                         7.81%  0.76 sec  0.76 sec 
[12/07 23:06:59   3837s] (I)        2  Export DB wires                       6.24%  0.61 sec  0.61 sec 
[12/07 23:06:59   3837s] (I)        2  Create place DB                       5.49%  0.53 sec  0.53 sec 
[12/07 23:06:59   3837s] (I)        2  Report wirelength                     2.94%  0.29 sec  0.29 sec 
[12/07 23:06:59   3837s] (I)        2  Update net boxes                      2.94%  0.29 sec  0.29 sec 
[12/07 23:06:59   3837s] (I)        2  Net group 1                           1.58%  0.15 sec  0.15 sec 
[12/07 23:06:59   3837s] (I)        2  Net group 2                           0.73%  0.07 sec  0.07 sec 
[12/07 23:06:59   3837s] (I)        2  Initialization                        0.68%  0.07 sec  0.07 sec 
[12/07 23:06:59   3837s] (I)        2  Create route kernel                   0.54%  0.05 sec  0.05 sec 
[12/07 23:06:59   3837s] (I)        2  Export 2D cong map                    0.17%  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)        2  Others data preparation               0.12%  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)        3  Phase 1l                             18.86%  1.84 sec  1.83 sec 
[12/07 23:06:59   3837s] (I)        3  Import route data (1T)               10.38%  1.01 sec  1.01 sec 
[12/07 23:06:59   3837s] (I)        3  Phase 1a                              7.94%  0.77 sec  0.77 sec 
[12/07 23:06:59   3837s] (I)        3  Import place data                     5.49%  0.53 sec  0.53 sec 
[12/07 23:06:59   3837s] (I)        3  Export all nets                       4.46%  0.43 sec  0.43 sec 
[12/07 23:06:59   3837s] (I)        3  Phase 1d                              4.08%  0.40 sec  0.40 sec 
[12/07 23:06:59   3837s] (I)        3  Phase 1b                              2.76%  0.27 sec  0.27 sec 
[12/07 23:06:59   3837s] (I)        3  Generate topology                     1.50%  0.15 sec  0.15 sec 
[12/07 23:06:59   3837s] (I)        3  Set wire vias                         1.49%  0.14 sec  0.14 sec 
[12/07 23:06:59   3837s] (I)        3  Phase 1c                              1.06%  0.10 sec  0.10 sec 
[12/07 23:06:59   3837s] (I)        3  Phase 1e                              0.06%  0.01 sec  0.01 sec 
[12/07 23:06:59   3837s] (I)        4  Layer assignment (1T)                18.33%  1.79 sec  1.78 sec 
[12/07 23:06:59   3837s] (I)        4  Pattern routing (1T)                  6.08%  0.59 sec  0.59 sec 
[12/07 23:06:59   3837s] (I)        4  Model blockage capacity               5.00%  0.49 sec  0.49 sec 
[12/07 23:06:59   3837s] (I)        4  Read nets                             4.64%  0.45 sec  0.45 sec 
[12/07 23:06:59   3837s] (I)        4  Detoured routing (1T)                 4.08%  0.40 sec  0.40 sec 
[12/07 23:06:59   3837s] (I)        4  Monotonic routing (1T)                2.68%  0.26 sec  0.26 sec 
[12/07 23:06:59   3837s] (I)        4  Read blockages ( Layer 2-10 )         2.34%  0.23 sec  0.23 sec 
[12/07 23:06:59   3837s] (I)        4  Read prerouted                        1.33%  0.13 sec  0.13 sec 
[12/07 23:06:59   3837s] (I)        4  Read instances and placement          1.22%  0.12 sec  0.12 sec 
[12/07 23:06:59   3837s] (I)        4  Pattern Routing Avoiding Blockages    1.21%  0.12 sec  0.12 sec 
[12/07 23:06:59   3837s] (I)        4  Two level Routing                     1.06%  0.10 sec  0.10 sec 
[12/07 23:06:59   3837s] (I)        4  Add via demand to 2D                  0.61%  0.06 sec  0.06 sec 
[12/07 23:06:59   3837s] (I)        4  Read unlegalized nets                 0.24%  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)        4  Initialize 3D grid graph              0.18%  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)        5  Initialize 3D capacity                4.76%  0.46 sec  0.46 sec 
[12/07 23:06:59   3837s] (I)        5  Read PG blockages                     2.09%  0.20 sec  0.20 sec 
[12/07 23:06:59   3837s] (I)        5  Two Level Routing (Regular)           0.74%  0.07 sec  0.07 sec 
[12/07 23:06:59   3837s] (I)        5  Read instance blockages               0.21%  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)        5  Two Level Routing (Strong)            0.17%  0.02 sec  0.02 sec 
[12/07 23:06:59   3837s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 23:06:59   3837s] Extraction called for design 'torus_credit_D_W32' of instances=117670 and nets=120367 using extraction engine 'preRoute' .
[12/07 23:06:59   3837s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 23:06:59   3837s] Type 'man IMPEXT-3530' for more detail.
[12/07 23:06:59   3837s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/07 23:06:59   3837s] RC Extraction called in multi-corner(1) mode.
[12/07 23:06:59   3837s] RCMode: PreRoute
[12/07 23:06:59   3837s]       RC Corner Indexes            0   
[12/07 23:06:59   3837s] Capacitance Scaling Factor   : 1.00000 
[12/07 23:06:59   3837s] Resistance Scaling Factor    : 1.00000 
[12/07 23:06:59   3837s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 23:06:59   3837s] Clock Res. Scaling Factor    : 1.00000 
[12/07 23:06:59   3837s] Shrink Factor                : 1.00000
[12/07 23:06:59   3837s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 23:06:59   3837s] Using capacitance table file ...
[12/07 23:06:59   3837s] 
[12/07 23:06:59   3837s] Trim Metal Layers:
[12/07 23:07:00   3837s] LayerId::1 widthSet size::4
[12/07 23:07:00   3837s] LayerId::2 widthSet size::4
[12/07 23:07:00   3837s] LayerId::3 widthSet size::4
[12/07 23:07:00   3837s] LayerId::4 widthSet size::4
[12/07 23:07:00   3837s] LayerId::5 widthSet size::4
[12/07 23:07:00   3837s] LayerId::6 widthSet size::4
[12/07 23:07:00   3837s] LayerId::7 widthSet size::4
[12/07 23:07:00   3837s] LayerId::8 widthSet size::4
[12/07 23:07:00   3837s] LayerId::9 widthSet size::4
[12/07 23:07:00   3837s] LayerId::10 widthSet size::2
[12/07 23:07:00   3837s] Updating RC grid for preRoute extraction ...
[12/07 23:07:00   3837s] eee: pegSigSF::1.070000
[12/07 23:07:00   3837s] Initializing multi-corner capacitance tables ... 
[12/07 23:07:00   3837s] Initializing multi-corner resistance tables ...
[12/07 23:07:00   3837s] eee: l::1 avDens::0.110549 usedTrk::70014.785573 availTrk::633337.283710 sigTrk::70014.785573
[12/07 23:07:00   3837s] eee: l::2 avDens::0.148883 usedTrk::50633.649189 availTrk::340091.019471 sigTrk::50633.649189
[12/07 23:07:00   3837s] eee: l::3 avDens::0.178264 usedTrk::72084.488648 availTrk::404370.000000 sigTrk::72084.488648
[12/07 23:07:00   3837s] eee: l::4 avDens::0.141022 usedTrk::44612.416678 availTrk::316350.000000 sigTrk::44612.416678
[12/07 23:07:00   3837s] eee: l::5 avDens::0.025327 usedTrk::16083.777811 availTrk::635040.000000 sigTrk::16083.777811
[12/07 23:07:00   3837s] eee: l::6 avDens::0.030132 usedTrk::19135.070852 availTrk::635040.000000 sigTrk::19135.070852
[12/07 23:07:00   3837s] eee: l::7 avDens::0.137798 usedTrk::56329.172224 availTrk::408780.000000 sigTrk::56329.172224
[12/07 23:07:00   3837s] eee: l::8 avDens::0.231279 usedTrk::23984.230844 availTrk::103702.500000 sigTrk::23984.230844
[12/07 23:07:00   3837s] eee: l::9 avDens::0.124904 usedTrk::2813.161110 availTrk::22522.500000 sigTrk::2813.161110
[12/07 23:07:00   3837s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 23:07:00   3838s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 23:07:00   3838s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315106 uaWl=0.924249 uaWlH=0.505377 aWlH=0.075739 lMod=0 pMax=0.884000 pMod=79 wcR=0.693800 newSi=0.003000 wHLS=1.898249 siPrev=0 viaL=0.000000 crit=0.109166 shortMod=0.545830 fMod=0.027292 
[12/07 23:07:01   3838s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3731.270M)
[12/07 23:07:06   3843s] Compute RC Scale Done ...
[12/07 23:07:06   3843s] OPERPROF: Starting HotSpotCal at level 1, MEM:3750.3M, EPOCH TIME: 1733630826.249416
[12/07 23:07:06   3843s] [hotspot] +------------+---------------+---------------+
[12/07 23:07:06   3843s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 23:07:06   3843s] [hotspot] +------------+---------------+---------------+
[12/07 23:07:06   3843s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 23:07:06   3843s] [hotspot] +------------+---------------+---------------+
[12/07 23:07:06   3843s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 23:07:06   3843s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 23:07:06   3843s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.043, REAL:0.043, MEM:3766.3M, EPOCH TIME: 1733630826.292811
[12/07 23:07:06   3843s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/07 23:07:06   3843s] Begin: GigaOpt Route Type Constraints Refinement
[12/07 23:07:06   3843s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:04:03.7/1:04:15.0 (1.0), mem = 3766.3M
[12/07 23:07:06   3843s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.10
[12/07 23:07:06   3843s] ### Creating RouteCongInterface, started
[12/07 23:07:06   3844s] 
[12/07 23:07:06   3844s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 23:07:06   3844s] 
[12/07 23:07:06   3844s] #optDebug: {0, 1.000}
[12/07 23:07:06   3844s] ### Creating RouteCongInterface, finished
[12/07 23:07:06   3844s] Updated routing constraints on 0 nets.
[12/07 23:07:06   3844s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.10
[12/07 23:07:07   3844s] Bottom Preferred Layer:
[12/07 23:07:07   3844s] +-----------+------------+------------+----------+
[12/07 23:07:07   3844s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 23:07:07   3844s] +-----------+------------+------------+----------+
[12/07 23:07:07   3844s] | M3 (z=3)  |          0 |       2125 | default  |
[12/07 23:07:07   3844s] | M8 (z=8)  |       1645 |          0 | default  |
[12/07 23:07:07   3844s] +-----------+------------+------------+----------+
[12/07 23:07:07   3844s] Via Pillar Rule:
[12/07 23:07:07   3844s]     None
[12/07 23:07:07   3844s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 1:04:04.5/1:04:15.7 (1.0), mem = 3766.3M
[12/07 23:07:07   3844s] 
[12/07 23:07:07   3844s] =============================================================================================
[12/07 23:07:07   3844s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.17-s075_1
[12/07 23:07:07   3844s] =============================================================================================
[12/07 23:07:07   3844s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 23:07:07   3844s] ---------------------------------------------------------------------------------------------
[12/07 23:07:07   3844s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (  80.8 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 23:07:07   3844s] [ MISC                   ]          0:00:00.1  (  19.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 23:07:07   3844s] ---------------------------------------------------------------------------------------------
[12/07 23:07:07   3844s]  CongRefineRouteType #2 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 23:07:07   3844s] ---------------------------------------------------------------------------------------------
[12/07 23:07:07   3844s] 
[12/07 23:07:07   3844s] End: GigaOpt Route Type Constraints Refinement
[12/07 23:07:07   3844s] skip EGR on cluster skew clock nets.
[12/07 23:07:07   3844s] OPTC: user 20.0
[12/07 23:07:07   3844s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 23:07:07   3844s] #################################################################################
[12/07 23:07:07   3844s] # Design Stage: PreRoute
[12/07 23:07:07   3844s] # Design Name: torus_credit_D_W32
[12/07 23:07:07   3844s] # Design Mode: 90nm
[12/07 23:07:07   3844s] # Analysis Mode: MMMC Non-OCV 
[12/07 23:07:07   3844s] # Parasitics Mode: No SPEF/RCDB 
[12/07 23:07:07   3844s] # Signoff Settings: SI Off 
[12/07 23:07:07   3844s] #################################################################################
[12/07 23:07:13   3850s] Calculate delays in Single mode...
[12/07 23:07:13   3851s] Topological Sorting (REAL = 0:00:00.0, MEM = 3773.9M, InitMEM = 3773.9M)
[12/07 23:07:13   3851s] Start delay calculation (fullDC) (1 T). (MEM=3773.89)
[12/07 23:07:14   3851s] End AAE Lib Interpolated Model. (MEM=3790.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 23:07:32   3870s] Total number of fetched objects 119581
[12/07 23:07:33   3871s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/07 23:07:33   3871s] End delay calculation. (MEM=3872.46 CPU=0:00:16.6 REAL=0:00:16.0)
[12/07 23:07:33   3871s] End delay calculation (fullDC). (MEM=3872.46 CPU=0:00:20.4 REAL=0:00:20.0)
[12/07 23:07:33   3871s] *** CDM Built up (cpu=0:00:26.9  real=0:00:26.0  mem= 3872.5M) ***
[12/07 23:07:37   3874s] Begin: GigaOpt postEco DRV Optimization
[12/07 23:07:37   3874s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/07 23:07:37   3874s] *** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 1:04:34.9/1:04:46.0 (1.0), mem = 3872.5M
[12/07 23:07:37   3875s] Info: 2028 nets with fixed/cover wires excluded.
[12/07 23:07:37   3875s] Info: 2125 clock nets excluded from IPO operation.
[12/07 23:07:37   3875s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3579361.11
[12/07 23:07:37   3875s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 23:07:37   3875s] ### Creating PhyDesignMc. totSessionCpu=1:04:35 mem=3872.5M
[12/07 23:07:37   3875s] OPERPROF: Starting DPlace-Init at level 1, MEM:3872.5M, EPOCH TIME: 1733630857.633228
[12/07 23:07:37   3875s] Processing tracks to init pin-track alignment.
[12/07 23:07:37   3875s] z: 2, totalTracks: 1
[12/07 23:07:37   3875s] z: 4, totalTracks: 1
[12/07 23:07:37   3875s] z: 6, totalTracks: 1
[12/07 23:07:37   3875s] z: 8, totalTracks: 1
[12/07 23:07:37   3875s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 23:07:37   3875s] All LLGs are deleted
[12/07 23:07:37   3875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:07:37   3875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:07:37   3875s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3872.5M, EPOCH TIME: 1733630857.704627
[12/07 23:07:37   3875s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3872.5M, EPOCH TIME: 1733630857.705067
[12/07 23:07:37   3875s] # Building torus_credit_D_W32 llgBox search-tree.
[12/07 23:07:37   3875s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 23:07:37   3875s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3872.5M, EPOCH TIME: 1733630857.733865
[12/07 23:07:37   3875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:07:37   3875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:07:37   3875s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3872.5M, EPOCH TIME: 1733630857.737375
[12/07 23:07:37   3875s] Max number of tech site patterns supported in site array is 256.
[12/07 23:07:37   3875s] Core basic site is core
[12/07 23:07:37   3875s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 23:07:37   3875s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3872.5M, EPOCH TIME: 1733630857.759965
[12/07 23:07:37   3875s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 23:07:37   3875s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 23:07:37   3875s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.176, REAL:0.177, MEM:3872.5M, EPOCH TIME: 1733630857.936565
[12/07 23:07:37   3875s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 23:07:37   3875s] SiteArray: use 31,911,936 bytes
[12/07 23:07:37   3875s] SiteArray: current memory after site array memory allocation 3902.9M
[12/07 23:07:37   3875s] SiteArray: FP blocked sites are writable
[12/07 23:07:38   3875s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 23:07:38   3875s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3902.9M, EPOCH TIME: 1733630858.011930
[12/07 23:07:39   3877s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.586, REAL:1.588, MEM:3902.9M, EPOCH TIME: 1733630859.599605
[12/07 23:07:39   3877s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 23:07:39   3877s] Atter site array init, number of instance map data is 0.
[12/07 23:07:39   3877s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.918, REAL:1.920, MEM:3902.9M, EPOCH TIME: 1733630859.657738
[12/07 23:07:39   3877s] 
[12/07 23:07:39   3877s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:07:39   3877s] 
[12/07 23:07:39   3877s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 23:07:39   3877s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.986, REAL:1.988, MEM:3902.9M, EPOCH TIME: 1733630859.722254
[12/07 23:07:39   3877s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3902.9M, EPOCH TIME: 1733630859.722344
[12/07 23:07:39   3877s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3918.9M, EPOCH TIME: 1733630859.723039
[12/07 23:07:39   3877s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=3918.9MB).
[12/07 23:07:39   3877s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.119, REAL:2.122, MEM:3918.9M, EPOCH TIME: 1733630859.755076
[12/07 23:07:40   3878s] TotalInstCnt at PhyDesignMc Initialization: 117670
[12/07 23:07:40   3878s] ### Creating PhyDesignMc, finished. totSessionCpu=1:04:38 mem=3918.9M
[12/07 23:07:40   3878s] ### Creating RouteCongInterface, started
[12/07 23:07:41   3878s] 
[12/07 23:07:41   3878s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 23:07:41   3878s] 
[12/07 23:07:41   3878s] #optDebug: {0, 1.000}
[12/07 23:07:41   3878s] ### Creating RouteCongInterface, finished
[12/07 23:07:41   3878s] {MG  {8 0 1.8 0.133366}  {9 0 17 1.25} }
[12/07 23:07:41   3878s] ### Creating LA Mngr. totSessionCpu=1:04:39 mem=3918.9M
[12/07 23:07:41   3878s] ### Creating LA Mngr, finished. totSessionCpu=1:04:39 mem=3918.9M
[12/07 23:07:43   3881s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 23:07:43   3881s] [GPS-DRV] maxDensity (design): 0.95
[12/07 23:07:43   3881s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 23:07:43   3881s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/07 23:07:43   3881s] [GPS-DRV] All active and enabled setup views
[12/07 23:07:43   3881s] [GPS-DRV]     view_functional_wcl_slow
[12/07 23:07:43   3881s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 23:07:43   3881s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 23:07:43   3881s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 23:07:43   3881s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 23:07:43   3881s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 23:07:43   3881s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3938.0M, EPOCH TIME: 1733630863.906344
[12/07 23:07:43   3881s] Found 0 hard placement blockage before merging.
[12/07 23:07:43   3881s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3938.0M, EPOCH TIME: 1733630863.908999
[12/07 23:07:47   3885s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 23:07:47   3885s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 23:07:47   3885s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 23:07:47   3885s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 23:07:47   3885s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 23:07:48   3885s] Info: violation cost 50472.769531 (cap = 34.389980, tran = 50433.375000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 23:07:48   3886s] |  2114|  4612|   -63.16|   135|   135|    -0.19|     0|     0|     0|     0|    -2.25|  -250.01|       0|       0|       0| 35.49%|          |         |
[12/07 23:07:59   3897s] Info: violation cost 22418.251953 (cap = 4.374603, tran = 22408.876953, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 23:07:59   3897s] |  1721|  3173|    -5.66|     2|     2|    -0.19|     0|     0|     0|     0|     0.58|     0.00|    1203|     214|     128| 35.58%| 0:00:11.0|  4011.3M|
[12/07 23:08:07   3905s] Info: violation cost 22368.833984 (cap = 4.374603, tran = 22359.458984, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 23:08:07   3905s] |  1707|  3145|    -5.66|     2|     2|    -0.19|     0|     0|     0|     0|     0.58|     0.00|      54|       0|       0| 35.58%| 0:00:08.0|  4011.3M|
[12/07 23:08:15   3912s] Info: violation cost 22367.771484 (cap = 4.374603, tran = 22358.396484, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/07 23:08:15   3913s] |  1707|  3145|    -5.66|     2|     2|    -0.19|     0|     0|     0|     0|     0.58|     0.00|       1|       0|       0| 35.58%| 0:00:08.0|  4011.3M|
[12/07 23:08:15   3913s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 23:08:15   3913s] 
[12/07 23:08:15   3913s] ###############################################################################
[12/07 23:08:15   3913s] #
[12/07 23:08:15   3913s] #  Large fanout net report:  
[12/07 23:08:15   3913s] #     - there are 14 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/07 23:08:15   3913s] #     - current density: 35.58
[12/07 23:08:15   3913s] #
[12/07 23:08:15   3913s] #  List of high fanout nets:
[12/07 23:08:15   3913s] #        Net(1):  rst: (fanouts = 496)
[12/07 23:08:15   3913s] #        Net(2):  ys[0].xs[1].torus_switch_xy/FE_DBTN1_rst: (fanouts = 100)
[12/07 23:08:15   3913s] #        Net(3):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6967_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__14: (fanouts = 96)
[12/07 23:08:15   3913s] #        Net(4):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4772_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__16: (fanouts = 96)
[12/07 23:08:15   3913s] #        Net(5):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6893_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__12: (fanouts = 95)
[12/07 23:08:15   3913s] #        Net(6):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN6055_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__28: (fanouts = 94)
[12/07 23:08:15   3913s] #        Net(7):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5447_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__25: (fanouts = 94)
[12/07 23:08:15   3913s] #        Net(8):  ys[2].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6483_yss_2__xss_1__noc_if_inst_conn_packet_payload__data__28: (fanouts = 92)
[12/07 23:08:15   3913s] #        Net(9):  ys[0].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6509_yss_0__xss_1__noc_if_inst_conn_packet_payload__data__12: (fanouts = 86)
[12/07 23:08:15   3913s] #        Net(10):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5479_yss_3__xss_3__noc_if_inst_conn_packet_routeinfo__addr__3: (fanouts = 86)
[12/07 23:08:15   3913s] #        Net(11):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4783_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__15: (fanouts = 85)
[12/07 23:08:15   3913s] #        Net(12):  ys[2].xs[3].torus_switch_xy/west_conn_rx/FE_OFN6973_yss_2__xss_2__noc_if_inst_conn_packet_payload__data__9: (fanouts = 79)
[12/07 23:08:15   3913s] #        Net(13):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5461_yss_0__xss_3__noc_if_inst_conn_packet_routeinfo__addr__1: (fanouts = 79)
[12/07 23:08:15   3913s] #        Net(14):  ys[3].xs[1].torus_switch_xy/FE_DBTN13_rst: (fanouts = 79)
[12/07 23:08:15   3913s] #
[12/07 23:08:15   3913s] ###############################################################################
[12/07 23:08:15   3913s] Bottom Preferred Layer:
[12/07 23:08:15   3913s] +-----------+------------+------------+----------+
[12/07 23:08:15   3913s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 23:08:15   3913s] +-----------+------------+------------+----------+
[12/07 23:08:15   3913s] | M3 (z=3)  |          0 |       2125 | default  |
[12/07 23:08:15   3913s] | M8 (z=8)  |       1683 |          0 | default  |
[12/07 23:08:15   3913s] +-----------+------------+------------+----------+
[12/07 23:08:15   3913s] Via Pillar Rule:
[12/07 23:08:15   3913s]     None
[12/07 23:08:15   3913s] 
[12/07 23:08:15   3913s] 
[12/07 23:08:15   3913s] =======================================================================
[12/07 23:08:15   3913s]                 Reasons for remaining drv violations
[12/07 23:08:15   3913s] =======================================================================
[12/07 23:08:15   3913s] *info: Total 1718 net(s) have violations which can't be fixed by DRV optimization.
[12/07 23:08:15   3913s] 
[12/07 23:08:15   3913s] MultiBuffering failure reasons
[12/07 23:08:15   3913s] ------------------------------------------------
[12/07 23:08:15   3913s] *info:  1630 net(s): Could not be fixed because the gain is not enough.
[12/07 23:08:15   3913s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/07 23:08:15   3913s] *info:    86 net(s): Could not be fixed because buffering engine can't find a solution.
[12/07 23:08:15   3913s] 
[12/07 23:08:15   3913s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/07 23:08:15   3913s] 
[12/07 23:08:15   3913s] 
[12/07 23:08:15   3913s] *** Finish DRV Fixing (cpu=0:00:31.7 real=0:00:32.0 mem=4011.3M) ***
[12/07 23:08:15   3913s] 
[12/07 23:08:15   3913s] Deleting 0 temporary hard placement blockage(s).
[12/07 23:08:15   3913s] Total-nets :: 120440, Stn-nets :: 1112, ratio :: 0.923281 %, Total-len 5.07469e+06, Stn-len 149299
[12/07 23:08:15   3913s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3992.3M, EPOCH TIME: 1733630895.858792
[12/07 23:08:15   3913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121008).
[12/07 23:08:15   3913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:08:16   3913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:08:16   3913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:08:16   3913s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.369, REAL:0.370, MEM:3893.3M, EPOCH TIME: 1733630896.229011
[12/07 23:08:16   3913s] TotalInstCnt at PhyDesignMc Destruction: 119142
[12/07 23:08:16   3913s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3579361.11
[12/07 23:08:16   3913s] *** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:38.9/0:00:38.9 (1.0), totSession cpu/real = 1:05:13.7/1:05:24.9 (1.0), mem = 3893.3M
[12/07 23:08:16   3913s] 
[12/07 23:08:16   3913s] =============================================================================================
[12/07 23:08:16   3913s]  Step TAT Report : DrvOpt #4 / ccopt_design #1                                  21.17-s075_1
[12/07 23:08:16   3913s] =============================================================================================
[12/07 23:08:16   3913s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 23:08:16   3913s] ---------------------------------------------------------------------------------------------
[12/07 23:08:16   3913s] [ SlackTraversorInit     ]      1   0:00:03.5  (   8.9 % )     0:00:03.5 /  0:00:03.5    1.0
[12/07 23:08:16   3913s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 23:08:16   3913s] [ PlacerInterfaceInit    ]      1   0:00:02.9  (   7.5 % )     0:00:02.9 /  0:00:02.9    1.0
[12/07 23:08:16   3913s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 23:08:16   3913s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 23:08:16   3913s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 23:08:16   3913s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:28.0 /  0:00:27.9    1.0
[12/07 23:08:16   3913s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:26.5 /  0:00:26.4    1.0
[12/07 23:08:16   3913s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 23:08:16   3913s] [ OptEval                ]      8   0:00:20.9  (  53.8 % )     0:00:20.9 /  0:00:20.9    1.0
[12/07 23:08:16   3913s] [ OptCommit              ]      8   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 23:08:16   3913s] [ PostCommitDelayUpdate  ]      6   0:00:00.2  (   0.6 % )     0:00:02.0 /  0:00:02.0    1.0
[12/07 23:08:16   3913s] [ IncrDelayCalc          ]     41   0:00:01.8  (   4.6 % )     0:00:01.8 /  0:00:01.8    1.0
[12/07 23:08:16   3913s] [ DrvFindVioNets         ]      4   0:00:00.8  (   2.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 23:08:16   3913s] [ DrvComputeSummary      ]      4   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 23:08:16   3913s] [ IncrTimingUpdate       ]      6   0:00:02.8  (   7.3 % )     0:00:02.8 /  0:00:02.9    1.0
[12/07 23:08:16   3913s] [ MISC                   ]          0:00:03.7  (   9.5 % )     0:00:03.7 /  0:00:03.7    1.0
[12/07 23:08:16   3913s] ---------------------------------------------------------------------------------------------
[12/07 23:08:16   3913s]  DrvOpt #4 TOTAL                    0:00:38.9  ( 100.0 % )     0:00:38.9 /  0:00:38.9    1.0
[12/07 23:08:16   3913s] ---------------------------------------------------------------------------------------------
[12/07 23:08:16   3913s] 
[12/07 23:08:16   3913s] End: GigaOpt postEco DRV Optimization
[12/07 23:08:16   3913s] **INFO: Flow update: Design timing is met.
[12/07 23:08:16   3913s] Running refinePlace -preserveRouting true -hardFence false
[12/07 23:08:16   3913s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3893.3M, EPOCH TIME: 1733630896.307897
[12/07 23:08:16   3913s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3893.3M, EPOCH TIME: 1733630896.307948
[12/07 23:08:16   3913s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3893.3M, EPOCH TIME: 1733630896.307993
[12/07 23:08:16   3913s] Processing tracks to init pin-track alignment.
[12/07 23:08:16   3913s] z: 2, totalTracks: 1
[12/07 23:08:16   3913s] z: 4, totalTracks: 1
[12/07 23:08:16   3913s] z: 6, totalTracks: 1
[12/07 23:08:16   3913s] z: 8, totalTracks: 1
[12/07 23:08:16   3913s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 23:08:16   3913s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 23:08:16   3913s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3893.3M, EPOCH TIME: 1733630896.400872
[12/07 23:08:16   3913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:08:16   3913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:08:16   3913s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 23:08:16   3913s] 
[12/07 23:08:16   3913s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:08:16   3913s] 
[12/07 23:08:16   3913s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 23:08:16   3914s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.117, REAL:0.117, MEM:3893.3M, EPOCH TIME: 1733630896.518222
[12/07 23:08:16   3914s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3893.3M, EPOCH TIME: 1733630896.518309
[12/07 23:08:16   3914s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3893.3M, EPOCH TIME: 1733630896.518794
[12/07 23:08:16   3914s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3893.3MB).
[12/07 23:08:16   3914s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.242, REAL:0.243, MEM:3893.3M, EPOCH TIME: 1733630896.550673
[12/07 23:08:16   3914s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.242, REAL:0.243, MEM:3893.3M, EPOCH TIME: 1733630896.550702
[12/07 23:08:16   3914s] TDRefine: refinePlace mode is spiral
[12/07 23:08:16   3914s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3579361.13
[12/07 23:08:16   3914s] OPERPROF:   Starting RefinePlace at level 2, MEM:3893.3M, EPOCH TIME: 1733630896.550776
[12/07 23:08:16   3914s] *** Starting refinePlace (1:05:14 mem=3893.3M) ***
[12/07 23:08:16   3914s] Total net bbox length = 3.963e+06 (2.050e+06 1.913e+06) (ext = 1.548e+04)
[12/07 23:08:16   3914s] 
[12/07 23:08:16   3914s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:08:16   3914s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:08:16   3914s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:08:16   3914s] 
[12/07 23:08:16   3914s] Starting Small incrNP...
[12/07 23:08:16   3914s] User Input Parameters:
[12/07 23:08:16   3914s] - Congestion Driven    : Off
[12/07 23:08:16   3914s] - Timing Driven        : Off
[12/07 23:08:16   3914s] - Area-Violation Based : Off
[12/07 23:08:16   3914s] - Start Rollback Level : -5
[12/07 23:08:16   3914s] - Legalized            : On
[12/07 23:08:16   3914s] - Window Based         : Off
[12/07 23:08:16   3914s] - eDen incr mode       : Off
[12/07 23:08:16   3914s] - Small incr mode      : On
[12/07 23:08:16   3914s] 
[12/07 23:08:16   3914s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3893.3M, EPOCH TIME: 1733630896.739179
[12/07 23:08:16   3914s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3893.3M, EPOCH TIME: 1733630896.764013
[12/07 23:08:16   3914s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.048, REAL:0.048, MEM:3893.3M, EPOCH TIME: 1733630896.812127
[12/07 23:08:16   3914s] default core: bins with density > 0.750 = 33.67 % ( 2376 / 7056 )
[12/07 23:08:16   3914s] Density distribution unevenness ratio = 54.862%
[12/07 23:08:16   3914s] Density distribution unevenness ratio (U70) = 18.328%
[12/07 23:08:16   3914s] Density distribution unevenness ratio (U80) = 9.409%
[12/07 23:08:16   3914s] Density distribution unevenness ratio (U90) = 2.564%
[12/07 23:08:16   3914s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.073, REAL:0.073, MEM:3893.3M, EPOCH TIME: 1733630896.812420
[12/07 23:08:16   3914s] cost 1.037778, thresh 1.000000
[12/07 23:08:16   3914s] OPERPROF:     Starting spMPad at level 3, MEM:3893.3M, EPOCH TIME: 1733630896.813135
[12/07 23:08:16   3914s] OPERPROF:       Starting spContextMPad at level 4, MEM:3893.3M, EPOCH TIME: 1733630896.820844
[12/07 23:08:16   3914s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3893.3M, EPOCH TIME: 1733630896.820888
[12/07 23:08:16   3914s] MP Top (117146): mp=1.050. U=0.354.
[12/07 23:08:16   3914s] OPERPROF:     Finished spMPad at level 3, CPU:0.044, REAL:0.044, MEM:3893.3M, EPOCH TIME: 1733630896.857398
[12/07 23:08:16   3914s] MPU (117146) 0.354 -> 0.372
[12/07 23:08:16   3914s] incrNP th 1.000, 0.100
[12/07 23:08:16   3914s] Legalizing MH Cells... 0 / 0 (level 100)
[12/07 23:08:16   3914s] No instances found in the vector
[12/07 23:08:16   3914s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3893.3M, DRC: 0)
[12/07 23:08:16   3914s] 0 (out of 0) MH cells were successfully legalized.
[12/07 23:08:16   3914s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/07 23:08:16   3914s] OPERPROF:     Starting IPInitSPData at level 3, MEM:3893.3M, EPOCH TIME: 1733630896.926400
[12/07 23:08:16   3914s] OPERPROF:       Starting spInitNetWt at level 4, MEM:3893.3M, EPOCH TIME: 1733630896.940902
[12/07 23:08:16   3914s] no activity file in design. spp won't run.
[12/07 23:08:16   3914s] [spp] 0
[12/07 23:08:16   3914s] [adp] 0:1:1:3
[12/07 23:08:16   3914s] OPERPROF:       Finished spInitNetWt at level 4, CPU:0.040, REAL:0.040, MEM:3893.3M, EPOCH TIME: 1733630896.981083
[12/07 23:08:17   3914s] SP #FI/SF FL/PI 1996/112052 2520/2574
[12/07 23:08:17   3914s] OPERPROF:     Finished IPInitSPData at level 3, CPU:0.079, REAL:0.080, MEM:3893.3M, EPOCH TIME: 1733630897.005919
[12/07 23:08:17   3914s] NP #FI/FS/SF FL/PI: 114048/0/112052 5094/2574
[12/07 23:08:17   3914s] RPlace IncrNP: Rollback Lev = -3
[12/07 23:08:17   3914s] OPERPROF:     Starting npPlace at level 3, MEM:3930.7M, EPOCH TIME: 1733630897.390873
[12/07 23:08:24   3921s] GP RA stats: MHOnly 0 nrInst 5094 nrDH 51 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 51, nrHgtY0Cnt 51
[12/07 23:08:30   3927s] OPERPROF:     Finished npPlace at level 3, CPU:12.528, REAL:12.735, MEM:4014.7M, EPOCH TIME: 1733630910.125610
[12/07 23:08:30   3927s] OPERPROF:     Starting IPDeleteSPData at level 3, MEM:4014.7M, EPOCH TIME: 1733630910.506225
[12/07 23:08:30   3927s] OPERPROF:     Finished IPDeleteSPData at level 3, CPU:0.000, REAL:0.000, MEM:4014.7M, EPOCH TIME: 1733630910.506434
[12/07 23:08:30   3927s] 
[12/07 23:08:30   3927s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:4014.7M, EPOCH TIME: 1733630910.514250
[12/07 23:08:30   3927s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:4014.7M, EPOCH TIME: 1733630910.540602
[12/07 23:08:30   3927s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.046, REAL:0.046, MEM:4014.7M, EPOCH TIME: 1733630910.586940
[12/07 23:08:30   3927s] default core: bins with density > 0.750 = 33.76 % ( 2382 / 7056 )
[12/07 23:08:30   3927s] Density distribution unevenness ratio = 54.810%
[12/07 23:08:30   3927s] Density distribution unevenness ratio (U70) = 18.248%
[12/07 23:08:30   3927s] Density distribution unevenness ratio (U80) = 9.309%
[12/07 23:08:30   3927s] Density distribution unevenness ratio (U90) = 2.458%
[12/07 23:08:30   3927s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.073, REAL:0.073, MEM:4014.7M, EPOCH TIME: 1733630910.587225
[12/07 23:08:30   3927s] RPlace postIncrNP: Density = 1.037778 -> 1.168889.
[12/07 23:08:30   3927s] RPlace postIncrNP Info: Density distribution changes:
[12/07 23:08:30   3927s] [1.10+      ] :	 0 (0.00%) -> 2 (0.03%)
[12/07 23:08:30   3927s] [1.05 - 1.10] :	 0 (0.00%) -> 2 (0.03%)
[12/07 23:08:30   3927s] [1.00 - 1.05] :	 5 (0.07%) -> 5 (0.07%)
[12/07 23:08:30   3927s] [0.95 - 1.00] :	 734 (10.40%) -> 685 (9.71%)
[12/07 23:08:30   3927s] [0.90 - 0.95] :	 612 (8.67%) -> 632 (8.96%)
[12/07 23:08:30   3927s] [0.85 - 0.90] :	 555 (7.87%) -> 581 (8.23%)
[12/07 23:08:30   3927s] [0.80 - 0.85] :	 354 (5.02%) -> 359 (5.09%)
[12/07 23:08:30   3927s] Move report: incrNP moves 5087 insts, mean move: 14.57 um, max move: 167.20 um 
[12/07 23:08:30   3927s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U33): (1495.00, 696.80) --> (1392.60, 632.00)
[12/07 23:08:30   3927s] Finished incrNP (cpu=0:00:13.6, real=0:00:14.0, mem=4014.7M)
[12/07 23:08:30   3927s] End of Small incrNP (cpu=0:00:13.6, real=0:00:14.0)
[12/07 23:08:30   3927s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4014.7M, EPOCH TIME: 1733630910.598381
[12/07 23:08:30   3927s] Starting refinePlace ...
[12/07 23:08:30   3927s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:08:30   3927s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:08:30   3928s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4014.7M, EPOCH TIME: 1733630910.917045
[12/07 23:08:30   3928s] DDP initSite1 nrRow 831 nrJob 831
[12/07 23:08:30   3928s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4014.7M, EPOCH TIME: 1733630910.917150
[12/07 23:08:30   3928s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.009, REAL:0.009, MEM:4014.7M, EPOCH TIME: 1733630910.925724
[12/07 23:08:30   3928s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4014.7M, EPOCH TIME: 1733630910.925758
[12/07 23:08:30   3928s] DDP markSite nrRow 831 nrJob 831
[12/07 23:08:30   3928s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.018, REAL:0.018, MEM:4014.7M, EPOCH TIME: 1733630910.944226
[12/07 23:08:30   3928s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.027, REAL:0.027, MEM:4014.7M, EPOCH TIME: 1733630910.944291
[12/07 23:08:31   3928s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 23:08:31   3928s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:4014.7M, EPOCH TIME: 1733630911.133644
[12/07 23:08:31   3928s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:4014.7M, EPOCH TIME: 1733630911.133720
[12/07 23:08:31   3928s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 23:08:31   3928s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:4014.7M, EPOCH TIME: 1733630911.148862
[12/07 23:08:31   3928s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:4014.7M, EPOCH TIME: 1733630911.148955
[12/07 23:08:31   3928s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.102, REAL:0.102, MEM:4014.7M, EPOCH TIME: 1733630911.251393
[12/07 23:08:31   3928s] ** Cut row section cpu time 0:00:00.1.
[12/07 23:08:31   3928s]  ** Cut row section real time 0:00:00.0.
[12/07 23:08:31   3928s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.104, REAL:0.104, MEM:4014.7M, EPOCH TIME: 1733630911.252795
[12/07 23:08:33   3930s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 23:08:33   3930s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.8, real=0:00:03.0, mem=4014.7MB) @(1:05:28 - 1:05:31).
[12/07 23:08:33   3930s] Move report: preRPlace moves 3816 insts, mean move: 0.72 um, max move: 6.80 um 
[12/07 23:08:33   3930s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[12][3]): (1384.20, 623.00) --> (1387.40, 619.40)
[12/07 23:08:33   3930s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/07 23:08:33   3930s] 	Violation at original loc: Placement Blockage Violation
[12/07 23:08:33   3930s] wireLenOptFixPriorityInst 58195 inst fixed
[12/07 23:08:33   3930s] Placement tweakage begins.
[12/07 23:08:34   3931s] wire length = 5.079e+06
[12/07 23:08:36   3933s] wire length = 5.063e+06
[12/07 23:08:36   3933s] Placement tweakage ends.
[12/07 23:08:36   3933s] Move report: tweak moves 8733 insts, mean move: 2.15 um, max move: 11.60 um 
[12/07 23:08:36   3933s] 	Max move on inst (ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U41): (234.00, 196.40) --> (245.60, 196.40)
[12/07 23:08:36   3933s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:03.0, mem=4074.2MB) @(1:05:31 - 1:05:33).
[12/07 23:08:36   3933s] 
[12/07 23:08:36   3933s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 23:08:40   3938s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/07 23:08:40   3938s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 23:08:40   3938s] Move report: legalization moves 2265 insts, mean move: 3.72 um, max move: 104.40 um spiral
[12/07 23:08:40   3938s] 	Max move on inst (ys[2].xs[0].msg_txrx[33].south_tx): (319.12, 1490.60) --> (423.52, 1490.60)
[12/07 23:08:40   3938s] [CPU] RefinePlace/Spiral (cpu=0:00:02.1, real=0:00:03.0)
[12/07 23:08:40   3938s] [CPU] RefinePlace/Commit (cpu=0:00:02.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 23:08:40   3938s] [CPU] RefinePlace/Legalization (cpu=0:00:04.8, real=0:00:04.0, mem=4042.2MB) @(1:05:33 - 1:05:38).
[12/07 23:08:40   3938s] Move report: Detail placement moves 13659 insts, mean move: 2.14 um, max move: 104.40 um 
[12/07 23:08:40   3938s] 	Max move on inst (ys[2].xs[0].msg_txrx[33].south_tx): (319.12, 1490.60) --> (423.52, 1490.60)
[12/07 23:08:40   3938s] 	Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 4042.2MB
[12/07 23:08:40   3938s] Statistics of distance of Instance movement in refine placement:
[12/07 23:08:40   3938s]   maximum (X+Y) =       172.40 um
[12/07 23:08:40   3938s]   inst (ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U33) with max move: (1495, 696.8) -> (1387.4, 632)
[12/07 23:08:40   3938s]   mean    (X+Y) =         6.09 um
[12/07 23:08:40   3938s] Total instances flipped for legalization: 1027
[12/07 23:08:40   3938s] Summary Report:
[12/07 23:08:40   3938s] Instances move: 16339 (out of 117146 movable)
[12/07 23:08:40   3938s] Instances flipped: 1027
[12/07 23:08:40   3938s] Mean displacement: 6.09 um
[12/07 23:08:40   3938s] Max displacement: 172.40 um (Instance: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U33) (1495, 696.8) -> (1387.4, 632)
[12/07 23:08:40   3938s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
[12/07 23:08:40   3938s] Total instances moved : 16339
[12/07 23:08:40   3938s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:10.340, REAL:10.369, MEM:4042.2M, EPOCH TIME: 1733630920.967425
[12/07 23:08:41   3938s] Total net bbox length = 3.894e+06 (1.994e+06 1.900e+06) (ext = 1.548e+04)
[12/07 23:08:41   3938s] Runtime: CPU: 0:00:24.2 REAL: 0:00:24.0 MEM: 4042.2MB
[12/07 23:08:41   3938s] [CPU] RefinePlace/total (cpu=0:00:24.2, real=0:00:24.0, mem=4042.2MB) @(1:05:14 - 1:05:38).
[12/07 23:08:41   3938s] *** Finished refinePlace (1:05:38 mem=4042.2M) ***
[12/07 23:08:41   3938s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3579361.13
[12/07 23:08:41   3938s] OPERPROF:   Finished RefinePlace at level 2, CPU:24.231, REAL:24.470, MEM:4042.2M, EPOCH TIME: 1733630921.020357
[12/07 23:08:41   3938s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4042.2M, EPOCH TIME: 1733630921.020394
[12/07 23:08:41   3938s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121008).
[12/07 23:08:41   3938s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:08:41   3938s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:08:41   3938s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:08:41   3938s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.373, REAL:0.374, MEM:3860.2M, EPOCH TIME: 1733630921.394140
[12/07 23:08:41   3938s] OPERPROF: Finished RefinePlace2 at level 1, CPU:24.846, REAL:25.086, MEM:3860.2M, EPOCH TIME: 1733630921.394239
[12/07 23:08:41   3938s] **INFO: Flow update: Design timing is met.
[12/07 23:08:41   3938s] **INFO: Flow update: Design timing is met.
[12/07 23:08:41   3938s] **INFO: Flow update: Design timing is met.
[12/07 23:08:41   3938s] #optDebug: fT-D <X 1 0 0 0>
[12/07 23:08:41   3938s] Register exp ratio and priority group on 0 nets on 120440 nets : 
[12/07 23:08:43   3940s] 
[12/07 23:08:43   3940s] Active setup views:
[12/07 23:08:43   3940s]  view_functional_wcl_slow
[12/07 23:08:43   3940s]   Dominating endpoints: 0
[12/07 23:08:43   3940s]   Dominating TNS: -0.000
[12/07 23:08:43   3940s] 
[12/07 23:08:43   3941s] Extraction called for design 'torus_credit_D_W32' of instances=119142 and nets=121845 using extraction engine 'preRoute' .
[12/07 23:08:43   3941s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 23:08:43   3941s] Type 'man IMPEXT-3530' for more detail.
[12/07 23:08:43   3941s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/07 23:08:43   3941s] RC Extraction called in multi-corner(1) mode.
[12/07 23:08:43   3941s] RCMode: PreRoute
[12/07 23:08:43   3941s]       RC Corner Indexes            0   
[12/07 23:08:43   3941s] Capacitance Scaling Factor   : 1.00000 
[12/07 23:08:43   3941s] Resistance Scaling Factor    : 1.00000 
[12/07 23:08:43   3941s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 23:08:43   3941s] Clock Res. Scaling Factor    : 1.00000 
[12/07 23:08:43   3941s] Shrink Factor                : 1.00000
[12/07 23:08:43   3941s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 23:08:43   3941s] Using capacitance table file ...
[12/07 23:08:43   3941s] RC Grid backup saved.
[12/07 23:08:43   3941s] 
[12/07 23:08:43   3941s] Trim Metal Layers:
[12/07 23:08:44   3941s] LayerId::1 widthSet size::4
[12/07 23:08:44   3941s] LayerId::2 widthSet size::4
[12/07 23:08:44   3941s] LayerId::3 widthSet size::4
[12/07 23:08:44   3941s] LayerId::4 widthSet size::4
[12/07 23:08:44   3941s] LayerId::5 widthSet size::4
[12/07 23:08:44   3941s] LayerId::6 widthSet size::4
[12/07 23:08:44   3941s] LayerId::7 widthSet size::4
[12/07 23:08:44   3941s] LayerId::8 widthSet size::4
[12/07 23:08:44   3941s] LayerId::9 widthSet size::4
[12/07 23:08:44   3941s] LayerId::10 widthSet size::2
[12/07 23:08:44   3941s] Skipped RC grid update for preRoute extraction.
[12/07 23:08:44   3941s] eee: pegSigSF::1.070000
[12/07 23:08:44   3941s] Initializing multi-corner capacitance tables ... 
[12/07 23:08:44   3941s] Initializing multi-corner resistance tables ...
[12/07 23:08:44   3941s] eee: l::1 avDens::0.110549 usedTrk::70014.785573 availTrk::633337.282385 sigTrk::70014.785573
[12/07 23:08:44   3941s] eee: l::2 avDens::0.148882 usedTrk::50633.649189 availTrk::340092.536770 sigTrk::50633.649189
[12/07 23:08:44   3941s] eee: l::3 avDens::0.178264 usedTrk::72084.488648 availTrk::404370.000000 sigTrk::72084.488648
[12/07 23:08:44   3941s] eee: l::4 avDens::0.141022 usedTrk::44612.416678 availTrk::316350.000000 sigTrk::44612.416678
[12/07 23:08:44   3941s] eee: l::5 avDens::0.025327 usedTrk::16083.777811 availTrk::635040.000000 sigTrk::16083.777811
[12/07 23:08:44   3941s] eee: l::6 avDens::0.030132 usedTrk::19135.070852 availTrk::635040.000000 sigTrk::19135.070852
[12/07 23:08:44   3941s] eee: l::7 avDens::0.137798 usedTrk::56329.172224 availTrk::408780.000000 sigTrk::56329.172224
[12/07 23:08:44   3941s] eee: l::8 avDens::0.231279 usedTrk::23984.230844 availTrk::103702.500000 sigTrk::23984.230844
[12/07 23:08:44   3941s] eee: l::9 avDens::0.124904 usedTrk::2813.161110 availTrk::22522.500000 sigTrk::2813.161110
[12/07 23:08:44   3941s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 23:08:44   3941s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 23:08:44   3941s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315106 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.884000 pMod=79 wcR=0.693800 newSi=0.003000 wHLS=1.898249 siPrev=0 viaL=0.000000 crit=0.109166 shortMod=0.545830 fMod=0.027292 
[12/07 23:08:45   3942s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 3788.203M)
[12/07 23:08:45   3942s] Starting delay calculation for Setup views
[12/07 23:08:45   3942s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 23:08:45   3942s] #################################################################################
[12/07 23:08:45   3942s] # Design Stage: PreRoute
[12/07 23:08:45   3942s] # Design Name: torus_credit_D_W32
[12/07 23:08:45   3942s] # Design Mode: 90nm
[12/07 23:08:45   3942s] # Analysis Mode: MMMC Non-OCV 
[12/07 23:08:45   3942s] # Parasitics Mode: No SPEF/RCDB 
[12/07 23:08:45   3942s] # Signoff Settings: SI Off 
[12/07 23:08:45   3942s] #################################################################################
[12/07 23:08:51   3948s] Calculate delays in Single mode...
[12/07 23:08:51   3949s] Topological Sorting (REAL = 0:00:00.0, MEM = 3810.3M, InitMEM = 3810.3M)
[12/07 23:08:51   3949s] Start delay calculation (fullDC) (1 T). (MEM=3810.3)
[12/07 23:08:52   3949s] End AAE Lib Interpolated Model. (MEM=3827.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 23:09:11   3968s] Total number of fetched objects 121053
[12/07 23:09:12   3969s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:01.0)
[12/07 23:09:12   3969s] End delay calculation. (MEM=3896.11 CPU=0:00:16.6 REAL=0:00:17.0)
[12/07 23:09:12   3969s] End delay calculation (fullDC). (MEM=3896.11 CPU=0:00:20.4 REAL=0:00:21.0)
[12/07 23:09:12   3969s] *** CDM Built up (cpu=0:00:26.9  real=0:00:27.0  mem= 3896.1M) ***
[12/07 23:09:15   3973s] *** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:30.0 totSessionCpu=1:06:13 mem=3896.1M)
[12/07 23:09:15   3973s] OPTC: user 20.0
[12/07 23:09:15   3973s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3896.11 MB )
[12/07 23:09:15   3973s] (I)      ==================== Layers =====================
[12/07 23:09:15   3973s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 23:09:15   3973s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 23:09:15   3973s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 23:09:15   3973s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 23:09:15   3973s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 23:09:15   3973s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 23:09:15   3973s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 23:09:15   3973s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 23:09:15   3973s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 23:09:15   3973s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 23:09:15   3973s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 23:09:15   3973s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 23:09:15   3973s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 23:09:15   3973s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 23:09:15   3973s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 23:09:15   3973s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 23:09:15   3973s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 23:09:15   3973s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 23:09:15   3973s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 23:09:15   3973s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 23:09:15   3973s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 23:09:15   3973s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 23:09:15   3973s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 23:09:15   3973s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 23:09:15   3973s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 23:09:15   3973s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 23:09:15   3973s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 23:09:15   3973s] (I)      Started Import and model ( Curr Mem: 3896.11 MB )
[12/07 23:09:15   3973s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/07 23:09:16   3973s] (I)      == Non-default Options ==
[12/07 23:09:16   3973s] (I)      Build term to term wires                           : false
[12/07 23:09:16   3973s] (I)      Maximum routing layer                              : 10
[12/07 23:09:16   3973s] (I)      Number of threads                                  : 1
[12/07 23:09:16   3973s] (I)      Method to set GCell size                           : row
[12/07 23:09:16   3973s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 23:09:16   3973s] (I)      Use row-based GCell size
[12/07 23:09:16   3973s] (I)      Use row-based GCell align
[12/07 23:09:16   3973s] (I)      layer 0 area = 168000
[12/07 23:09:16   3973s] (I)      layer 1 area = 208000
[12/07 23:09:16   3973s] (I)      layer 2 area = 208000
[12/07 23:09:16   3973s] (I)      layer 3 area = 208000
[12/07 23:09:16   3973s] (I)      layer 4 area = 208000
[12/07 23:09:16   3973s] (I)      layer 5 area = 208000
[12/07 23:09:16   3973s] (I)      layer 6 area = 208000
[12/07 23:09:16   3973s] (I)      layer 7 area = 2259999
[12/07 23:09:16   3973s] (I)      layer 8 area = 2259999
[12/07 23:09:16   3973s] (I)      layer 9 area = 0
[12/07 23:09:16   3973s] (I)      GCell unit size   : 3600
[12/07 23:09:16   3973s] (I)      GCell multiplier  : 1
[12/07 23:09:16   3973s] (I)      GCell row height  : 3600
[12/07 23:09:16   3973s] (I)      Actual row height : 3600
[12/07 23:09:16   3973s] (I)      GCell align ref   : 4000 4000
[12/07 23:09:16   3973s] [NR-eGR] Track table information for default rule: 
[12/07 23:09:16   3973s] [NR-eGR] M1 has single uniform track structure
[12/07 23:09:16   3973s] [NR-eGR] M2 has single uniform track structure
[12/07 23:09:16   3973s] [NR-eGR] M3 has single uniform track structure
[12/07 23:09:16   3973s] [NR-eGR] M4 has single uniform track structure
[12/07 23:09:16   3973s] [NR-eGR] M5 has single uniform track structure
[12/07 23:09:16   3973s] [NR-eGR] M6 has single uniform track structure
[12/07 23:09:16   3973s] [NR-eGR] M7 has single uniform track structure
[12/07 23:09:16   3973s] [NR-eGR] M8 has single uniform track structure
[12/07 23:09:16   3973s] [NR-eGR] M9 has single uniform track structure
[12/07 23:09:16   3973s] [NR-eGR] AP has single uniform track structure
[12/07 23:09:16   3973s] (I)      ================= Default via =================
[12/07 23:09:16   3973s] (I)      +---+--------------------+--------------------+
[12/07 23:09:16   3973s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/07 23:09:16   3973s] (I)      +---+--------------------+--------------------+
[12/07 23:09:16   3973s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/07 23:09:16   3973s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/07 23:09:16   3973s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/07 23:09:16   3973s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/07 23:09:16   3973s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/07 23:09:16   3973s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/07 23:09:16   3973s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/07 23:09:16   3973s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/07 23:09:16   3973s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/07 23:09:16   3973s] (I)      +---+--------------------+--------------------+
[12/07 23:09:16   3973s] (I)      1683 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 23:09:16   3974s] [NR-eGR] Read 2100180 PG shapes
[12/07 23:09:16   3974s] [NR-eGR] Read 0 clock shapes
[12/07 23:09:16   3974s] [NR-eGR] Read 0 other shapes
[12/07 23:09:16   3974s] [NR-eGR] #Routing Blockages  : 0
[12/07 23:09:16   3974s] [NR-eGR] #Instance Blockages : 3792
[12/07 23:09:16   3974s] [NR-eGR] #PG Blockages       : 2100180
[12/07 23:09:16   3974s] [NR-eGR] #Halo Blockages     : 0
[12/07 23:09:16   3974s] [NR-eGR] #Boundary Blockages : 0
[12/07 23:09:16   3974s] [NR-eGR] #Clock Blockages    : 0
[12/07 23:09:16   3974s] [NR-eGR] #Other Blockages    : 0
[12/07 23:09:16   3974s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 23:09:16   3974s] [NR-eGR] Num Prerouted Nets = 2028  Num Prerouted Wires = 159635
[12/07 23:09:16   3974s] [NR-eGR] Read 120439 nets ( ignored 2028 )
[12/07 23:09:16   3974s] (I)      early_global_route_priority property id does not exist.
[12/07 23:09:16   3974s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=159635  Num CS=0
[12/07 23:09:16   3974s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 79033
[12/07 23:09:17   3974s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 71137
[12/07 23:09:17   3974s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 9329
[12/07 23:09:17   3974s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 39
[12/07 23:09:17   3974s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 40
[12/07 23:09:17   3974s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 47
[12/07 23:09:17   3974s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 10
[12/07 23:09:17   3974s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 23:09:17   3974s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 23:09:17   3974s] (I)      Number of ignored nets                =   2028
[12/07 23:09:17   3974s] (I)      Number of connected nets              =      0
[12/07 23:09:17   3974s] (I)      Number of fixed nets                  =   2028.  Ignored: Yes
[12/07 23:09:17   3974s] (I)      Number of clock nets                  =   2125.  Ignored: No
[12/07 23:09:17   3974s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 23:09:17   3974s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 23:09:17   3974s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 23:09:17   3974s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 23:09:17   3974s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 23:09:17   3974s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 23:09:17   3974s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 23:09:17   3974s] [NR-eGR] There are 97 clock nets ( 97 with NDR ).
[12/07 23:09:17   3974s] (I)      Ndr track 0 does not exist
[12/07 23:09:17   3974s] (I)      Ndr track 0 does not exist
[12/07 23:09:17   3974s] (I)      ---------------------Grid Graph Info--------------------
[12/07 23:09:17   3974s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 23:09:17   3974s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 23:09:17   3974s] (I)      Site width          :   400  (dbu)
[12/07 23:09:17   3974s] (I)      Row height          :  3600  (dbu)
[12/07 23:09:17   3974s] (I)      GCell row height    :  3600  (dbu)
[12/07 23:09:17   3974s] (I)      GCell width         :  3600  (dbu)
[12/07 23:09:17   3974s] (I)      GCell height        :  3600  (dbu)
[12/07 23:09:17   3974s] (I)      Grid                :   834   834    10
[12/07 23:09:17   3974s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 23:09:17   3974s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 23:09:17   3974s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 23:09:17   3974s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 23:09:17   3974s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 23:09:17   3974s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 23:09:17   3974s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 23:09:17   3974s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 23:09:17   3974s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 23:09:17   3974s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 23:09:17   3974s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 23:09:17   3974s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 23:09:17   3974s] (I)      --------------------------------------------------------
[12/07 23:09:17   3974s] 
[12/07 23:09:17   3974s] [NR-eGR] ============ Routing rule table ============
[12/07 23:09:17   3974s] [NR-eGR] Rule id: 0  Nets: 118314
[12/07 23:09:17   3974s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 23:09:17   3974s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 23:09:17   3974s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 23:09:17   3974s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 23:09:17   3974s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 23:09:17   3974s] [NR-eGR] Rule id: 1  Nets: 97
[12/07 23:09:17   3974s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 23:09:17   3974s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 23:09:17   3974s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 23:09:17   3974s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 23:09:17   3974s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 23:09:17   3974s] [NR-eGR] ========================================
[12/07 23:09:17   3974s] [NR-eGR] 
[12/07 23:09:17   3974s] (I)      =============== Blocked Tracks ===============
[12/07 23:09:17   3974s] (I)      +-------+---------+----------+---------------+
[12/07 23:09:17   3974s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 23:09:17   3974s] (I)      +-------+---------+----------+---------------+
[12/07 23:09:17   3974s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 23:09:17   3974s] (I)      |     2 | 6255000 |  1892086 |        30.25% |
[12/07 23:09:17   3974s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 23:09:17   3974s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 23:09:17   3974s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 23:09:17   3974s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 23:09:17   3974s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 23:09:17   3974s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 23:09:17   3974s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 23:09:17   3974s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 23:09:17   3974s] (I)      +-------+---------+----------+---------------+
[12/07 23:09:17   3974s] (I)      Finished Import and model ( CPU: 1.58 sec, Real: 1.58 sec, Curr Mem: 4033.84 MB )
[12/07 23:09:17   3974s] (I)      Reset routing kernel
[12/07 23:09:17   3974s] (I)      Started Global Routing ( Curr Mem: 4033.84 MB )
[12/07 23:09:17   3974s] (I)      totalPins=425656  totalGlobalPin=416339 (97.81%)
[12/07 23:09:17   3974s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 23:09:17   3974s] [NR-eGR] Layer group 1: route 1683 net(s) in layer range [7, 8]
[12/07 23:09:17   3974s] (I)      
[12/07 23:09:17   3974s] (I)      ============  Phase 1a Route ============
[12/07 23:09:17   3974s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 23:09:17   3974s] (I)      Usage: 201739 = (14133 H, 187606 V) = (0.23% H, 12.00% V) = (2.544e+04um H, 3.377e+05um V)
[12/07 23:09:17   3974s] (I)      
[12/07 23:09:17   3974s] (I)      ============  Phase 1b Route ============
[12/07 23:09:17   3974s] (I)      Usage: 201739 = (14133 H, 187606 V) = (0.23% H, 12.00% V) = (2.544e+04um H, 3.377e+05um V)
[12/07 23:09:17   3974s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.631302e+05um
[12/07 23:09:17   3974s] (I)      
[12/07 23:09:17   3974s] (I)      ============  Phase 1c Route ============
[12/07 23:09:17   3974s] (I)      Level2 Grid: 167 x 167
[12/07 23:09:17   3974s] (I)      Usage: 201751 = (14145 H, 187606 V) = (0.23% H, 12.00% V) = (2.546e+04um H, 3.377e+05um V)
[12/07 23:09:17   3974s] (I)      
[12/07 23:09:17   3974s] (I)      ============  Phase 1d Route ============
[12/07 23:09:17   3974s] (I)      Usage: 201751 = (14145 H, 187606 V) = (0.23% H, 12.00% V) = (2.546e+04um H, 3.377e+05um V)
[12/07 23:09:17   3974s] (I)      
[12/07 23:09:17   3974s] (I)      ============  Phase 1e Route ============
[12/07 23:09:17   3974s] (I)      Usage: 201751 = (14145 H, 187606 V) = (0.23% H, 12.00% V) = (2.546e+04um H, 3.377e+05um V)
[12/07 23:09:17   3974s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.631518e+05um
[12/07 23:09:17   3974s] (I)      
[12/07 23:09:17   3974s] (I)      ============  Phase 1l Route ============
[12/07 23:09:17   3975s] (I)      total 2D Cap : 10863987 = (5494433 H, 5369554 V)
[12/07 23:09:17   3975s] [NR-eGR] Layer group 2: route 97 net(s) in layer range [3, 4]
[12/07 23:09:17   3975s] (I)      
[12/07 23:09:17   3975s] (I)      ============  Phase 1a Route ============
[12/07 23:09:17   3975s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 23:09:17   3975s] (I)      Usage: 202393 = (14488 H, 187905 V) = (0.26% H, 3.50% V) = (2.608e+04um H, 3.382e+05um V)
[12/07 23:09:17   3975s] (I)      
[12/07 23:09:17   3975s] (I)      ============  Phase 1b Route ============
[12/07 23:09:17   3975s] (I)      Usage: 202393 = (14488 H, 187905 V) = (0.26% H, 3.50% V) = (2.608e+04um H, 3.382e+05um V)
[12/07 23:09:17   3975s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.643074e+05um
[12/07 23:09:17   3975s] (I)      
[12/07 23:09:17   3975s] (I)      ============  Phase 1c Route ============
[12/07 23:09:17   3975s] (I)      Level2 Grid: 167 x 167
[12/07 23:09:17   3975s] (I)      Usage: 202393 = (14488 H, 187905 V) = (0.26% H, 3.50% V) = (2.608e+04um H, 3.382e+05um V)
[12/07 23:09:17   3975s] (I)      
[12/07 23:09:17   3975s] (I)      ============  Phase 1d Route ============
[12/07 23:09:17   3975s] (I)      Usage: 202393 = (14488 H, 187905 V) = (0.26% H, 3.50% V) = (2.608e+04um H, 3.382e+05um V)
[12/07 23:09:17   3975s] (I)      
[12/07 23:09:17   3975s] (I)      ============  Phase 1e Route ============
[12/07 23:09:17   3975s] (I)      Usage: 202393 = (14488 H, 187905 V) = (0.26% H, 3.50% V) = (2.608e+04um H, 3.382e+05um V)
[12/07 23:09:17   3975s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.643074e+05um
[12/07 23:09:17   3975s] (I)      
[12/07 23:09:17   3975s] (I)      ============  Phase 1l Route ============
[12/07 23:09:17   3975s] (I)      total 2D Cap : 34334249 = (17412463 H, 16921786 V)
[12/07 23:09:17   3975s] [NR-eGR] Layer group 3: route 116631 net(s) in layer range [2, 10]
[12/07 23:09:17   3975s] (I)      
[12/07 23:09:17   3975s] (I)      ============  Phase 1a Route ============
[12/07 23:09:18   3976s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 23:09:18   3976s] (I)      Usage: 2577253 = (1313857 H, 1263396 V) = (7.55% H, 7.47% V) = (2.365e+06um H, 2.274e+06um V)
[12/07 23:09:18   3976s] (I)      
[12/07 23:09:18   3976s] (I)      ============  Phase 1b Route ============
[12/07 23:09:18   3976s] (I)      Usage: 2578186 = (1314328 H, 1263858 V) = (7.55% H, 7.47% V) = (2.366e+06um H, 2.275e+06um V)
[12/07 23:09:18   3976s] (I)      Overflow of layer group 3: 0.10% H + 0.01% V. EstWL: 4.640735e+06um
[12/07 23:09:18   3976s] (I)      Congestion metric : 0.10%H 0.01%V, 0.11%HV
[12/07 23:09:18   3976s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 23:09:18   3976s] (I)      
[12/07 23:09:18   3976s] (I)      ============  Phase 1c Route ============
[12/07 23:09:18   3976s] (I)      Level2 Grid: 167 x 167
[12/07 23:09:19   3976s] (I)      Usage: 2578188 = (1314328 H, 1263860 V) = (7.55% H, 7.47% V) = (2.366e+06um H, 2.275e+06um V)
[12/07 23:09:19   3976s] (I)      
[12/07 23:09:19   3976s] (I)      ============  Phase 1d Route ============
[12/07 23:09:19   3976s] (I)      Usage: 2579187 = (1314556 H, 1264631 V) = (7.55% H, 7.47% V) = (2.366e+06um H, 2.276e+06um V)
[12/07 23:09:19   3976s] (I)      
[12/07 23:09:19   3976s] (I)      ============  Phase 1e Route ============
[12/07 23:09:19   3976s] (I)      Usage: 2579187 = (1314556 H, 1264631 V) = (7.55% H, 7.47% V) = (2.366e+06um H, 2.276e+06um V)
[12/07 23:09:19   3976s] [NR-eGR] Early Global Route overflow of layer group 3: 0.08% H + 0.01% V. EstWL: 4.642537e+06um
[12/07 23:09:19   3976s] (I)      
[12/07 23:09:19   3976s] (I)      ============  Phase 1l Route ============
[12/07 23:09:21   3978s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 23:09:21   3978s] (I)      Layer  2:    5550150    756099       901       68256     6184242    ( 1.09%) 
[12/07 23:09:21   3978s] (I)      Layer  3:    5717469    935908      1128           0     6252498    ( 0.00%) 
[12/07 23:09:21   3978s] (I)      Layer  4:    5655432    583191       167           0     6252498    ( 0.00%) 
[12/07 23:09:21   3978s] (I)      Layer  5:    4127728    187974      1542           0     6252498    ( 0.00%) 
[12/07 23:09:21   3978s] (I)      Layer  6:    4332235    202914      1410           0     6252498    ( 0.00%) 
[12/07 23:09:21   3978s] (I)      Layer  7:    6246667    563106       385           0     6252498    ( 0.00%) 
[12/07 23:09:21   3978s] (I)      Layer  8:    1561875    236684        59           0     1563124    ( 0.00%) 
[12/07 23:09:21   3978s] (I)      Layer  9:    1561875     23170         0           0     1563124    ( 0.00%) 
[12/07 23:09:21   3978s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 23:09:21   3978s] (I)      Total:      34945021   3489046      5592      207584    40626035    ( 0.51%) 
[12/07 23:09:21   3978s] (I)      
[12/07 23:09:21   3978s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 23:09:21   3978s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/07 23:09:21   3978s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/07 23:09:21   3978s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[12/07 23:09:21   3978s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 23:09:21   3978s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 23:09:21   3978s] [NR-eGR]      M2 ( 2)       686( 0.10%)        21( 0.00%)         0( 0.00%)   ( 0.10%) 
[12/07 23:09:21   3978s] [NR-eGR]      M3 ( 3)       847( 0.12%)        29( 0.00%)         0( 0.00%)   ( 0.13%) 
[12/07 23:09:21   3978s] [NR-eGR]      M4 ( 4)       140( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/07 23:09:21   3978s] [NR-eGR]      M5 ( 5)      1310( 0.19%)        28( 0.00%)         0( 0.00%)   ( 0.19%) 
[12/07 23:09:21   3978s] [NR-eGR]      M6 ( 6)      1128( 0.16%)        31( 0.00%)         1( 0.00%)   ( 0.17%) 
[12/07 23:09:21   3978s] [NR-eGR]      M7 ( 7)       222( 0.03%)        28( 0.00%)         3( 0.00%)   ( 0.04%) 
[12/07 23:09:21   3978s] [NR-eGR]      M8 ( 8)        26( 0.00%)        11( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/07 23:09:21   3978s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 23:09:21   3978s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 23:09:21   3978s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 23:09:21   3978s] [NR-eGR]        Total      4359( 0.08%)       149( 0.00%)         4( 0.00%)   ( 0.08%) 
[12/07 23:09:21   3978s] [NR-eGR] 
[12/07 23:09:21   3978s] (I)      Finished Global Routing ( CPU: 3.79 sec, Real: 3.80 sec, Curr Mem: 4113.84 MB )
[12/07 23:09:21   3978s] (I)      total 2D Cap : 35020607 = (17696835 H, 17323772 V)
[12/07 23:09:21   3978s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[12/07 23:09:21   3978s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.60 sec, Real: 5.61 sec, Curr Mem: 4113.84 MB )
[12/07 23:09:21   3978s] (I)      ========================================= Runtime Summary =========================================
[12/07 23:09:21   3978s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/07 23:09:21   3978s] (I)      ---------------------------------------------------------------------------------------------------
[12/07 23:09:21   3978s] (I)       Early Global Route kernel                   100.00%  3598.51 sec  3604.12 sec  5.61 sec  5.60 sec 
[12/07 23:09:21   3978s] (I)       +-Import and model                           28.23%  3598.51 sec  3600.10 sec  1.58 sec  1.58 sec 
[12/07 23:09:21   3978s] (I)       | +-Create place DB                           9.27%  3598.51 sec  3599.03 sec  0.52 sec  0.52 sec 
[12/07 23:09:21   3978s] (I)       | | +-Import place data                       9.27%  3598.51 sec  3599.03 sec  0.52 sec  0.52 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Read instances and placement          2.04%  3598.51 sec  3598.63 sec  0.11 sec  0.11 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Read nets                             7.23%  3598.63 sec  3599.03 sec  0.41 sec  0.40 sec 
[12/07 23:09:21   3978s] (I)       | +-Create route DB                          17.51%  3599.03 sec  3600.01 sec  0.98 sec  0.98 sec 
[12/07 23:09:21   3978s] (I)       | | +-Import route data (1T)                 17.51%  3599.03 sec  3600.01 sec  0.98 sec  0.98 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Read blockages ( Layer 2-10 )         4.01%  3599.09 sec  3599.31 sec  0.23 sec  0.22 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Read routing blockages              0.00%  3599.09 sec  3599.09 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Read instance blockages             0.37%  3599.09 sec  3599.11 sec  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Read PG blockages                   3.57%  3599.11 sec  3599.31 sec  0.20 sec  0.20 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Read clock blockages                0.00%  3599.31 sec  3599.31 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Read other blockages                0.00%  3599.31 sec  3599.31 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Read halo blockages                 0.06%  3599.31 sec  3599.31 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Read boundary cut boxes             0.00%  3599.31 sec  3599.31 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Read blackboxes                       0.00%  3599.31 sec  3599.31 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Read prerouted                        2.21%  3599.31 sec  3599.44 sec  0.12 sec  0.12 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Read unlegalized nets                 0.43%  3599.44 sec  3599.46 sec  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Read nets                             0.66%  3599.46 sec  3599.50 sec  0.04 sec  0.04 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Set up via pillars                    0.02%  3599.51 sec  3599.51 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Initialize 3D grid graph              0.33%  3599.52 sec  3599.54 sec  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Model blockage capacity               8.34%  3599.54 sec  3600.00 sec  0.47 sec  0.47 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Initialize 3D capacity              7.92%  3599.54 sec  3599.98 sec  0.44 sec  0.44 sec 
[12/07 23:09:21   3978s] (I)       | +-Read aux data                             0.00%  3600.01 sec  3600.01 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | +-Others data preparation                   0.21%  3600.01 sec  3600.03 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | +-Create route kernel                       0.89%  3600.03 sec  3600.08 sec  0.05 sec  0.05 sec 
[12/07 23:09:21   3978s] (I)       +-Global Routing                             67.67%  3600.10 sec  3603.89 sec  3.80 sec  3.79 sec 
[12/07 23:09:21   3978s] (I)       | +-Initialization                            1.06%  3600.10 sec  3600.15 sec  0.06 sec  0.06 sec 
[12/07 23:09:21   3978s] (I)       | +-Net group 1                               2.54%  3600.16 sec  3600.30 sec  0.14 sec  0.14 sec 
[12/07 23:09:21   3978s] (I)       | | +-Generate topology                       0.00%  3600.16 sec  3600.16 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1a                                0.41%  3600.19 sec  3600.21 sec  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Pattern routing (1T)                  0.25%  3600.19 sec  3600.20 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  3600.20 sec  3600.21 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1b                                0.20%  3600.21 sec  3600.22 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Monotonic routing (1T)                0.16%  3600.21 sec  3600.22 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1c                                0.36%  3600.22 sec  3600.24 sec  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Two level Routing                     0.36%  3600.22 sec  3600.24 sec  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Two Level Routing (Regular)         0.21%  3600.23 sec  3600.24 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  3600.24 sec  3600.24 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1d                                0.15%  3600.24 sec  3600.25 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Detoured routing (1T)                 0.15%  3600.24 sec  3600.25 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1e                                0.04%  3600.25 sec  3600.25 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Route legalization                    0.00%  3600.25 sec  3600.25 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1l                                0.85%  3600.25 sec  3600.30 sec  0.05 sec  0.05 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Layer assignment (1T)                 0.84%  3600.25 sec  3600.30 sec  0.05 sec  0.05 sec 
[12/07 23:09:21   3978s] (I)       | +-Net group 2                               1.24%  3600.30 sec  3600.37 sec  0.07 sec  0.07 sec 
[12/07 23:09:21   3978s] (I)       | | +-Generate topology                       0.00%  3600.30 sec  3600.30 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1a                                0.19%  3600.33 sec  3600.34 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Pattern routing (1T)                  0.06%  3600.33 sec  3600.33 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  3600.33 sec  3600.34 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1b                                0.09%  3600.34 sec  3600.35 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Monotonic routing (1T)                0.06%  3600.34 sec  3600.34 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1c                                0.20%  3600.35 sec  3600.36 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Two level Routing                     0.19%  3600.35 sec  3600.36 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Two Level Routing (Regular)         0.05%  3600.35 sec  3600.35 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  3600.35 sec  3600.36 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1d                                0.07%  3600.36 sec  3600.36 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Detoured routing (1T)                 0.07%  3600.36 sec  3600.36 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1e                                0.04%  3600.36 sec  3600.36 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Route legalization                    0.00%  3600.36 sec  3600.36 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1l                                0.14%  3600.36 sec  3600.37 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Layer assignment (1T)                 0.14%  3600.36 sec  3600.37 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | +-Net group 3                              60.09%  3600.37 sec  3603.74 sec  3.37 sec  3.37 sec 
[12/07 23:09:21   3978s] (I)       | | +-Generate topology                       2.61%  3600.37 sec  3600.52 sec  0.15 sec  0.15 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1a                               13.50%  3600.60 sec  3601.36 sec  0.76 sec  0.76 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Pattern routing (1T)                 10.42%  3600.60 sec  3601.18 sec  0.59 sec  0.58 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.84%  3601.19 sec  3601.29 sec  0.10 sec  0.10 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Add via demand to 2D                  1.17%  3601.29 sec  3601.36 sec  0.07 sec  0.07 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1b                                4.39%  3601.36 sec  3601.60 sec  0.25 sec  0.25 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Monotonic routing (1T)                4.33%  3601.36 sec  3601.60 sec  0.24 sec  0.24 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1c                                1.32%  3601.60 sec  3601.68 sec  0.07 sec  0.07 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Two level Routing                     1.32%  3601.60 sec  3601.68 sec  0.07 sec  0.07 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Two Level Routing (Regular)         1.05%  3601.61 sec  3601.67 sec  0.06 sec  0.06 sec 
[12/07 23:09:21   3978s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  3601.67 sec  3601.68 sec  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1d                                6.29%  3601.68 sec  3602.03 sec  0.35 sec  0.35 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Detoured routing (1T)                 6.29%  3601.68 sec  3602.03 sec  0.35 sec  0.35 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1e                                0.04%  3602.03 sec  3602.03 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Route legalization                    0.00%  3602.03 sec  3602.03 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       | | +-Phase 1l                               30.50%  3602.03 sec  3603.74 sec  1.71 sec  1.71 sec 
[12/07 23:09:21   3978s] (I)       | | | +-Layer assignment (1T)                29.58%  3602.08 sec  3603.74 sec  1.66 sec  1.66 sec 
[12/07 23:09:21   3978s] (I)       | +-Clean cong LA                             0.00%  3603.74 sec  3603.74 sec  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)       +-Export 3D cong map                          3.78%  3603.89 sec  3604.11 sec  0.21 sec  0.21 sec 
[12/07 23:09:21   3978s] (I)       | +-Export 2D cong map                        0.35%  3604.09 sec  3604.11 sec  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)      ======================= Summary by functions ========================
[12/07 23:09:21   3978s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 23:09:21   3978s] (I)      ---------------------------------------------------------------------
[12/07 23:09:21   3978s] (I)        0  Early Global Route kernel           100.00%  5.61 sec  5.60 sec 
[12/07 23:09:21   3978s] (I)        1  Global Routing                       67.67%  3.80 sec  3.79 sec 
[12/07 23:09:21   3978s] (I)        1  Import and model                     28.23%  1.58 sec  1.58 sec 
[12/07 23:09:21   3978s] (I)        1  Export 3D cong map                    3.78%  0.21 sec  0.21 sec 
[12/07 23:09:21   3978s] (I)        2  Net group 3                          60.09%  3.37 sec  3.37 sec 
[12/07 23:09:21   3978s] (I)        2  Create route DB                      17.51%  0.98 sec  0.98 sec 
[12/07 23:09:21   3978s] (I)        2  Create place DB                       9.27%  0.52 sec  0.52 sec 
[12/07 23:09:21   3978s] (I)        2  Net group 1                           2.54%  0.14 sec  0.14 sec 
[12/07 23:09:21   3978s] (I)        2  Net group 2                           1.24%  0.07 sec  0.07 sec 
[12/07 23:09:21   3978s] (I)        2  Initialization                        1.06%  0.06 sec  0.06 sec 
[12/07 23:09:21   3978s] (I)        2  Create route kernel                   0.89%  0.05 sec  0.05 sec 
[12/07 23:09:21   3978s] (I)        2  Export 2D cong map                    0.35%  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)        2  Others data preparation               0.21%  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)        3  Phase 1l                             31.49%  1.77 sec  1.76 sec 
[12/07 23:09:21   3978s] (I)        3  Import route data (1T)               17.51%  0.98 sec  0.98 sec 
[12/07 23:09:21   3978s] (I)        3  Phase 1a                             14.10%  0.79 sec  0.79 sec 
[12/07 23:09:21   3978s] (I)        3  Import place data                     9.27%  0.52 sec  0.52 sec 
[12/07 23:09:21   3978s] (I)        3  Phase 1d                              6.50%  0.37 sec  0.36 sec 
[12/07 23:09:21   3978s] (I)        3  Phase 1b                              4.69%  0.26 sec  0.26 sec 
[12/07 23:09:21   3978s] (I)        3  Generate topology                     2.61%  0.15 sec  0.15 sec 
[12/07 23:09:21   3978s] (I)        3  Phase 1c                              1.87%  0.11 sec  0.11 sec 
[12/07 23:09:21   3978s] (I)        3  Phase 1e                              0.11%  0.01 sec  0.01 sec 
[12/07 23:09:21   3978s] (I)        4  Layer assignment (1T)                30.56%  1.72 sec  1.71 sec 
[12/07 23:09:21   3978s] (I)        4  Pattern routing (1T)                 10.73%  0.60 sec  0.60 sec 
[12/07 23:09:21   3978s] (I)        4  Model blockage capacity               8.34%  0.47 sec  0.47 sec 
[12/07 23:09:21   3978s] (I)        4  Read nets                             7.89%  0.44 sec  0.44 sec 
[12/07 23:09:21   3978s] (I)        4  Detoured routing (1T)                 6.50%  0.36 sec  0.36 sec 
[12/07 23:09:21   3978s] (I)        4  Monotonic routing (1T)                4.55%  0.26 sec  0.26 sec 
[12/07 23:09:21   3978s] (I)        4  Read blockages ( Layer 2-10 )         4.01%  0.23 sec  0.22 sec 
[12/07 23:09:21   3978s] (I)        4  Read prerouted                        2.21%  0.12 sec  0.12 sec 
[12/07 23:09:21   3978s] (I)        4  Pattern Routing Avoiding Blockages    2.13%  0.12 sec  0.12 sec 
[12/07 23:09:21   3978s] (I)        4  Read instances and placement          2.04%  0.11 sec  0.11 sec 
[12/07 23:09:21   3978s] (I)        4  Two level Routing                     1.87%  0.11 sec  0.10 sec 
[12/07 23:09:21   3978s] (I)        4  Add via demand to 2D                  1.17%  0.07 sec  0.07 sec 
[12/07 23:09:21   3978s] (I)        4  Read unlegalized nets                 0.43%  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)        4  Initialize 3D grid graph              0.33%  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)        5  Initialize 3D capacity                7.92%  0.44 sec  0.44 sec 
[12/07 23:09:21   3978s] (I)        5  Read PG blockages                     3.57%  0.20 sec  0.20 sec 
[12/07 23:09:21   3978s] (I)        5  Two Level Routing (Regular)           1.31%  0.07 sec  0.07 sec 
[12/07 23:09:21   3978s] (I)        5  Read instance blockages               0.37%  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)        5  Two Level Routing (Strong)            0.30%  0.02 sec  0.02 sec 
[12/07 23:09:21   3978s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 23:09:21   3978s] OPERPROF: Starting HotSpotCal at level 1, MEM:4113.8M, EPOCH TIME: 1733630961.494932
[12/07 23:09:21   3978s] [hotspot] +------------+---------------+---------------+
[12/07 23:09:21   3978s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 23:09:21   3978s] [hotspot] +------------+---------------+---------------+
[12/07 23:09:21   3978s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 23:09:21   3978s] [hotspot] +------------+---------------+---------------+
[12/07 23:09:21   3978s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 23:09:21   3978s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 23:09:21   3978s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.040, MEM:4129.8M, EPOCH TIME: 1733630961.535418
[12/07 23:09:21   3978s] [hotspot] Hotspot report including placement blocked areas
[12/07 23:09:21   3978s] OPERPROF: Starting HotSpotCal at level 1, MEM:4129.8M, EPOCH TIME: 1733630961.535630
[12/07 23:09:21   3978s] [hotspot] +------------+---------------+---------------+
[12/07 23:09:21   3978s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 23:09:21   3978s] [hotspot] +------------+---------------+---------------+
[12/07 23:09:21   3978s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 23:09:21   3978s] [hotspot] +------------+---------------+---------------+
[12/07 23:09:21   3978s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 23:09:21   3978s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 23:09:21   3978s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.038, REAL:0.038, MEM:4129.8M, EPOCH TIME: 1733630961.573743
[12/07 23:09:21   3978s] Reported timing to dir ./timingReports
[12/07 23:09:21   3978s] **optDesign ... cpu = 0:40:53, real = 0:40:59, mem = 3578.1M, totSessionCpu=1:06:19 **
[12/07 23:09:21   3979s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3878.8M, EPOCH TIME: 1733630961.690574
[12/07 23:09:21   3979s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:21   3979s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:21   3979s] 
[12/07 23:09:21   3979s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:09:21   3979s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.119, REAL:0.119, MEM:3878.8M, EPOCH TIME: 1733630961.809556
[12/07 23:09:21   3979s] 
[12/07 23:09:21   3979s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1996).
[12/07 23:09:21   3979s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:33   3989s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.638  |  0.638  |  4.429  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.169   |      2 (2)       |
|   max_tran     |   1210 (2031)    |   -5.519   |   1210 (2584)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3879.0M, EPOCH TIME: 1733630973.851745
[12/07 23:09:33   3989s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:33   3989s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:33   3989s] 
[12/07 23:09:33   3989s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:09:33   3989s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.127, REAL:0.127, MEM:3879.0M, EPOCH TIME: 1733630973.979041
[12/07 23:09:34   3989s] 
[12/07 23:09:34   3989s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1996).
[12/07 23:09:34   3989s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:34   3989s] Density: 35.584%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------------

[12/07 23:09:34   3990s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3879.0M, EPOCH TIME: 1733630974.197702
[12/07 23:09:34   3990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:34   3990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:34   3990s] 
[12/07 23:09:34   3990s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:09:34   3990s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.119, REAL:0.119, MEM:3879.0M, EPOCH TIME: 1733630974.317007
[12/07 23:09:34   3990s] 
[12/07 23:09:34   3990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1996).
[12/07 23:09:34   3990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:34   3990s] **optDesign ... cpu = 0:41:05, real = 0:41:12, mem = 3583.8M, totSessionCpu=1:06:30 **
[12/07 23:09:34   3990s] 
[12/07 23:09:34   3990s] TimeStamp Deleting Cell Server Begin ...
[12/07 23:09:34   3990s] Deleting Lib Analyzer.
[12/07 23:09:34   3990s] 
[12/07 23:09:34   3990s] TimeStamp Deleting Cell Server End ...
[12/07 23:09:34   3990s] *** Finished optDesign ***
[12/07 23:09:34   3990s] 
[12/07 23:09:34   3990s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:54:28 real=  0:54:36)
[12/07 23:09:34   3990s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:12:49 real=  0:12:50)
[12/07 23:09:34   3990s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:03:58 real=  0:03:58)
[12/07 23:09:34   3990s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:04:36 real=  0:04:38)
[12/07 23:09:34   3990s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:34 real=  0:01:35)
[12/07 23:09:34   3990s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 23:09:34   3990s] Info: Destroy the CCOpt slew target map.
[12/07 23:09:34   3990s] clean pInstBBox. size 0
[12/07 23:09:34   3990s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/07 23:09:34   3990s] Set place::cacheFPlanSiteMark to 0
[12/07 23:09:34   3990s] All LLGs are deleted
[12/07 23:09:34   3990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:34   3990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:34   3990s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3879.0M, EPOCH TIME: 1733630974.918518
[12/07 23:09:34   3990s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3848.6M, EPOCH TIME: 1733630974.918887
[12/07 23:09:34   3990s] Info: pop threads available for lower-level modules during optimization.
[12/07 23:09:34   3990s] 
[12/07 23:09:34   3990s] *** Summary of all messages that are not suppressed in this session:
[12/07 23:09:34   3990s] Severity  ID               Count  Summary                                  
[12/07 23:09:34   3990s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/07 23:09:34   3990s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/07 23:09:34   3990s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/07 23:09:34   3990s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/07 23:09:34   3990s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/07 23:09:34   3990s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/07 23:09:34   3990s] WARNING   IMPCCOPT-2231        2  CCOpt data structures have been affected...
[12/07 23:09:34   3990s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[12/07 23:09:34   3990s] WARNING   IMPCCOPT-1007      134  Did not meet the max transition constrai...
[12/07 23:09:34   3990s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/07 23:09:34   3990s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/07 23:09:34   3990s] *** Message Summary: 186 warning(s), 0 error(s)
[12/07 23:09:34   3990s] 
[12/07 23:09:34   3990s] *** ccopt_design #1 [finish] : cpu/real = 0:54:18.3/0:54:25.9 (1.0), totSession cpu/real = 1:06:30.8/1:06:43.6 (1.0), mem = 3848.6M
[12/07 23:09:34   3990s] 
[12/07 23:09:34   3990s] =============================================================================================
[12/07 23:09:34   3990s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[12/07 23:09:34   3990s] =============================================================================================
[12/07 23:09:34   3990s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 23:09:34   3990s] ---------------------------------------------------------------------------------------------
[12/07 23:09:34   3990s] [ InitOpt                ]      1   0:00:19.5  (   0.6 % )     0:01:41.2 /  0:01:41.5    1.0
[12/07 23:09:34   3990s] [ WnsOpt                 ]      1   0:00:48.4  (   1.5 % )     0:04:37.9 /  0:04:36.2    1.0
[12/07 23:09:34   3990s] [ GlobalOpt              ]      1   0:12:50.1  (  23.6 % )     0:12:50.1 /  0:12:48.2    1.0
[12/07 23:09:34   3990s] [ DrvOpt                 ]      4   0:12:52.0  (  23.6 % )     0:13:37.4 /  0:13:35.8    1.0
[12/07 23:09:34   3990s] [ SimplifyNetlist        ]      1   0:00:04.6  (   0.1 % )     0:00:04.6 /  0:00:04.6    1.0
[12/07 23:09:34   3990s] [ SkewClock              ]      2   0:00:49.7  (   1.5 % )     0:01:48.8 /  0:01:48.2    1.0
[12/07 23:09:34   3990s] [ AreaOpt                ]      2   0:03:46.5  (   6.9 % )     0:03:54.6 /  0:03:54.1    1.0
[12/07 23:09:34   3990s] [ ViewPruning            ]      8   0:00:12.3  (   0.4 % )     0:00:30.1 /  0:00:30.1    1.0
[12/07 23:09:34   3990s] [ OptSummaryReport       ]      3   0:00:04.2  (   0.1 % )     0:01:39.7 /  0:01:38.6    1.0
[12/07 23:09:34   3990s] [ DrvReport              ]      3   0:00:12.1  (   0.4 % )     0:00:12.1 /  0:00:10.6    0.9
[12/07 23:09:34   3990s] [ CongRefineRouteType    ]      2   0:00:03.7  (   0.1 % )     0:00:03.7 /  0:00:03.7    1.0
[12/07 23:09:34   3990s] [ SlackTraversorInit     ]      4   0:00:06.0  (   0.2 % )     0:00:06.0 /  0:00:06.0    1.0
[12/07 23:09:34   3990s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 23:09:34   3990s] [ PlacerInterfaceInit    ]      2   0:00:02.0  (   0.1 % )     0:00:02.0 /  0:00:02.1    1.0
[12/07 23:09:34   3990s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 23:09:34   3990s] [ ReportCapViolation     ]      2   0:00:01.8  (   0.1 % )     0:00:01.8 /  0:00:01.8    1.0
[12/07 23:09:34   3990s] [ IncrReplace            ]      1   0:00:10.9  (   0.3 % )     0:00:10.9 /  0:00:10.9    1.0
[12/07 23:09:34   3990s] [ RefinePlace            ]      7   0:03:10.7  (   5.8 % )     0:03:19.2 /  0:03:17.9    1.0
[12/07 23:09:34   3990s] [ CTS                    ]      1   0:11:36.1  (  21.3 % )     0:12:59.2 /  0:12:58.4    1.0
[12/07 23:09:34   3990s] [ EarlyGlobalRoute       ]      7   0:00:52.8  (   1.6 % )     0:00:52.8 /  0:00:52.7    1.0
[12/07 23:09:34   3990s] [ ExtractRC              ]      5   0:00:07.4  (   0.2 % )     0:00:07.4 /  0:00:07.4    1.0
[12/07 23:09:34   3990s] [ TimingUpdate           ]     36   0:00:52.3  (   1.6 % )     0:02:26.0 /  0:02:26.5    1.0
[12/07 23:09:34   3990s] [ FullDelayCalc          ]      5   0:02:58.1  (   5.5 % )     0:02:58.1 /  0:02:59.2    1.0
[12/07 23:09:34   3990s] [ TimingReport           ]      3   0:00:06.4  (   0.2 % )     0:00:06.4 /  0:00:06.4    1.0
[12/07 23:09:34   3990s] [ GenerateReports        ]      1   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 23:09:34   3990s] [ QThreadWait            ]      1   0:00:59.1  (   1.8 % )     0:00:59.1 /  0:00:58.5      *
[12/07 23:09:34   3990s] [ MISC                   ]          0:01:18.6  (   2.4 % )     0:01:18.6 /  0:01:18.6    1.0
[12/07 23:09:34   3990s] ---------------------------------------------------------------------------------------------
[12/07 23:09:34   3990s]  ccopt_design #1 TOTAL              0:54:25.9  ( 100.0 % )     0:54:25.9 /  0:54:18.3    1.0
[12/07 23:09:34   3990s] ---------------------------------------------------------------------------------------------
[12/07 23:09:34   3990s] 
[12/07 23:09:34   3990s] #% End ccopt_design (date=12/07 23:09:34, total cpu=0:54:18, real=0:54:25, peak res=4120.4M, current mem=3447.2M)
[12/07 23:09:34   3990s] <CMD> routeDesign
[12/07 23:09:34   3990s] #% Begin routeDesign (date=12/07 23:09:34, mem=3447.2M)
[12/07 23:09:34   3990s] ### Time Record (routeDesign) is installed.
[12/07 23:09:34   3990s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3447.24 (MB), peak = 4120.37 (MB)
[12/07 23:09:34   3990s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/07 23:09:34   3990s] #**INFO: setDesignMode -flowEffort standard
[12/07 23:09:34   3990s] #**INFO: setDesignMode -powerEffort none
[12/07 23:09:34   3990s] **INFO: User settings:
[12/07 23:09:34   3990s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/07 23:09:34   3990s] setNanoRouteMode -grouteExpTdStdDelay          13.6
[12/07 23:09:34   3990s] setExtractRCMode -engine                       preRoute
[12/07 23:09:34   3990s] setDelayCalMode -enable_high_fanout            true
[12/07 23:09:34   3990s] setDelayCalMode -engine                        aae
[12/07 23:09:34   3990s] setDelayCalMode -ignoreNetLoad                 false
[12/07 23:09:34   3990s] setDelayCalMode -socv_accuracy_mode            low
[12/07 23:09:34   3990s] setSIMode -separate_delta_delay_on_data        true
[12/07 23:09:34   3990s] 
[12/07 23:09:34   3990s] #rc_corner has no qx tech file defined
[12/07 23:09:34   3990s] #No active RC corner or QRC tech file is missing.
[12/07 23:09:34   3990s] #**INFO: multi-cut via swapping will be performed after routing.
[12/07 23:09:34   3990s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/07 23:09:34   3990s] OPERPROF: Starting checkPlace at level 1, MEM:3770.6M, EPOCH TIME: 1733630974.998119
[12/07 23:09:35   3990s] Processing tracks to init pin-track alignment.
[12/07 23:09:35   3990s] z: 2, totalTracks: 1
[12/07 23:09:35   3990s] z: 4, totalTracks: 1
[12/07 23:09:35   3990s] z: 6, totalTracks: 1
[12/07 23:09:35   3990s] z: 8, totalTracks: 1
[12/07 23:09:35   3990s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 23:09:35   3990s] All LLGs are deleted
[12/07 23:09:35   3990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:35   3990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:35   3990s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3770.6M, EPOCH TIME: 1733630975.063410
[12/07 23:09:35   3990s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3770.6M, EPOCH TIME: 1733630975.063888
[12/07 23:09:35   3990s] # Building torus_credit_D_W32 llgBox search-tree.
[12/07 23:09:35   3990s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/07 23:09:35   3990s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3770.6M, EPOCH TIME: 1733630975.067512
[12/07 23:09:35   3990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:35   3990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:35   3990s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3770.6M, EPOCH TIME: 1733630975.070762
[12/07 23:09:35   3990s] Max number of tech site patterns supported in site array is 256.
[12/07 23:09:35   3990s] Core basic site is core
[12/07 23:09:35   3990s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3770.6M, EPOCH TIME: 1733630975.075864
[12/07 23:09:35   3991s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 23:09:35   3991s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 23:09:35   3991s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.174, REAL:0.174, MEM:3770.6M, EPOCH TIME: 1733630975.250162
[12/07 23:09:35   3991s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 23:09:35   3991s] SiteArray: use 31,911,936 bytes
[12/07 23:09:35   3991s] SiteArray: current memory after site array memory allocation 3801.0M
[12/07 23:09:35   3991s] SiteArray: FP blocked sites are writable
[12/07 23:09:35   3991s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 23:09:35   3991s] Atter site array init, number of instance map data is 0.
[12/07 23:09:35   3991s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.307, REAL:0.308, MEM:3801.0M, EPOCH TIME: 1733630975.378627
[12/07 23:09:35   3991s] 
[12/07 23:09:35   3991s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 23:09:35   3991s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.338, REAL:0.339, MEM:3801.0M, EPOCH TIME: 1733630975.406469
[12/07 23:09:35   3991s] Begin checking placement ... (start mem=3770.6M, init mem=3801.0M)
[12/07 23:09:35   3991s] Begin checking exclusive groups violation ...
[12/07 23:09:35   3991s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 23:09:35   3991s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 23:09:35   3991s] 
[12/07 23:09:35   3991s] Running CheckPlace using 1 thread in normal mode...
[12/07 23:09:36   3992s] 
[12/07 23:09:36   3992s] ...checkPlace normal is done!
[12/07 23:09:36   3992s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3801.0M, EPOCH TIME: 1733630976.389729
[12/07 23:09:36   3992s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.061, REAL:0.061, MEM:3801.0M, EPOCH TIME: 1733630976.450422
[12/07 23:09:36   3992s] *info: Placed = 119142         (Fixed = 1996)
[12/07 23:09:36   3992s] *info: Unplaced = 0           
[12/07 23:09:36   3992s] Placement Density:35.58%(796279/2237717)
[12/07 23:09:36   3992s] Placement Density (including fixed std cells):35.58%(796279/2237717)
[12/07 23:09:36   3992s] All LLGs are deleted
[12/07 23:09:36   3992s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121008).
[12/07 23:09:36   3992s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:36   3992s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3801.0M, EPOCH TIME: 1733630976.527370
[12/07 23:09:36   3992s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3801.0M, EPOCH TIME: 1733630976.527887
[12/07 23:09:36   3992s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:36   3992s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 23:09:36   3992s] Finished checkPlace (total: cpu=0:00:01.5, real=0:00:02.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=3801.0M)
[12/07 23:09:36   3992s] OPERPROF: Finished checkPlace at level 1, CPU:1.540, REAL:1.544, MEM:3801.0M, EPOCH TIME: 1733630976.541749
[12/07 23:09:36   3992s] 
[12/07 23:09:36   3992s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/07 23:09:36   3992s] *** Changed status on (2028) nets in Clock.
[12/07 23:09:36   3992s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3801.0M) ***
[12/07 23:09:36   3992s] #Start route 2125 clock and analog nets...
[12/07 23:09:36   3992s] % Begin globalDetailRoute (date=12/07 23:09:36, mem=3459.5M)
[12/07 23:09:36   3992s] 
[12/07 23:09:36   3992s] globalDetailRoute
[12/07 23:09:36   3992s] 
[12/07 23:09:36   3992s] #Start globalDetailRoute on Sat Dec  7 23:09:36 2024
[12/07 23:09:36   3992s] #
[12/07 23:09:36   3992s] ### Time Record (globalDetailRoute) is installed.
[12/07 23:09:36   3992s] ### Time Record (Pre Callback) is installed.
[12/07 23:09:36   3992s] ### Time Record (Pre Callback) is uninstalled.
[12/07 23:09:36   3992s] ### Time Record (DB Import) is installed.
[12/07 23:09:36   3992s] ### Time Record (Timing Data Generation) is installed.
[12/07 23:09:36   3992s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 23:09:36   3992s] 
[12/07 23:09:36   3992s] Trim Metal Layers:
[12/07 23:09:37   3992s] LayerId::1 widthSet size::4
[12/07 23:09:37   3992s] LayerId::2 widthSet size::4
[12/07 23:09:37   3992s] LayerId::3 widthSet size::4
[12/07 23:09:37   3992s] LayerId::4 widthSet size::4
[12/07 23:09:37   3992s] LayerId::5 widthSet size::4
[12/07 23:09:37   3992s] LayerId::6 widthSet size::4
[12/07 23:09:37   3992s] LayerId::7 widthSet size::4
[12/07 23:09:37   3992s] LayerId::8 widthSet size::4
[12/07 23:09:37   3992s] LayerId::9 widthSet size::4
[12/07 23:09:37   3992s] LayerId::10 widthSet size::2
[12/07 23:09:37   3992s] Skipped RC grid update for preRoute extraction.
[12/07 23:09:37   3992s] eee: pegSigSF::1.070000
[12/07 23:09:37   3992s] Initializing multi-corner capacitance tables ... 
[12/07 23:09:37   3992s] Initializing multi-corner resistance tables ...
[12/07 23:09:37   3993s] eee: l::1 avDens::0.110549 usedTrk::70014.785573 availTrk::633337.282385 sigTrk::70014.785573
[12/07 23:09:37   3993s] eee: l::2 avDens::0.148882 usedTrk::50633.649189 availTrk::340092.536770 sigTrk::50633.649189
[12/07 23:09:37   3993s] eee: l::3 avDens::0.178264 usedTrk::72084.488648 availTrk::404370.000000 sigTrk::72084.488648
[12/07 23:09:37   3993s] eee: l::4 avDens::0.141022 usedTrk::44612.416678 availTrk::316350.000000 sigTrk::44612.416678
[12/07 23:09:37   3993s] eee: l::5 avDens::0.025327 usedTrk::16083.777811 availTrk::635040.000000 sigTrk::16083.777811
[12/07 23:09:37   3993s] eee: l::6 avDens::0.030132 usedTrk::19135.070852 availTrk::635040.000000 sigTrk::19135.070852
[12/07 23:09:37   3993s] eee: l::7 avDens::0.137798 usedTrk::56329.172224 availTrk::408780.000000 sigTrk::56329.172224
[12/07 23:09:37   3993s] eee: l::8 avDens::0.231279 usedTrk::23984.230844 availTrk::103702.500000 sigTrk::23984.230844
[12/07 23:09:37   3993s] eee: l::9 avDens::0.124904 usedTrk::2813.161110 availTrk::22522.500000 sigTrk::2813.161110
[12/07 23:09:37   3993s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 23:09:37   3993s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 23:09:37   3993s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315106 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.884000 pMod=79 wcR=0.693800 newSi=0.003000 wHLS=1.898249 siPrev=0 viaL=0.000000 crit=0.109166 shortMod=0.545830 fMod=0.027292 
[12/07 23:09:37   3993s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/07 23:09:38   3994s] ### Net info: total nets: 121845
[12/07 23:09:38   3994s] ### Net info: dirty nets: 1206
[12/07 23:09:38   3994s] ### Net info: marked as disconnected nets: 0
[12/07 23:09:39   3995s] #num needed restored net=119720
[12/07 23:09:39   3995s] #need_extraction net=0 (total=121845)
[12/07 23:09:39   3995s] ### Net info: fully routed nets: 2028
[12/07 23:09:39   3995s] ### Net info: trivial (< 2 pins) nets: 1406
[12/07 23:09:39   3995s] ### Net info: unrouted nets: 118411
[12/07 23:09:39   3995s] ### Net info: re-extraction nets: 0
[12/07 23:09:39   3995s] ### Net info: ignored nets: 0
[12/07 23:09:39   3995s] ### Net info: skip routing nets: 119720
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:09:39   3995s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[12/07 23:09:39   3995s] #To increase the message display limit, refer to the product command reference manual.
[12/07 23:09:40   3996s] ### import design signature (14): route=225967585 fixed_route=610274920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1375838098 dirty_area=0 del_dirty_area=0 cell=1587586283 placement=677979126 pin_access=1118537247 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 23:09:40   3996s] ### Time Record (DB Import) is uninstalled.
[12/07 23:09:40   3996s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/07 23:09:40   3996s] #RTESIG:78da9592414bc33014c73def533cb21d2a6c33efa549daabb0abca50af23dab42b742934
[12/07 23:09:40   3996s] #       e9c16f6f441026b5b1b9be1fbfff3fc95b6f5e0f4760847bd43bcfb53c213c1c4970c18b
[12/07 23:09:40   3996s] #       1d0999df119ee2e8e59eadd69bc7a7675d406d3a6f217bebfb6e0bd5873397f61d2a5b9b
[12/07 23:09:40   3996s] #       b10be06d08ad6b6ebf69122548c85a176c63872d8cde0ebf10c1f912a328348461fca127
[12/07 23:09:40   3996s] #       8cb922e0f3a1654e4b4291235ef3134e44a1aeaa259c287119bec81eff2fdd586a0928f6
[12/07 23:09:40   3996s] #       8a7f1dc8eaae37619a549c52cf8e0aff11a97499867429819ddbe6cc20f361889369ae88
[12/07 23:09:40   3996s] #       cbc07c30ae32431559ebc6cb5f6401ccf5cece5184c453b7a4a84a33a50236df3d32c945
[12/07 23:09:40   3996s] #       26e2737d6e3e0100e027ae
[12/07 23:09:40   3996s] #
[12/07 23:09:40   3996s] #Skip comparing routing design signature in db-snapshot flow
[12/07 23:09:40   3996s] ### Time Record (Data Preparation) is installed.
[12/07 23:09:40   3996s] #RTESIG:78da9592c14ac43010863dfb1443760f1576d7cca4499aabe0556551af4bd6a6dd423785
[12/07 23:09:40   3996s] #       263df8f6560561a53636d7f9f8bf9fc9acd6aff77b60843bd4dbc0b53c203cec4970c18b
[12/07 23:09:40   3996s] #       2d0999df121ec6d1cb1dbb5ead1f9f9e7501956d8383ecd875ed06ca776fcfcd1b94aeb2
[12/07 23:09:40   3996s] #       431b21b8181b5fdf7cd3240c48c81a1f5dedfa0d0cc1f5bf10c1f99244516888fdf0434f
[12/07 23:09:40   3996s] #       24e68a80cf4b4d4e4ba4c8112ff9894c44a12eaa253251e2327c51faf87fe9c6524b40b1
[12/07 23:09:40   3996s] #       53fcf34156b59d8dd3a4e2945a3b2afc8752699386b491c04e4d7d629085d88f9369ae18
[12/07 23:09:40   3996s] #       8f8185687d69fb72649d1fce7f910530df79374b1941c0bedacd8b0989a7d641a333cd18
[12/07 23:09:40   3996s] #       052ce532c98b27e2737dae3e006a173461
[12/07 23:09:40   3996s] #
[12/07 23:09:40   3996s] ### Time Record (Data Preparation) is uninstalled.
[12/07 23:09:40   3996s] ### Time Record (Global Routing) is installed.
[12/07 23:09:40   3996s] ### Time Record (Global Routing) is uninstalled.
[12/07 23:09:40   3996s] #Total number of trivial nets (e.g. < 2 pins) = 1406 (skipped).
[12/07 23:09:40   3996s] #Total number of nets with skipped attribute = 118314 (skipped).
[12/07 23:09:40   3996s] #Total number of routable nets = 2125.
[12/07 23:09:40   3996s] #Total number of nets in the design = 121845.
[12/07 23:09:40   3996s] #1826 routable nets do not have any wires.
[12/07 23:09:40   3996s] #299 routable nets have routed wires.
[12/07 23:09:40   3996s] #118314 skipped nets have only detail routed wires.
[12/07 23:09:40   3996s] #1826 nets will be global routed.
[12/07 23:09:40   3996s] #1826 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 23:09:40   3996s] #299 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 23:09:40   3996s] ### Time Record (Data Preparation) is installed.
[12/07 23:09:41   3996s] #Start routing data preparation on Sat Dec  7 23:09:41 2024
[12/07 23:09:41   3996s] #
[12/07 23:09:41   3997s] #Minimum voltage of a net in the design = 0.000.
[12/07 23:09:41   3997s] #Maximum voltage of a net in the design = 1.100.
[12/07 23:09:41   3997s] #Voltage range [0.000 - 1.100] has 121843 nets.
[12/07 23:09:41   3997s] #Voltage range [0.900 - 1.100] has 1 net.
[12/07 23:09:41   3997s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 23:09:41   3997s] #Build and mark too close pins for the same net.
[12/07 23:09:41   3997s] ### Time Record (Cell Pin Access) is installed.
[12/07 23:09:41   3997s] #Rebuild pin access data for design.
[12/07 23:09:41   3997s] #Initial pin access analysis.
[12/07 23:09:54   4010s] #Detail pin access analysis.
[12/07 23:09:54   4010s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 23:09:56   4012s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/07 23:09:56   4012s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:09:56   4012s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:09:56   4012s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:09:56   4012s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:09:56   4012s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:09:56   4012s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:09:56   4012s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 23:09:56   4012s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 23:09:56   4012s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/07 23:09:56   4012s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/07 23:09:56   4012s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/07 23:09:56   4012s] #pin_access_rlayer=2(M2)
[12/07 23:09:56   4012s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/07 23:09:56   4012s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 23:09:57   4013s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3473.13 (MB), peak = 4120.37 (MB)
[12/07 23:09:57   4013s] #Regenerating Ggrids automatically.
[12/07 23:09:57   4013s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/07 23:09:57   4013s] #Using automatically generated G-grids.
[12/07 23:09:58   4014s] #Done routing data preparation.
[12/07 23:09:58   4014s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3477.35 (MB), peak = 4120.37 (MB)
[12/07 23:09:59   4014s] #
[12/07 23:09:59   4014s] #Finished routing data preparation on Sat Dec  7 23:09:59 2024
[12/07 23:09:59   4014s] #
[12/07 23:09:59   4014s] #Cpu time = 00:00:18
[12/07 23:09:59   4014s] #Elapsed time = 00:00:18
[12/07 23:09:59   4014s] #Increased memory = 11.82 (MB)
[12/07 23:09:59   4014s] #Total memory = 3477.35 (MB)
[12/07 23:09:59   4014s] #Peak memory = 4120.37 (MB)
[12/07 23:09:59   4014s] #
[12/07 23:09:59   4014s] ### Time Record (Data Preparation) is uninstalled.
[12/07 23:09:59   4014s] ### Time Record (Global Routing) is installed.
[12/07 23:09:59   4014s] #
[12/07 23:09:59   4014s] #Start global routing on Sat Dec  7 23:09:59 2024
[12/07 23:09:59   4014s] #
[12/07 23:09:59   4014s] #
[12/07 23:09:59   4014s] #Start global routing initialization on Sat Dec  7 23:09:59 2024
[12/07 23:09:59   4014s] #
[12/07 23:09:59   4014s] #Number of eco nets is 1729
[12/07 23:09:59   4014s] #
[12/07 23:09:59   4014s] #Start global routing data preparation on Sat Dec  7 23:09:59 2024
[12/07 23:09:59   4014s] #
[12/07 23:09:59   4015s] ### build_merged_routing_blockage_rect_list starts on Sat Dec  7 23:09:59 2024 with memory = 3479.28 (MB), peak = 4120.37 (MB)
[12/07 23:09:59   4015s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:09:59   4015s] #Start routing resource analysis on Sat Dec  7 23:09:59 2024
[12/07 23:09:59   4015s] #
[12/07 23:09:59   4015s] ### init_is_bin_blocked starts on Sat Dec  7 23:09:59 2024 with memory = 3479.28 (MB), peak = 4120.37 (MB)
[12/07 23:09:59   4015s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:09:59   4015s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec  7 23:09:59 2024 with memory = 3512.37 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:03, real:00:00:03, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### adjust_flow_cap starts on Sat Dec  7 23:10:02 2024 with memory = 3532.41 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 23:10:02 2024 with memory = 3532.41 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### set_via_blocked starts on Sat Dec  7 23:10:02 2024 with memory = 3532.41 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### copy_flow starts on Sat Dec  7 23:10:02 2024 with memory = 3532.41 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] #Routing resource analysis is done on Sat Dec  7 23:10:02 2024
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] ### report_flow_cap starts on Sat Dec  7 23:10:02 2024 with memory = 3532.41 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] #  Resource Analysis:
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/07 23:10:02   4018s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/07 23:10:02   4018s] #  --------------------------------------------------------------
[12/07 23:10:02   4018s] #  M1             H        3032        4467      250000    34.02%
[12/07 23:10:02   4018s] #  M2             V        5295        2205      250000     1.26%
[12/07 23:10:02   4018s] #  M3             H        5998        1501      250000     0.00%
[12/07 23:10:02   4018s] #  M4             V        5403        2097      250000     0.00%
[12/07 23:10:02   4018s] #  M5             H        1514        5985      250000    79.68%
[12/07 23:10:02   4018s] #  M6             V        1514        5986      250000    79.68%
[12/07 23:10:02   4018s] #  M7             H        7498           1      250000     0.00%
[12/07 23:10:02   4018s] #  M8             V        1874           1      250000     0.00%
[12/07 23:10:02   4018s] #  M9             H        1875           0      250000     0.00%
[12/07 23:10:02   4018s] #  AP             V         230           0      250000    54.00%
[12/07 23:10:02   4018s] #  --------------------------------------------------------------
[12/07 23:10:02   4018s] #  Total                  34234      29.66%     2500000    24.86%
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] #  2125 nets (1.74%) with 1 preferred extra spacing.
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### analyze_m2_tracks starts on Sat Dec  7 23:10:02 2024 with memory = 3532.41 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### report_initial_resource starts on Sat Dec  7 23:10:02 2024 with memory = 3532.41 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### mark_pg_pins_accessibility starts on Sat Dec  7 23:10:02 2024 with memory = 3532.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### set_net_region starts on Sat Dec  7 23:10:02 2024 with memory = 3532.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] #Global routing data preparation is done on Sat Dec  7 23:10:02 2024
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3532.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] ### prepare_level starts on Sat Dec  7 23:10:02 2024 with memory = 3532.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### init level 1 starts on Sat Dec  7 23:10:02 2024 with memory = 3532.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### Level 1 hgrid = 500 X 500
[12/07 23:10:02   4018s] ### init level 2 starts on Sat Dec  7 23:10:02 2024 with memory = 3532.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### Level 2 hgrid = 125 X 125
[12/07 23:10:02   4018s] ### prepare_level_flow starts on Sat Dec  7 23:10:02 2024 with memory = 3538.66 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] #Global routing initialization is done on Sat Dec  7 23:10:02 2024
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3538.66 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] #
[12/07 23:10:02   4018s] #start global routing iteration 1...
[12/07 23:10:02   4018s] ### init_flow_edge starts on Sat Dec  7 23:10:02 2024 with memory = 3538.66 (MB), peak = 4120.37 (MB)
[12/07 23:10:02   4018s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:02   4018s] ### Uniform Hboxes (7x7)
[12/07 23:10:02   4018s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 23:10:06   4022s] ### measure_qor starts on Sat Dec  7 23:10:06 2024 with memory = 3591.20 (MB), peak = 4120.37 (MB)
[12/07 23:10:06   4022s] ### measure_congestion starts on Sat Dec  7 23:10:06 2024 with memory = 3591.20 (MB), peak = 4120.37 (MB)
[12/07 23:10:06   4022s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:06   4022s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:06   4022s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3575.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:06   4022s] #
[12/07 23:10:06   4022s] #start global routing iteration 2...
[12/07 23:10:07   4022s] ### init_flow_edge starts on Sat Dec  7 23:10:07 2024 with memory = 3575.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:07   4022s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:07   4022s] ### routing at level 2 (topmost level) iter 0
[12/07 23:10:07   4023s] ### measure_qor starts on Sat Dec  7 23:10:07 2024 with memory = 3575.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:07   4023s] ### measure_congestion starts on Sat Dec  7 23:10:07 2024 with memory = 3575.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:07   4023s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:07   4023s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:07   4023s] ### routing at level 2 (topmost level) iter 1
[12/07 23:10:07   4023s] ### measure_qor starts on Sat Dec  7 23:10:07 2024 with memory = 3575.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:07   4023s] ### measure_congestion starts on Sat Dec  7 23:10:07 2024 with memory = 3575.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:07   4023s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:07   4023s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:07   4023s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3575.50 (MB), peak = 4120.37 (MB)
[12/07 23:10:07   4023s] #
[12/07 23:10:07   4023s] #start global routing iteration 3...
[12/07 23:10:08   4023s] ### Uniform Hboxes (7x7)
[12/07 23:10:08   4023s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 23:10:09   4025s] ### measure_qor starts on Sat Dec  7 23:10:09 2024 with memory = 3586.81 (MB), peak = 4120.37 (MB)
[12/07 23:10:09   4025s] ### measure_congestion starts on Sat Dec  7 23:10:09 2024 with memory = 3586.81 (MB), peak = 4120.37 (MB)
[12/07 23:10:09   4025s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:09   4025s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:09   4025s] ### measure_congestion starts on Sat Dec  7 23:10:09 2024 with memory = 3573.24 (MB), peak = 4120.37 (MB)
[12/07 23:10:09   4025s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:09   4025s] ### Uniform Hboxes (7x7)
[12/07 23:10:09   4025s] ### routing at level 1 iter 1 for 0 hboxes
[12/07 23:10:09   4025s] ### measure_qor starts on Sat Dec  7 23:10:09 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:09   4025s] ### measure_congestion starts on Sat Dec  7 23:10:09 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:09   4025s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4025s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4025s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4025s] #
[12/07 23:10:10   4025s] ### route_end starts on Sat Dec  7 23:10:10 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #Total number of trivial nets (e.g. < 2 pins) = 1406 (skipped).
[12/07 23:10:10   4026s] #Total number of nets with skipped attribute = 118314 (skipped).
[12/07 23:10:10   4026s] #Total number of routable nets = 2125.
[12/07 23:10:10   4026s] #Total number of nets in the design = 121845.
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #2125 routable nets have routed wires.
[12/07 23:10:10   4026s] #118314 skipped nets have only detail routed wires.
[12/07 23:10:10   4026s] #1826 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 23:10:10   4026s] #299 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #Routed net constraints summary:
[12/07 23:10:10   4026s] #------------------------------------------------
[12/07 23:10:10   4026s] #        Rules   Pref Extra Space   Unconstrained  
[12/07 23:10:10   4026s] #------------------------------------------------
[12/07 23:10:10   4026s] #      Default               1826               0  
[12/07 23:10:10   4026s] #------------------------------------------------
[12/07 23:10:10   4026s] #        Total               1826               0  
[12/07 23:10:10   4026s] #------------------------------------------------
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #Routing constraints summary of the whole design:
[12/07 23:10:10   4026s] #-------------------------------------------------------------
[12/07 23:10:10   4026s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[12/07 23:10:10   4026s] #-------------------------------------------------------------
[12/07 23:10:10   4026s] #      Default               2125         1683          116631  
[12/07 23:10:10   4026s] #-------------------------------------------------------------
[12/07 23:10:10   4026s] #        Total               2125         1683          116631  
[12/07 23:10:10   4026s] #-------------------------------------------------------------
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 23:10:10 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### cal_base_flow starts on Sat Dec  7 23:10:10 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] ### init_flow_edge starts on Sat Dec  7 23:10:10 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### cal_flow starts on Sat Dec  7 23:10:10 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### report_overcon starts on Sat Dec  7 23:10:10 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #                 OverCon          
[12/07 23:10:10   4026s] #                  #Gcell    %Gcell
[12/07 23:10:10   4026s] #     Layer           (1)   OverCon  Flow/Cap
[12/07 23:10:10   4026s] #  ----------------------------------------------
[12/07 23:10:10   4026s] #  M1            0(0.00%)   (0.00%)     0.41  
[12/07 23:10:10   4026s] #  M2            8(0.00%)   (0.00%)     0.30  
[12/07 23:10:10   4026s] #  M3            0(0.00%)   (0.00%)     0.21  
[12/07 23:10:10   4026s] #  M4            0(0.00%)   (0.00%)     0.28  
[12/07 23:10:10   4026s] #  M5            0(0.00%)   (0.00%)     0.80  
[12/07 23:10:10   4026s] #  M6            0(0.00%)   (0.00%)     0.80  
[12/07 23:10:10   4026s] #  M7            0(0.00%)   (0.00%)     0.00  
[12/07 23:10:10   4026s] #  M8            0(0.00%)   (0.00%)     0.00  
[12/07 23:10:10   4026s] #  M9            0(0.00%)   (0.00%)     0.00  
[12/07 23:10:10   4026s] #  AP            0(0.00%)   (0.00%)     0.00  
[12/07 23:10:10   4026s] #  ----------------------------------------------
[12/07 23:10:10   4026s] #     Total      8(0.00%)   (0.00%)
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/07 23:10:10   4026s] #  Overflow after GR: 0.00% H + 0.00% V
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### cal_base_flow starts on Sat Dec  7 23:10:10 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] ### init_flow_edge starts on Sat Dec  7 23:10:10 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### cal_flow starts on Sat Dec  7 23:10:10 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### generate_cong_map_content starts on Sat Dec  7 23:10:10 2024 with memory = 3573.25 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### update starts on Sat Dec  7 23:10:10 2024 with memory = 3560.36 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] #Complete Global Routing.
[12/07 23:10:10   4026s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/07 23:10:10   4026s] #Total wire length = 284511 um.
[12/07 23:10:10   4026s] #Total half perimeter of net bounding box = 118150 um.
[12/07 23:10:10   4026s] #Total wire length on LAYER M1 = 27 um.
[12/07 23:10:10   4026s] #Total wire length on LAYER M2 = 22962 um.
[12/07 23:10:10   4026s] #Total wire length on LAYER M3 = 178425 um.
[12/07 23:10:10   4026s] #Total wire length on LAYER M4 = 82732 um.
[12/07 23:10:10   4026s] #Total wire length on LAYER M5 = 2 um.
[12/07 23:10:10   4026s] #Total wire length on LAYER M6 = 3 um.
[12/07 23:10:10   4026s] #Total wire length on LAYER M7 = 264 um.
[12/07 23:10:10   4026s] #Total wire length on LAYER M8 = 95 um.
[12/07 23:10:10   4026s] #Total wire length on LAYER M9 = 0 um.
[12/07 23:10:10   4026s] #Total wire length on LAYER AP = 0 um.
[12/07 23:10:10   4026s] #Total number of vias = 147081
[12/07 23:10:10   4026s] #Total number of multi-cut vias = 1505 (  1.0%)
[12/07 23:10:10   4026s] #Total number of single cut vias = 145576 ( 99.0%)
[12/07 23:10:10   4026s] #Up-Via Summary (total 147081):
[12/07 23:10:10   4026s] #                   single-cut          multi-cut      Total
[12/07 23:10:10   4026s] #-----------------------------------------------------------
[12/07 23:10:10   4026s] # M1             56290 ( 97.4%)      1494 (  2.6%)      57784
[12/07 23:10:10   4026s] # M2             56276 (100.0%)         0 (  0.0%)      56276
[12/07 23:10:10   4026s] # M3             32905 (100.0%)         0 (  0.0%)      32905
[12/07 23:10:10   4026s] # M4                35 (100.0%)         0 (  0.0%)         35
[12/07 23:10:10   4026s] # M5                33 (100.0%)         0 (  0.0%)         33
[12/07 23:10:10   4026s] # M6                22 ( 66.7%)        11 ( 33.3%)         33
[12/07 23:10:10   4026s] # M7                15 (100.0%)         0 (  0.0%)         15
[12/07 23:10:10   4026s] #-----------------------------------------------------------
[12/07 23:10:10   4026s] #               145576 ( 99.0%)      1505 (  1.0%)     147081 
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #Total number of involved priority nets 1826
[12/07 23:10:10   4026s] #Maximum src to sink distance for priority net 416.2
[12/07 23:10:10   4026s] #Average of max src_to_sink distance for priority net 46.5
[12/07 23:10:10   4026s] #Average of ave src_to_sink distance for priority net 28.3
[12/07 23:10:10   4026s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### report_overcon starts on Sat Dec  7 23:10:10 2024 with memory = 3560.36 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### report_overcon starts on Sat Dec  7 23:10:10 2024 with memory = 3560.36 (MB), peak = 4120.37 (MB)
[12/07 23:10:10   4026s] #Max overcon = 1 tracks.
[12/07 23:10:10   4026s] #Total overcon = 0.00%.
[12/07 23:10:10   4026s] #Worst layer Gcell overcon rate = 0.00%.
[12/07 23:10:10   4026s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### route_end cpu:00:00:01, real:00:00:01, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:10   4026s] ### global_route design signature (17): route=406945932 net_attr=1652324200
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #Global routing statistics:
[12/07 23:10:10   4026s] #Cpu time = 00:00:12
[12/07 23:10:10   4026s] #Elapsed time = 00:00:12
[12/07 23:10:10   4026s] #Increased memory = 76.78 (MB)
[12/07 23:10:10   4026s] #Total memory = 3554.13 (MB)
[12/07 23:10:10   4026s] #Peak memory = 4120.37 (MB)
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #Finished global routing on Sat Dec  7 23:10:10 2024
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] #
[12/07 23:10:10   4026s] ### Time Record (Global Routing) is uninstalled.
[12/07 23:10:10   4026s] ### Time Record (Data Preparation) is installed.
[12/07 23:10:10   4026s] ### Time Record (Data Preparation) is uninstalled.
[12/07 23:10:11   4026s] ### track-assign external-init starts on Sat Dec  7 23:10:11 2024 with memory = 3521.62 (MB), peak = 4120.37 (MB)
[12/07 23:10:11   4026s] ### Time Record (Track Assignment) is installed.
[12/07 23:10:11   4027s] ### Time Record (Track Assignment) is uninstalled.
[12/07 23:10:11   4027s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:11   4027s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3521.62 (MB), peak = 4120.37 (MB)
[12/07 23:10:11   4027s] ### track-assign engine-init starts on Sat Dec  7 23:10:11 2024 with memory = 3521.62 (MB), peak = 4120.37 (MB)
[12/07 23:10:11   4027s] ### Time Record (Track Assignment) is installed.
[12/07 23:10:11   4027s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:10:11   4027s] ### track-assign core-engine starts on Sat Dec  7 23:10:11 2024 with memory = 3521.62 (MB), peak = 4120.37 (MB)
[12/07 23:10:11   4027s] #Start Track Assignment.
[12/07 23:10:13   4029s] #Done with 17126 horizontal wires in 16 hboxes and 3246 vertical wires in 16 hboxes.
[12/07 23:10:16   4031s] #Done with 214 horizontal wires in 16 hboxes and 143 vertical wires in 16 hboxes.
[12/07 23:10:16   4032s] #Complete Track Assignment.
[12/07 23:10:16   4032s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/07 23:10:16   4032s] #Total wire length = 283991 um.
[12/07 23:10:16   4032s] #Total half perimeter of net bounding box = 118150 um.
[12/07 23:10:16   4032s] #Total wire length on LAYER M1 = 27 um.
[12/07 23:10:16   4032s] #Total wire length on LAYER M2 = 22962 um.
[12/07 23:10:16   4032s] #Total wire length on LAYER M3 = 178375 um.
[12/07 23:10:16   4032s] #Total wire length on LAYER M4 = 82263 um.
[12/07 23:10:16   4032s] #Total wire length on LAYER M5 = 2 um.
[12/07 23:10:16   4032s] #Total wire length on LAYER M6 = 3 um.
[12/07 23:10:16   4032s] #Total wire length on LAYER M7 = 264 um.
[12/07 23:10:16   4032s] #Total wire length on LAYER M8 = 95 um.
[12/07 23:10:16   4032s] #Total wire length on LAYER M9 = 0 um.
[12/07 23:10:16   4032s] #Total wire length on LAYER AP = 0 um.
[12/07 23:10:16   4032s] #Total number of vias = 147081
[12/07 23:10:16   4032s] #Total number of multi-cut vias = 1505 (  1.0%)
[12/07 23:10:16   4032s] #Total number of single cut vias = 145576 ( 99.0%)
[12/07 23:10:16   4032s] #Up-Via Summary (total 147081):
[12/07 23:10:16   4032s] #                   single-cut          multi-cut      Total
[12/07 23:10:16   4032s] #-----------------------------------------------------------
[12/07 23:10:16   4032s] # M1             56290 ( 97.4%)      1494 (  2.6%)      57784
[12/07 23:10:16   4032s] # M2             56276 (100.0%)         0 (  0.0%)      56276
[12/07 23:10:16   4032s] # M3             32905 (100.0%)         0 (  0.0%)      32905
[12/07 23:10:16   4032s] # M4                35 (100.0%)         0 (  0.0%)         35
[12/07 23:10:16   4032s] # M5                33 (100.0%)         0 (  0.0%)         33
[12/07 23:10:16   4032s] # M6                22 ( 66.7%)        11 ( 33.3%)         33
[12/07 23:10:16   4032s] # M7                15 (100.0%)         0 (  0.0%)         15
[12/07 23:10:16   4032s] #-----------------------------------------------------------
[12/07 23:10:16   4032s] #               145576 ( 99.0%)      1505 (  1.0%)     147081 
[12/07 23:10:16   4032s] #
[12/07 23:10:16   4032s] ### track_assign design signature (20): route=1846373742
[12/07 23:10:16   4032s] ### track-assign core-engine cpu:00:00:05, real:00:00:05, mem:3.5 GB, peak:4.0 GB
[12/07 23:10:16   4032s] ### Time Record (Track Assignment) is uninstalled.
[12/07 23:10:16   4032s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3609.29 (MB), peak = 4120.37 (MB)
[12/07 23:10:16   4032s] #
[12/07 23:10:16   4032s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 23:10:16   4032s] #Cpu time = 00:00:36
[12/07 23:10:16   4032s] #Elapsed time = 00:00:36
[12/07 23:10:16   4032s] #Increased memory = 143.82 (MB)
[12/07 23:10:16   4032s] #Total memory = 3609.29 (MB)
[12/07 23:10:16   4032s] #Peak memory = 4120.37 (MB)
[12/07 23:10:16   4032s] ### Time Record (Detail Routing) is installed.
[12/07 23:10:17   4033s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 23:10:17   4033s] #
[12/07 23:10:17   4033s] #Start Detail Routing..
[12/07 23:10:17   4033s] #start initial detail routing ...
[12/07 23:10:17   4033s] ### Design has 2125 dirty nets, 293326 dirty-areas)
[12/07 23:10:40   4055s] #    completing 10% with 8 violations
[12/07 23:10:40   4055s] #    elapsed time = 00:00:22, memory = 3647.12 (MB)
[12/07 23:11:12   4087s] #    completing 20% with 15 violations
[12/07 23:11:12   4087s] #    elapsed time = 00:00:54, memory = 3650.04 (MB)
[12/07 23:11:39   4115s] #    completing 30% with 21 violations
[12/07 23:11:39   4115s] #    elapsed time = 00:01:22, memory = 3661.98 (MB)
[12/07 23:12:05   4140s] #    completing 40% with 22 violations
[12/07 23:12:05   4140s] #    elapsed time = 00:01:47, memory = 3660.52 (MB)
[12/07 23:12:37   4173s] #    completing 50% with 20 violations
[12/07 23:12:37   4173s] #    elapsed time = 00:02:20, memory = 3660.46 (MB)
[12/07 23:12:59   4195s] #    completing 60% with 18 violations
[12/07 23:12:59   4195s] #    elapsed time = 00:02:42, memory = 3659.98 (MB)
[12/07 23:13:30   4225s] #    completing 70% with 15 violations
[12/07 23:13:30   4225s] #    elapsed time = 00:03:12, memory = 3661.32 (MB)
[12/07 23:13:55   4251s] #    completing 80% with 12 violations
[12/07 23:13:55   4251s] #    elapsed time = 00:03:38, memory = 3656.05 (MB)
[12/07 23:14:18   4273s] #    completing 90% with 5 violations
[12/07 23:14:18   4273s] #    elapsed time = 00:04:01, memory = 3656.35 (MB)
[12/07 23:14:49   4304s] #   Improving pin accessing ...
[12/07 23:14:49   4304s] #    elapsed time = 00:04:32, memory = 3661.93 (MB)
[12/07 23:14:49   4305s] # ECO: 5.02% of the total area was rechecked for DRC, and 40.48% required routing.
[12/07 23:14:49   4305s] #   number of violations = 0
[12/07 23:14:49   4305s] #115235 out of 119142 instances (96.7%) need to be verified(marked ipoed), dirty area = 39.0%.
[12/07 23:15:24   4340s] ### Routing stats: routing = 41.62% drc-check-only = 5.38% dirty-area = 44.49%
[12/07 23:15:24   4340s] #   number of violations = 0
[12/07 23:15:24   4340s] #cpu time = 00:05:06, elapsed time = 00:05:07, memory = 3596.86 (MB), peak = 4120.37 (MB)
[12/07 23:15:24   4340s] #Complete Detail Routing.
[12/07 23:15:24   4340s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/07 23:15:24   4340s] #Total wire length = 320981 um.
[12/07 23:15:24   4340s] #Total half perimeter of net bounding box = 118150 um.
[12/07 23:15:24   4340s] #Total wire length on LAYER M1 = 59 um.
[12/07 23:15:24   4340s] #Total wire length on LAYER M2 = 30868 um.
[12/07 23:15:24   4340s] #Total wire length on LAYER M3 = 193563 um.
[12/07 23:15:24   4340s] #Total wire length on LAYER M4 = 96127 um.
[12/07 23:15:24   4340s] #Total wire length on LAYER M5 = 2 um.
[12/07 23:15:24   4340s] #Total wire length on LAYER M6 = 3 um.
[12/07 23:15:24   4340s] #Total wire length on LAYER M7 = 264 um.
[12/07 23:15:24   4340s] #Total wire length on LAYER M8 = 95 um.
[12/07 23:15:24   4340s] #Total wire length on LAYER M9 = 0 um.
[12/07 23:15:24   4340s] #Total wire length on LAYER AP = 0 um.
[12/07 23:15:24   4340s] #Total number of vias = 178090
[12/07 23:15:24   4340s] #Total number of multi-cut vias = 1721 (  1.0%)
[12/07 23:15:24   4340s] #Total number of single cut vias = 176369 ( 99.0%)
[12/07 23:15:24   4340s] #Up-Via Summary (total 178090):
[12/07 23:15:24   4340s] #                   single-cut          multi-cut      Total
[12/07 23:15:24   4340s] #-----------------------------------------------------------
[12/07 23:15:24   4340s] # M1             60666 ( 97.3%)      1710 (  2.7%)      62376
[12/07 23:15:24   4340s] # M2             66445 (100.0%)         0 (  0.0%)      66445
[12/07 23:15:24   4340s] # M3             49153 (100.0%)         0 (  0.0%)      49153
[12/07 23:15:24   4340s] # M4                35 (100.0%)         0 (  0.0%)         35
[12/07 23:15:24   4340s] # M5                33 (100.0%)         0 (  0.0%)         33
[12/07 23:15:24   4340s] # M6                22 ( 66.7%)        11 ( 33.3%)         33
[12/07 23:15:24   4340s] # M7                15 (100.0%)         0 (  0.0%)         15
[12/07 23:15:24   4340s] #-----------------------------------------------------------
[12/07 23:15:24   4340s] #               176369 ( 99.0%)      1721 (  1.0%)     178090 
[12/07 23:15:24   4340s] #
[12/07 23:15:24   4340s] #Total number of DRC violations = 0
[12/07 23:15:25   4340s] ### Time Record (Detail Routing) is uninstalled.
[12/07 23:15:25   4340s] #Cpu time = 00:05:08
[12/07 23:15:25   4340s] #Elapsed time = 00:05:08
[12/07 23:15:25   4340s] #Increased memory = -12.43 (MB)
[12/07 23:15:25   4340s] #Total memory = 3596.86 (MB)
[12/07 23:15:25   4340s] #Peak memory = 4120.37 (MB)
[12/07 23:15:25   4340s] #detailRoute Statistics:
[12/07 23:15:25   4340s] #Cpu time = 00:05:08
[12/07 23:15:25   4340s] #Elapsed time = 00:05:08
[12/07 23:15:25   4340s] #Increased memory = -12.43 (MB)
[12/07 23:15:25   4340s] #Total memory = 3596.86 (MB)
[12/07 23:15:25   4340s] #Peak memory = 4120.37 (MB)
[12/07 23:15:25   4340s] #Skip updating routing design signature in db-snapshot flow
[12/07 23:15:25   4340s] ### global_detail_route design signature (28): route=200449697 flt_obj=0 vio=1905142130 shield_wire=1
[12/07 23:15:25   4340s] ### Time Record (DB Export) is installed.
[12/07 23:15:25   4340s] ### export design design signature (29): route=200449697 fixed_route=610274920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=119370674 dirty_area=0 del_dirty_area=0 cell=1587586283 placement=677979126 pin_access=1591770826 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 23:15:26   4341s] ### Time Record (DB Export) is uninstalled.
[12/07 23:15:26   4341s] ### Time Record (Post Callback) is installed.
[12/07 23:15:27   4342s] ### Time Record (Post Callback) is uninstalled.
[12/07 23:15:27   4342s] #
[12/07 23:15:27   4342s] #globalDetailRoute statistics:
[12/07 23:15:27   4342s] #Cpu time = 00:05:50
[12/07 23:15:27   4342s] #Elapsed time = 00:05:50
[12/07 23:15:27   4342s] #Increased memory = -17.63 (MB)
[12/07 23:15:27   4342s] #Total memory = 3441.84 (MB)
[12/07 23:15:27   4342s] #Peak memory = 4120.37 (MB)
[12/07 23:15:27   4342s] #Number of warnings = 22
[12/07 23:15:27   4342s] #Total number of warnings = 117
[12/07 23:15:27   4342s] #Number of fails = 0
[12/07 23:15:27   4342s] #Total number of fails = 0
[12/07 23:15:27   4342s] #Complete globalDetailRoute on Sat Dec  7 23:15:27 2024
[12/07 23:15:27   4342s] #
[12/07 23:15:27   4342s] ### import design signature (30): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1591770826 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 23:15:27   4342s] ### Time Record (globalDetailRoute) is uninstalled.
[12/07 23:15:27   4342s] % End globalDetailRoute (date=12/07 23:15:27, total cpu=0:05:50, real=0:05:51, peak res=3664.6M, current mem=3436.4M)
[12/07 23:15:27   4342s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/07 23:15:27   4342s] % Begin globalDetailRoute (date=12/07 23:15:27, mem=3436.4M)
[12/07 23:15:27   4342s] 
[12/07 23:15:27   4342s] globalDetailRoute
[12/07 23:15:27   4342s] 
[12/07 23:15:27   4342s] #Start globalDetailRoute on Sat Dec  7 23:15:27 2024
[12/07 23:15:27   4342s] #
[12/07 23:15:27   4342s] ### Time Record (globalDetailRoute) is installed.
[12/07 23:15:27   4342s] ### Time Record (Pre Callback) is installed.
[12/07 23:15:27   4342s] Saved RC grid cleaned up.
[12/07 23:15:27   4342s] ### Time Record (Pre Callback) is uninstalled.
[12/07 23:15:27   4342s] ### Time Record (DB Import) is installed.
[12/07 23:15:27   4342s] ### Time Record (Timing Data Generation) is installed.
[12/07 23:15:27   4342s] #Generating timing data, please wait...
[12/07 23:15:27   4342s] #120440 total nets, 2125 already routed, 2125 will ignore in trialRoute
[12/07 23:15:27   4342s] ### run_trial_route starts on Sat Dec  7 23:15:27 2024 with memory = 3434.36 (MB), peak = 4120.37 (MB)
[12/07 23:15:35   4350s] ### run_trial_route cpu:00:00:08, real:00:00:08, mem:3.4 GB, peak:4.0 GB
[12/07 23:15:35   4350s] ### dump_timing_file starts on Sat Dec  7 23:15:35 2024 with memory = 3433.00 (MB), peak = 4120.37 (MB)
[12/07 23:15:35   4350s] ### extractRC starts on Sat Dec  7 23:15:35 2024 with memory = 3433.00 (MB), peak = 4120.37 (MB)
[12/07 23:15:35   4350s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 23:15:36   4351s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 23:15:37   4352s] ### extractRC cpu:00:00:02, real:00:00:02, mem:3.4 GB, peak:4.0 GB
[12/07 23:15:37   4352s] #Dump tif for version 2.1
[12/07 23:15:44   4359s] End AAE Lib Interpolated Model. (MEM=3833.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 23:15:48   4363s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:48   4363s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:48   4363s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:48   4363s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:48   4363s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:48   4363s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:48   4363s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:48   4363s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:48   4363s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:49   4364s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:49   4364s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:49   4364s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:15:49   4364s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 23:16:03   4378s] Total number of fetched objects 121053
[12/07 23:16:04   4379s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:01.0)
[12/07 23:16:04   4379s] End delay calculation. (MEM=3918.65 CPU=0:00:16.7 REAL=0:00:17.0)
[12/07 23:16:21   4396s] #Generating timing data took: cpu time = 00:00:46, elapsed time = 00:00:46, memory = 3443.22 (MB), peak = 4120.37 (MB)
[12/07 23:16:21   4396s] ### dump_timing_file cpu:00:00:46, real:00:00:46, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:21   4397s] #Done generating timing data.
[12/07 23:16:21   4397s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 23:16:21   4397s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/07 23:16:22   4398s] ### Net info: total nets: 121845
[12/07 23:16:22   4398s] ### Net info: dirty nets: 95
[12/07 23:16:22   4398s] ### Net info: marked as disconnected nets: 0
[12/07 23:16:23   4398s] #num needed restored net=0
[12/07 23:16:23   4398s] #need_extraction net=0 (total=121845)
[12/07 23:16:23   4398s] ### Net info: fully routed nets: 2125
[12/07 23:16:23   4398s] ### Net info: trivial (< 2 pins) nets: 1406
[12/07 23:16:23   4398s] ### Net info: unrouted nets: 118314
[12/07 23:16:23   4398s] ### Net info: re-extraction nets: 0
[12/07 23:16:23   4398s] ### Net info: ignored nets: 0
[12/07 23:16:23   4398s] ### Net info: skip routing nets: 0
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 23:16:23   4398s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[12/07 23:16:23   4398s] #To increase the message display limit, refer to the product command reference manual.
[12/07 23:16:23   4399s] #Start reading timing information from file .timing_file_3579361.tif.gz ...
[12/07 23:16:24   4400s] #Read in timing information for 36 ports, 119142 instances from timing file .timing_file_3579361.tif.gz.
[12/07 23:16:25   4400s] ### import design signature (31): route=632926905 fixed_route=610274920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1535202427 dirty_area=0 del_dirty_area=0 cell=1587586283 placement=677979126 pin_access=1591770826 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 23:16:25   4400s] ### Time Record (DB Import) is uninstalled.
[12/07 23:16:25   4400s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/07 23:16:25   4400s] #RTESIG:78da95d1c14ec3300c0660ce3c8595ed50a46dd84e93b45710574013ec3a059a7695da54
[12/07 23:16:25   4400s] #       6ad2036f4f11a7a1b2aeb9facb6fc759ad0f4f7b104c3b32db80461d099ef72c5162b665
[12/07 23:16:25   4400s] #       a9d27ba6e3587a7f10b7abf5cbeb9bc9a0b44d70907c745db381e2cbdbb6fe84c2957668
[12/07 23:16:25   4400s] #       22041763edabbb5f2d1197f054332024b58fae72fd0686e0fa3fc46006a21dafd68f4314
[12/07 23:16:25   4400s] #       9084d88fc5499aa7bca43921d1b99fc824921a623f5c9b498a96f145e9ca2820b9d3f873
[12/07 23:16:25   4400s] #       20299bcec6e9b135f2fcdbb4c9e791c91588535d9d2e2f9fb2cc8008d1fac2f6c5689d1f
[12/07 23:16:25   4400s] #       daffe4f8a5bef3ee9262623c5bcda491f29ad998720d62d698d97e8c9766baf9065c9309
[12/07 23:16:25   4400s] #       fc
[12/07 23:16:25   4400s] #
[12/07 23:16:25   4400s] ### Time Record (Data Preparation) is installed.
[12/07 23:16:25   4400s] #RTESIG:78da95d1bd4ec330100060669ee2e47608525beeceb19dac20564015b056863869a4d491
[12/07 23:16:25   4400s] #       6267e0ed09301585a4f17adffd7ab57e7bd88360da91d90634ea40f0b8678912b32d4b95
[12/07 23:16:25   4400s] #       de321d86d0eb9db85ead9f9e5f4c06a56d8283e4bd6d9b0d149fde9eea0f285c69fb2642
[12/07 23:16:25   4400s] #       7031d6bebaf9d51271094f35034252fbe82ad76da00faefb430c66204e436a7ddf470149
[12/07 23:16:25   4400s] #       88dd101ca579ca4b9a13129dfb919a445243ecfa4b6b92a2657c5175651490dc69fc7e90
[12/07 23:16:25   4400s] #       944d6be3f8d81a797e376df279647205e25857c7e9e353961910215a5fd8ae18acf3fde9
[12/07 23:16:25   4400s] #       3f397ca96fbd9b54b964103fd34d3766623cbbe1a891f2922598720d62d698d97e8c5333
[12/07 23:16:25   4400s] #       5d7d010d0b16af
[12/07 23:16:25   4400s] #
[12/07 23:16:25   4400s] ### Time Record (Data Preparation) is uninstalled.
[12/07 23:16:25   4400s] ### Time Record (Global Routing) is installed.
[12/07 23:16:25   4400s] ### Time Record (Global Routing) is uninstalled.
[12/07 23:16:25   4400s] #Total number of trivial nets (e.g. < 2 pins) = 1406 (skipped).
[12/07 23:16:25   4400s] #Total number of routable nets = 120439.
[12/07 23:16:25   4400s] #Total number of nets in the design = 121845.
[12/07 23:16:25   4400s] #118314 routable nets do not have any wires.
[12/07 23:16:25   4400s] #2125 routable nets have routed wires.
[12/07 23:16:25   4400s] #118314 nets will be global routed.
[12/07 23:16:25   4400s] #1683 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 23:16:25   4400s] #2125 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 23:16:25   4400s] ### Time Record (Data Preparation) is installed.
[12/07 23:16:25   4400s] #Start routing data preparation on Sat Dec  7 23:16:25 2024
[12/07 23:16:25   4400s] #
[12/07 23:16:25   4401s] #Minimum voltage of a net in the design = 0.000.
[12/07 23:16:25   4401s] #Maximum voltage of a net in the design = 1.100.
[12/07 23:16:25   4401s] #Voltage range [0.000 - 1.100] has 121843 nets.
[12/07 23:16:25   4401s] #Voltage range [0.900 - 1.100] has 1 net.
[12/07 23:16:25   4401s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 23:16:26   4401s] #Build and mark too close pins for the same net.
[12/07 23:16:26   4401s] ### Time Record (Cell Pin Access) is installed.
[12/07 23:16:26   4401s] #Initial pin access analysis.
[12/07 23:16:26   4401s] #Detail pin access analysis.
[12/07 23:16:26   4401s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 23:16:28   4403s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/07 23:16:28   4403s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:16:28   4403s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:16:28   4403s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:16:28   4403s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:16:28   4403s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:16:28   4403s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 23:16:28   4403s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 23:16:28   4403s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 23:16:28   4403s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/07 23:16:28   4403s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/07 23:16:28   4403s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/07 23:16:28   4403s] #pin_access_rlayer=2(M2)
[12/07 23:16:28   4403s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/07 23:16:28   4403s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 23:16:29   4404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3453.77 (MB), peak = 4120.37 (MB)
[12/07 23:16:29   4404s] #Regenerating Ggrids automatically.
[12/07 23:16:29   4404s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/07 23:16:29   4404s] #Using automatically generated G-grids.
[12/07 23:16:30   4406s] #Done routing data preparation.
[12/07 23:16:30   4406s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3457.95 (MB), peak = 4120.37 (MB)
[12/07 23:16:31   4406s] #
[12/07 23:16:31   4406s] #Finished routing data preparation on Sat Dec  7 23:16:31 2024
[12/07 23:16:31   4406s] #
[12/07 23:16:31   4406s] #Cpu time = 00:00:06
[12/07 23:16:31   4406s] #Elapsed time = 00:00:06
[12/07 23:16:31   4406s] #Increased memory = 9.56 (MB)
[12/07 23:16:31   4406s] #Total memory = 3457.95 (MB)
[12/07 23:16:31   4406s] #Peak memory = 4120.37 (MB)
[12/07 23:16:31   4406s] #
[12/07 23:16:31   4406s] ### Time Record (Data Preparation) is uninstalled.
[12/07 23:16:31   4406s] ### Time Record (Global Routing) is installed.
[12/07 23:16:31   4406s] #
[12/07 23:16:31   4406s] #Start global routing on Sat Dec  7 23:16:31 2024
[12/07 23:16:31   4406s] #
[12/07 23:16:31   4406s] #
[12/07 23:16:31   4406s] #Start global routing initialization on Sat Dec  7 23:16:31 2024
[12/07 23:16:31   4406s] #
[12/07 23:16:31   4406s] #Number of eco nets is 0
[12/07 23:16:31   4406s] #
[12/07 23:16:31   4406s] #Start global routing data preparation on Sat Dec  7 23:16:31 2024
[12/07 23:16:31   4406s] #
[12/07 23:16:31   4406s] ### build_merged_routing_blockage_rect_list starts on Sat Dec  7 23:16:31 2024 with memory = 3458.19 (MB), peak = 4120.37 (MB)
[12/07 23:16:31   4406s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:31   4406s] #Start routing resource analysis on Sat Dec  7 23:16:31 2024
[12/07 23:16:31   4406s] #
[12/07 23:16:31   4406s] ### init_is_bin_blocked starts on Sat Dec  7 23:16:31 2024 with memory = 3458.19 (MB), peak = 4120.37 (MB)
[12/07 23:16:31   4406s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:31   4406s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec  7 23:16:31 2024 with memory = 3490.79 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4409s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:03, real:00:00:03, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4409s] ### adjust_flow_cap starts on Sat Dec  7 23:16:34 2024 with memory = 3478.14 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4409s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4409s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4409s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4409s] ### set_via_blocked starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4409s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4409s] ### copy_flow starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4409s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4409s] #Routing resource analysis is done on Sat Dec  7 23:16:34 2024
[12/07 23:16:34   4409s] #
[12/07 23:16:34   4409s] ### report_flow_cap starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4409s] #  Resource Analysis:
[12/07 23:16:34   4409s] #
[12/07 23:16:34   4409s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/07 23:16:34   4409s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/07 23:16:34   4409s] #  --------------------------------------------------------------
[12/07 23:16:34   4409s] #  M1             H        3032        4467      250000    34.02%
[12/07 23:16:34   4409s] #  M2             V        5184        2316      250000     1.26%
[12/07 23:16:34   4409s] #  M3             H        5794        1705      250000     0.00%
[12/07 23:16:34   4409s] #  M4             V        5324        2176      250000     0.00%
[12/07 23:16:34   4409s] #  M5             H        1514        5985      250000    79.68%
[12/07 23:16:34   4409s] #  M6             V        1514        5986      250000    79.68%
[12/07 23:16:34   4409s] #  M7             H        7498           1      250000     0.00%
[12/07 23:16:34   4409s] #  M8             V        1874           1      250000     0.00%
[12/07 23:16:34   4409s] #  M9             H        1875           0      250000     0.00%
[12/07 23:16:34   4409s] #  AP             V         230           0      250000    54.00%
[12/07 23:16:34   4409s] #  --------------------------------------------------------------
[12/07 23:16:34   4409s] #  Total                  33841      30.18%     2500000    24.86%
[12/07 23:16:34   4409s] #
[12/07 23:16:34   4409s] #  2125 nets (1.74%) with 1 preferred extra spacing.
[12/07 23:16:34   4409s] #
[12/07 23:16:34   4409s] #
[12/07 23:16:34   4409s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4409s] ### analyze_m2_tracks starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4409s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4409s] ### report_initial_resource starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4409s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4409s] ### mark_pg_pins_accessibility starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4409s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] ### set_net_region starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] #
[12/07 23:16:34   4410s] #Global routing data preparation is done on Sat Dec  7 23:16:34 2024
[12/07 23:16:34   4410s] #
[12/07 23:16:34   4410s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] #
[12/07 23:16:34   4410s] ### prepare_level starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] ### init level 1 starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] ### Level 1 hgrid = 500 X 500
[12/07 23:16:34   4410s] ### init level 2 starts on Sat Dec  7 23:16:34 2024 with memory = 3475.13 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] ### Level 2 hgrid = 125 X 125
[12/07 23:16:34   4410s] ### init level 3 starts on Sat Dec  7 23:16:34 2024 with memory = 3481.33 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] ### Level 3 hgrid = 32 X 32  (large_net only)
[12/07 23:16:34   4410s] ### prepare_level_flow starts on Sat Dec  7 23:16:34 2024 with memory = 3481.59 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] ### init_flow_edge starts on Sat Dec  7 23:16:34 2024 with memory = 3481.59 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] ### init_flow_edge starts on Sat Dec  7 23:16:34 2024 with memory = 3482.35 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] ### init_flow_edge starts on Sat Dec  7 23:16:34 2024 with memory = 3482.35 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] #
[12/07 23:16:34   4410s] #Global routing initialization is done on Sat Dec  7 23:16:34 2024
[12/07 23:16:34   4410s] #
[12/07 23:16:34   4410s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3482.35 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] #
[12/07 23:16:34   4410s] ### routing large nets 
[12/07 23:16:34   4410s] #start global routing iteration 1...
[12/07 23:16:34   4410s] ### init_flow_edge starts on Sat Dec  7 23:16:34 2024 with memory = 3482.35 (MB), peak = 4120.37 (MB)
[12/07 23:16:34   4410s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:34   4410s] ### routing at level 3 (topmost level) iter 0
[12/07 23:16:35   4410s] ### Uniform Hboxes (8x8)
[12/07 23:16:35   4410s] ### routing at level 2 iter 0 for 0 hboxes
[12/07 23:16:35   4410s] ### Uniform Hboxes (31x31)
[12/07 23:16:35   4410s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 23:16:36   4411s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3484.05 (MB), peak = 4120.37 (MB)
[12/07 23:16:36   4411s] #
[12/07 23:16:36   4411s] #start global routing iteration 2...
[12/07 23:16:36   4411s] ### init_flow_edge starts on Sat Dec  7 23:16:36 2024 with memory = 3484.05 (MB), peak = 4120.37 (MB)
[12/07 23:16:36   4411s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:36   4411s] ### cal_flow starts on Sat Dec  7 23:16:36 2024 with memory = 3484.05 (MB), peak = 4120.37 (MB)
[12/07 23:16:36   4412s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:16:36   4412s] ### Uniform Hboxes (7x7)
[12/07 23:16:36   4412s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 23:17:02   4437s] ### measure_qor starts on Sat Dec  7 23:17:02 2024 with memory = 3612.48 (MB), peak = 4120.37 (MB)
[12/07 23:17:02   4437s] ### measure_congestion starts on Sat Dec  7 23:17:02 2024 with memory = 3612.48 (MB), peak = 4120.37 (MB)
[12/07 23:17:02   4437s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:17:02   4438s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:17:02   4438s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 3520.61 (MB), peak = 4120.37 (MB)
[12/07 23:17:02   4438s] #
[12/07 23:17:02   4438s] #start global routing iteration 3...
[12/07 23:17:02   4438s] ### init_flow_edge starts on Sat Dec  7 23:17:02 2024 with memory = 3520.61 (MB), peak = 4120.37 (MB)
[12/07 23:17:02   4438s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:17:02   4438s] ### cal_flow starts on Sat Dec  7 23:17:02 2024 with memory = 3520.61 (MB), peak = 4120.37 (MB)
[12/07 23:17:02   4438s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:17:02   4438s] ### routing at level 2 (topmost level) iter 0
[12/07 23:17:25   4460s] ### measure_qor starts on Sat Dec  7 23:17:25 2024 with memory = 3535.92 (MB), peak = 4120.37 (MB)
[12/07 23:17:25   4460s] ### measure_congestion starts on Sat Dec  7 23:17:25 2024 with memory = 3535.92 (MB), peak = 4120.37 (MB)
[12/07 23:17:25   4460s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:17:25   4460s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:17:25   4460s] ### routing at level 2 (topmost level) iter 1
[12/07 23:17:30   4466s] ### measure_qor starts on Sat Dec  7 23:17:30 2024 with memory = 3537.44 (MB), peak = 4120.37 (MB)
[12/07 23:17:30   4466s] ### measure_congestion starts on Sat Dec  7 23:17:30 2024 with memory = 3537.44 (MB), peak = 4120.37 (MB)
[12/07 23:17:30   4466s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:17:30   4466s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:17:31   4466s] ### routing at level 2 (topmost level) iter 2
[12/07 23:17:36   4471s] ### measure_qor starts on Sat Dec  7 23:17:36 2024 with memory = 3537.42 (MB), peak = 4120.37 (MB)
[12/07 23:17:36   4471s] ### measure_congestion starts on Sat Dec  7 23:17:36 2024 with memory = 3537.42 (MB), peak = 4120.37 (MB)
[12/07 23:17:36   4471s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:17:36   4471s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/07 23:17:36   4471s] #cpu time = 00:00:34, elapsed time = 00:00:34, memory = 3527.61 (MB), peak = 4120.37 (MB)
[12/07 23:17:36   4471s] #
[12/07 23:17:36   4471s] #start global routing iteration 4...
[12/07 23:17:36   4472s] ### Uniform Hboxes (7x7)
[12/07 23:17:36   4472s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 23:18:22   4517s] ### measure_qor starts on Sat Dec  7 23:18:22 2024 with memory = 3608.24 (MB), peak = 4120.37 (MB)
[12/07 23:18:22   4517s] ### measure_congestion starts on Sat Dec  7 23:18:22 2024 with memory = 3608.24 (MB), peak = 4120.37 (MB)
[12/07 23:18:22   4517s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:18:22   4517s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:18:22   4517s] ### measure_congestion starts on Sat Dec  7 23:18:22 2024 with memory = 3557.79 (MB), peak = 4120.37 (MB)
[12/07 23:18:22   4517s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/07 23:18:22   4517s] ### Uniform Hboxes (7x7)
[12/07 23:18:22   4517s] ### routing at level 1 iter 1 for 0 hboxes
[12/07 23:24:01   4856s] ### measure_qor starts on Sat Dec  7 23:24:01 2024 with memory = 3877.50 (MB), peak = 4120.37 (MB)
[12/07 23:24:01   4856s] ### measure_congestion starts on Sat Dec  7 23:24:01 2024 with memory = 3877.50 (MB), peak = 4120.37 (MB)
[12/07 23:24:01   4856s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:01   4856s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:01   4857s] #cpu time = 00:06:25, elapsed time = 00:06:25, memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:01   4857s] #
[12/07 23:24:01   4857s] ### route_end starts on Sat Dec  7 23:24:01 2024 with memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:02   4857s] #
[12/07 23:24:02   4857s] #Total number of trivial nets (e.g. < 2 pins) = 1406 (skipped).
[12/07 23:24:02   4857s] #Total number of routable nets = 120439.
[12/07 23:24:02   4857s] #Total number of nets in the design = 121845.
[12/07 23:24:02   4857s] #
[12/07 23:24:02   4857s] #120439 routable nets have routed wires.
[12/07 23:24:02   4857s] #1683 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 23:24:02   4857s] #2125 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 23:24:02   4857s] #
[12/07 23:24:02   4857s] #Routed nets constraints summary:
[12/07 23:24:02   4857s] #------------------------------------------
[12/07 23:24:02   4857s] #        Rules   Pref Layer   Unconstrained  
[12/07 23:24:02   4857s] #------------------------------------------
[12/07 23:24:02   4857s] #      Default         1683          116631  
[12/07 23:24:02   4857s] #------------------------------------------
[12/07 23:24:02   4857s] #        Total         1683          116631  
[12/07 23:24:02   4857s] #------------------------------------------
[12/07 23:24:02   4857s] #
[12/07 23:24:02   4857s] #Routing constraints summary of the whole design:
[12/07 23:24:02   4857s] #-------------------------------------------------------------
[12/07 23:24:02   4857s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[12/07 23:24:02   4857s] #-------------------------------------------------------------
[12/07 23:24:02   4857s] #      Default               2125         1683          116631  
[12/07 23:24:02   4857s] #-------------------------------------------------------------
[12/07 23:24:02   4857s] #        Total               2125         1683          116631  
[12/07 23:24:02   4857s] #-------------------------------------------------------------
[12/07 23:24:02   4857s] #
[12/07 23:24:02   4857s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 23:24:02 2024 with memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:02   4857s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:02   4857s] ### cal_base_flow starts on Sat Dec  7 23:24:02 2024 with memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:02   4857s] ### init_flow_edge starts on Sat Dec  7 23:24:02 2024 with memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:02   4857s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:02   4857s] ### cal_flow starts on Sat Dec  7 23:24:02 2024 with memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:02   4858s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:02   4858s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:02   4858s] ### report_overcon starts on Sat Dec  7 23:24:02 2024 with memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:03   4858s] #
[12/07 23:24:03   4858s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/07 23:24:03   4858s] #
[12/07 23:24:03   4858s] #                 OverCon       OverCon       OverCon          
[12/07 23:24:03   4858s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/07 23:24:03   4858s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[12/07 23:24:03   4858s] #  --------------------------------------------------------------------------
[12/07 23:24:03   4858s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.42  
[12/07 23:24:03   4858s] #  M2          924(0.37%)    160(0.06%)     17(0.01%)   (0.44%)     0.47  
[12/07 23:24:03   4858s] #  M3         1981(0.79%)     56(0.02%)      0(0.00%)   (0.81%)     0.43  
[12/07 23:24:03   4858s] #  M4           60(0.02%)      0(0.00%)      0(0.00%)   (0.02%)     0.43  
[12/07 23:24:03   4858s] #  M5         3083(1.23%)      0(0.00%)      0(0.00%)   (1.23%)     0.81  
[12/07 23:24:03   4858s] #  M6         3302(1.32%)      1(0.00%)      0(0.00%)   (1.32%)     0.81  
[12/07 23:24:03   4858s] #  M7            4(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.10  
[12/07 23:24:03   4858s] #  M8           18(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.23  
[12/07 23:24:03   4858s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.05  
[12/07 23:24:03   4858s] #  AP            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/07 23:24:03   4858s] #  --------------------------------------------------------------------------
[12/07 23:24:03   4858s] #     Total   9372(0.41%)    217(0.01%)     17(0.00%)   (0.42%)
[12/07 23:24:03   4858s] #
[12/07 23:24:03   4858s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[12/07 23:24:03   4858s] #  Overflow after GR: 0.22% H + 0.20% V
[12/07 23:24:03   4858s] #
[12/07 23:24:03   4858s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:03   4858s] ### cal_base_flow starts on Sat Dec  7 23:24:03 2024 with memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:03   4858s] ### init_flow_edge starts on Sat Dec  7 23:24:03 2024 with memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:03   4858s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:03   4858s] ### cal_flow starts on Sat Dec  7 23:24:03 2024 with memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:03   4858s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:03   4858s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:03   4858s] ### generate_cong_map_content starts on Sat Dec  7 23:24:03 2024 with memory = 3697.84 (MB), peak = 4120.37 (MB)
[12/07 23:24:03   4858s] ### Sync with Inovus CongMap starts on Sat Dec  7 23:24:03 2024 with memory = 3697.41 (MB), peak = 4120.37 (MB)
[12/07 23:24:03   4858s] #Hotspot report including placement blocked areas
[12/07 23:24:03   4858s] OPERPROF: Starting HotSpotCal at level 1, MEM:4030.2M, EPOCH TIME: 1733631843.725400
[12/07 23:24:03   4858s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 23:24:03   4858s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/07 23:24:03   4858s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 23:24:03   4858s] [hotspot] |   M1(H)    |          2.36 |         10.49 |  1483.19   561.60  1500.01   590.39 |
[12/07 23:24:03   4858s] [hotspot] |   M2(V)    |          0.52 |          8.92 |   489.60   950.39   518.39   979.20 |
[12/07 23:24:03   4859s] [hotspot] |   M3(H)    |          7.48 |         40.66 |   187.19   561.60   216.00   590.39 |
[12/07 23:24:03   4859s] [hotspot] |   M4(V)    |          0.26 |          0.26 |  1353.60  1022.39  1382.39  1051.19 |
[12/07 23:24:03   4859s] [hotspot] |   M5(H)    |        229.57 |       5279.41 |  1281.60   561.60  1375.19   698.39 |
[12/07 23:24:03   4859s] [hotspot] |   M6(V)    |        427.08 |       5443.02 |  1296.00   180.00  1432.80   309.60 |
[12/07 23:24:04   4859s] [hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[12/07 23:24:04   4859s] [hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[12/07 23:24:04   4859s] [hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[12/07 23:24:04   4859s] [hotspot] |   AP(V)    |          0.00 |          0.00 |   (none)                            |
[12/07 23:24:04   4859s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 23:24:04   4859s] [hotspot] |   worst    | (M6)   427.08 | (M6)  5443.02 |                                     |
[12/07 23:24:04   4859s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 23:24:04   4859s] [hotspot] | all layers |          0.26 |          0.26 |                                     |
[12/07 23:24:04   4859s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 23:24:04   4859s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[12/07 23:24:04   4859s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.26/0.26 (area is in unit of 4 std-cell row bins)
[12/07 23:24:04   4859s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[12/07 23:24:04   4859s] [hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[12/07 23:24:04   4859s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 23:24:04   4859s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/07 23:24:04   4859s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 23:24:04   4859s] [hotspot] |  1  |  1310.39   590.39  1339.19   619.20 |        0.26   |
[12/07 23:24:04   4859s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 23:24:04   4859s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.471, REAL:0.472, MEM:4046.2M, EPOCH TIME: 1733631844.197388
[12/07 23:24:04   4859s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:04   4859s] ### generate_cong_map_content cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:04   4859s] ### update starts on Sat Dec  7 23:24:04 2024 with memory = 3686.05 (MB), peak = 4120.37 (MB)
[12/07 23:24:04   4859s] #Complete Global Routing.
[12/07 23:24:04   4859s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/07 23:24:04   4859s] #Total wire length = 5625353 um.
[12/07 23:24:04   4859s] #Total half perimeter of net bounding box = 4007326 um.
[12/07 23:24:04   4859s] #Total wire length on LAYER M1 = 35345 um.
[12/07 23:24:04   4859s] #Total wire length on LAYER M2 = 921623 um.
[12/07 23:24:04   4859s] #Total wire length on LAYER M3 = 1693005 um.
[12/07 23:24:04   4859s] #Total wire length on LAYER M4 = 1420174 um.
[12/07 23:24:04   4859s] #Total wire length on LAYER M5 = 887 um.
[12/07 23:24:04   4859s] #Total wire length on LAYER M6 = 672 um.
[12/07 23:24:04   4859s] #Total wire length on LAYER M7 = 846504 um.
[12/07 23:24:04   4859s] #Total wire length on LAYER M8 = 580271 um.
[12/07 23:24:04   4859s] #Total wire length on LAYER M9 = 126870 um.
[12/07 23:24:04   4859s] #Total wire length on LAYER AP = 0 um.
[12/07 23:24:04   4859s] #Total number of vias = 1255018
[12/07 23:24:04   4859s] #Total number of multi-cut vias = 1721 (  0.1%)
[12/07 23:24:04   4859s] #Total number of single cut vias = 1253297 ( 99.9%)
[12/07 23:24:04   4859s] #Up-Via Summary (total 1255018):
[12/07 23:24:04   4859s] #                   single-cut          multi-cut      Total
[12/07 23:24:04   4859s] #-----------------------------------------------------------
[12/07 23:24:04   4859s] # M1            477769 ( 99.6%)      1710 (  0.4%)     479479
[12/07 23:24:04   4859s] # M2            417961 (100.0%)         0 (  0.0%)     417961
[12/07 23:24:04   4859s] # M3            215171 (100.0%)         0 (  0.0%)     215171
[12/07 23:24:04   4859s] # M4             33075 (100.0%)         0 (  0.0%)      33075
[12/07 23:24:04   4859s] # M5             33041 (100.0%)         0 (  0.0%)      33041
[12/07 23:24:04   4859s] # M6             33032 (100.0%)        11 (  0.0%)      33043
[12/07 23:24:04   4859s] # M7             34715 (100.0%)         0 (  0.0%)      34715
[12/07 23:24:04   4859s] # M8              8533 (100.0%)         0 (  0.0%)       8533
[12/07 23:24:04   4859s] #-----------------------------------------------------------
[12/07 23:24:04   4859s] #              1253297 ( 99.9%)      1721 (  0.1%)    1255018 
[12/07 23:24:04   4859s] #
[12/07 23:24:04   4859s] ### update cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:04   4859s] ### report_overcon starts on Sat Dec  7 23:24:04 2024 with memory = 3686.05 (MB), peak = 4120.37 (MB)
[12/07 23:24:04   4859s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:04   4859s] ### report_overcon starts on Sat Dec  7 23:24:04 2024 with memory = 3686.05 (MB), peak = 4120.37 (MB)
[12/07 23:24:04   4859s] #Max overcon = 6 tracks.
[12/07 23:24:04   4859s] #Total overcon = 0.42%.
[12/07 23:24:04   4859s] #Worst layer Gcell overcon rate = 1.32%.
[12/07 23:24:04   4859s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:05   4860s] ### route_end cpu:00:00:03, real:00:00:03, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:05   4860s] ### global_route design signature (34): route=1698943265 net_attr=2145846594
[12/07 23:24:05   4860s] #
[12/07 23:24:05   4860s] #Global routing statistics:
[12/07 23:24:05   4860s] #Cpu time = 00:07:34
[12/07 23:24:05   4860s] #Elapsed time = 00:07:35
[12/07 23:24:05   4860s] #Increased memory = 221.88 (MB)
[12/07 23:24:05   4860s] #Total memory = 3679.83 (MB)
[12/07 23:24:05   4860s] #Peak memory = 4120.37 (MB)
[12/07 23:24:05   4860s] #
[12/07 23:24:05   4860s] #Finished global routing on Sat Dec  7 23:24:05 2024
[12/07 23:24:05   4860s] #
[12/07 23:24:05   4860s] #
[12/07 23:24:05   4860s] ### Time Record (Global Routing) is uninstalled.
[12/07 23:24:05   4860s] ### Time Record (Data Preparation) is installed.
[12/07 23:24:06   4861s] ### Time Record (Data Preparation) is uninstalled.
[12/07 23:24:06   4862s] ### track-assign external-init starts on Sat Dec  7 23:24:06 2024 with memory = 3647.34 (MB), peak = 4120.37 (MB)
[12/07 23:24:06   4862s] ### Time Record (Track Assignment) is installed.
[12/07 23:24:07   4862s] ### Time Record (Track Assignment) is uninstalled.
[12/07 23:24:07   4862s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:07   4862s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3647.34 (MB), peak = 4120.37 (MB)
[12/07 23:24:07   4862s] ### track-assign engine-init starts on Sat Dec  7 23:24:07 2024 with memory = 3647.34 (MB), peak = 4120.37 (MB)
[12/07 23:24:07   4862s] ### Time Record (Track Assignment) is installed.
[12/07 23:24:07   4862s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/07 23:24:07   4862s] ### track-assign core-engine starts on Sat Dec  7 23:24:07 2024 with memory = 3647.34 (MB), peak = 4120.37 (MB)
[12/07 23:24:07   4862s] #Start Track Assignment.
[12/07 23:24:33   4888s] #Done with 283899 horizontal wires in 16 hboxes and 318339 vertical wires in 16 hboxes.
[12/07 23:25:02   4917s] #Done with 78741 horizontal wires in 16 hboxes and 61141 vertical wires in 16 hboxes.
[12/07 23:25:08   4923s] #Done with 16 horizontal wires in 16 hboxes and 16 vertical wires in 16 hboxes.
[12/07 23:25:08   4923s] #
[12/07 23:25:08   4923s] #Track assignment summary:
[12/07 23:25:08   4923s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/07 23:25:08   4923s] #------------------------------------------------------------------------
[12/07 23:25:08   4923s] # M1         35211.44 	  0.87%  	  0.05% 	  0.10%
[12/07 23:25:08   4923s] # M2        884402.54 	  0.15%  	  0.00% 	  0.02%
[12/07 23:25:08   4923s] # M3       1491272.77 	  0.45%  	  0.00% 	  0.08%
[12/07 23:25:08   4923s] # M4       1314333.21 	  0.20%  	  0.00% 	  0.08%
[12/07 23:25:08   4923s] # M5           885.80 	  0.00%  	  0.00% 	  0.00%
[12/07 23:25:08   4923s] # M6           649.10 	  0.00%  	  0.00% 	  0.00%
[12/07 23:25:08   4923s] # M7        840563.04 	  0.02%  	  0.00% 	  0.00%
[12/07 23:25:08   4923s] # M8        580187.58 	  0.03%  	  0.00% 	  0.00%
[12/07 23:25:08   4923s] # M9        127685.81 	  0.04%  	  0.04% 	  0.00%
[12/07 23:25:08   4923s] # AP             0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 23:25:08   4923s] #------------------------------------------------------------------------
[12/07 23:25:08   4923s] # All     5275191.29  	  0.22% 	  0.00% 	  0.00%
[12/07 23:25:08   4923s] #Complete Track Assignment.
[12/07 23:25:09   4924s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/07 23:25:09   4924s] #Total wire length = 5570094 um.
[12/07 23:25:09   4924s] #Total half perimeter of net bounding box = 4007326 um.
[12/07 23:25:09   4924s] #Total wire length on LAYER M1 = 35200 um.
[12/07 23:25:09   4924s] #Total wire length on LAYER M2 = 905040 um.
[12/07 23:25:09   4924s] #Total wire length on LAYER M3 = 1682373 um.
[12/07 23:25:09   4924s] #Total wire length on LAYER M4 = 1408710 um.
[12/07 23:25:09   4924s] #Total wire length on LAYER M5 = 885 um.
[12/07 23:25:09   4924s] #Total wire length on LAYER M6 = 647 um.
[12/07 23:25:09   4924s] #Total wire length on LAYER M7 = 838758 um.
[12/07 23:25:09   4924s] #Total wire length on LAYER M8 = 572511 um.
[12/07 23:25:09   4924s] #Total wire length on LAYER M9 = 125969 um.
[12/07 23:25:09   4924s] #Total wire length on LAYER AP = 0 um.
[12/07 23:25:09   4924s] #Total number of vias = 1255018
[12/07 23:25:09   4924s] #Total number of multi-cut vias = 1721 (  0.1%)
[12/07 23:25:09   4924s] #Total number of single cut vias = 1253297 ( 99.9%)
[12/07 23:25:09   4924s] #Up-Via Summary (total 1255018):
[12/07 23:25:09   4924s] #                   single-cut          multi-cut      Total
[12/07 23:25:09   4924s] #-----------------------------------------------------------
[12/07 23:25:09   4924s] # M1            477769 ( 99.6%)      1710 (  0.4%)     479479
[12/07 23:25:09   4924s] # M2            417961 (100.0%)         0 (  0.0%)     417961
[12/07 23:25:09   4924s] # M3            215171 (100.0%)         0 (  0.0%)     215171
[12/07 23:25:09   4924s] # M4             33075 (100.0%)         0 (  0.0%)      33075
[12/07 23:25:09   4924s] # M5             33041 (100.0%)         0 (  0.0%)      33041
[12/07 23:25:09   4924s] # M6             33032 (100.0%)        11 (  0.0%)      33043
[12/07 23:25:09   4924s] # M7             34715 (100.0%)         0 (  0.0%)      34715
[12/07 23:25:09   4924s] # M8              8533 (100.0%)         0 (  0.0%)       8533
[12/07 23:25:09   4924s] #-----------------------------------------------------------
[12/07 23:25:09   4924s] #              1253297 ( 99.9%)      1721 (  0.1%)    1255018 
[12/07 23:25:09   4924s] #
[12/07 23:25:09   4924s] ### track_assign design signature (37): route=1022935174
[12/07 23:25:09   4924s] ### track-assign core-engine cpu:00:01:02, real:00:01:02, mem:3.6 GB, peak:4.0 GB
[12/07 23:25:09   4924s] ### Time Record (Track Assignment) is uninstalled.
[12/07 23:25:10   4925s] #cpu time = 00:01:03, elapsed time = 00:01:03, memory = 3667.94 (MB), peak = 4120.37 (MB)
[12/07 23:25:10   4925s] #
[12/07 23:25:10   4925s] #number of short segments in preferred routing layers
[12/07 23:25:10   4925s] #	M8        Total 
[12/07 23:25:10   4925s] #	296       296       
[12/07 23:25:10   4925s] #
[12/07 23:25:10   4925s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 23:25:10   4925s] #Cpu time = 00:08:45
[12/07 23:25:10   4925s] #Elapsed time = 00:08:46
[12/07 23:25:10   4925s] #Increased memory = 222.42 (MB)
[12/07 23:25:10   4925s] #Total memory = 3670.80 (MB)
[12/07 23:25:10   4925s] #Peak memory = 4120.37 (MB)
[12/07 23:25:11   4926s] ### Time Record (Detail Routing) is installed.
[12/07 23:25:12   4927s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 23:25:13   4928s] #
[12/07 23:25:13   4928s] #Start Detail Routing..
[12/07 23:25:13   4928s] #start initial detail routing ...
[12/07 23:25:14   4929s] ### Design has 0 dirty nets, 204585 dirty-areas)
[12/07 23:27:00   5035s] #    completing 10% with 463 violations
[12/07 23:27:00   5035s] #    elapsed time = 00:01:47, memory = 3771.14 (MB)
[12/07 23:29:26   5181s] #    completing 20% with 1155 violations
[12/07 23:29:26   5181s] #    elapsed time = 00:04:13, memory = 3775.80 (MB)
[12/07 23:31:40   5314s] #    completing 30% with 1580 violations
[12/07 23:31:40   5314s] #    elapsed time = 00:06:27, memory = 3785.67 (MB)
[12/07 23:33:58   5452s] #    completing 40% with 1578 violations
[12/07 23:33:58   5452s] #    elapsed time = 00:08:45, memory = 3780.39 (MB)
[12/07 23:36:40   5614s] #    completing 50% with 1546 violations
[12/07 23:36:40   5614s] #    elapsed time = 00:11:27, memory = 3779.63 (MB)
[12/07 23:38:29   5723s] #    completing 60% with 1734 violations
[12/07 23:38:29   5723s] #    elapsed time = 00:13:16, memory = 3790.55 (MB)
[12/07 23:40:56   5870s] #    completing 70% with 2034 violations
[12/07 23:40:56   5870s] #    elapsed time = 00:15:43, memory = 3785.61 (MB)
[12/07 23:43:05   5999s] #    completing 80% with 2164 violations
[12/07 23:43:05   5999s] #    elapsed time = 00:17:52, memory = 3779.78 (MB)
[12/07 23:45:10   6123s] #    completing 90% with 2082 violations
[12/07 23:45:10   6123s] #    elapsed time = 00:19:57, memory = 3779.08 (MB)
[12/07 23:47:46   6279s] #    completing 100% with 1883 violations
[12/07 23:47:46   6279s] #    elapsed time = 00:22:33, memory = 3779.93 (MB)
[12/07 23:47:49   6282s] ### Routing stats: routing = 68.62% drc-check-only = 13.75% dirty-area = 69.07%
[12/07 23:47:49   6282s] #   number of violations = 1887
[12/07 23:47:49   6282s] #
[12/07 23:47:49   6282s] #    By Layer and Type :
[12/07 23:47:49   6282s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   MinCut      Mar   Totals
[12/07 23:47:49   6282s] #	M1            1        3        0        0      190        0        0      194
[12/07 23:47:49   6282s] #	M2          116       71     1343        0        1        0       48     1579
[12/07 23:47:49   6282s] #	M3            6        3       26        0        0        0        0       35
[12/07 23:47:49   6282s] #	M4            0        0        7        0        0        0        0        7
[12/07 23:47:49   6282s] #	M5            0        0        0        0        0        0        0        0
[12/07 23:47:49   6282s] #	M6            0        0        0        0        0        5        0        5
[12/07 23:47:49   6282s] #	M7            1        1       63        2        0        0        0       67
[12/07 23:47:49   6282s] #	Totals      124       78     1439        2      191        5       48     1887
[12/07 23:47:49   6282s] #cpu time = 00:22:34, elapsed time = 00:22:36, memory = 3665.45 (MB), peak = 4120.37 (MB)
[12/07 23:48:00   6293s] #start 1st optimization iteration ...
[12/07 23:49:01   6354s] ### Routing stats: routing = 68.62% drc-check-only = 13.75% dirty-area = 69.07%
[12/07 23:49:01   6354s] #   number of violations = 1601
[12/07 23:49:01   6354s] #
[12/07 23:49:01   6354s] #    By Layer and Type :
[12/07 23:49:01   6354s] #	         MetSpc   EOLSpc    Short   MinStp   CShort      Mar   Others   Totals
[12/07 23:49:01   6354s] #	M1           10        8        0        0        0        0        0       18
[12/07 23:49:01   6354s] #	M2          239       58     1101       85        1       83        2     1569
[12/07 23:49:01   6354s] #	M3            1        0        1        0        0        0        0        2
[12/07 23:49:01   6354s] #	M4            0        0        0        0        0        0        0        0
[12/07 23:49:01   6354s] #	M5            0        0        0        0        0        0        0        0
[12/07 23:49:01   6354s] #	M6            0        0        0        0        0        0        0        0
[12/07 23:49:01   6354s] #	M7            0        0       12        0        0        0        0       12
[12/07 23:49:01   6354s] #	Totals      250       66     1114       85        1       83        2     1601
[12/07 23:49:01   6354s] #    number of process antenna violations = 136
[12/07 23:49:01   6354s] #cpu time = 00:01:01, elapsed time = 00:01:01, memory = 3660.39 (MB), peak = 4120.37 (MB)
[12/07 23:49:01   6354s] #start 2nd optimization iteration ...
[12/07 23:50:02   6415s] ### Routing stats: routing = 68.62% drc-check-only = 13.75% dirty-area = 69.07%
[12/07 23:50:02   6415s] #   number of violations = 1690
[12/07 23:50:02   6415s] #
[12/07 23:50:02   6415s] #    By Layer and Type :
[12/07 23:50:02   6415s] #	         MetSpc   EOLSpc    Short   MinStp   CShort      Mar   Totals
[12/07 23:50:02   6415s] #	M1           11        7        0        0        0        0       18
[12/07 23:50:02   6415s] #	M2          312       42     1078      158        2       74     1666
[12/07 23:50:02   6415s] #	M3            0        0        2        0        0        0        2
[12/07 23:50:02   6415s] #	M4            0        0        0        0        0        0        0
[12/07 23:50:02   6415s] #	M5            0        0        0        0        0        0        0
[12/07 23:50:02   6415s] #	M6            0        0        0        0        0        0        0
[12/07 23:50:02   6415s] #	M7            0        0        4        0        0        0        4
[12/07 23:50:02   6415s] #	Totals      323       49     1084      158        2       74     1690
[12/07 23:50:02   6415s] #cpu time = 00:01:01, elapsed time = 00:01:01, memory = 3663.98 (MB), peak = 4120.37 (MB)
[12/07 23:50:02   6415s] #start 3rd optimization iteration ...
[12/07 23:51:20   6493s] ### Routing stats: routing = 68.62% drc-check-only = 13.75% dirty-area = 69.07%
[12/07 23:51:20   6493s] #   number of violations = 9
[12/07 23:51:20   6493s] #
[12/07 23:51:20   6493s] #    By Layer and Type :
[12/07 23:51:20   6493s] #	         MetSpc    Short   Totals
[12/07 23:51:20   6493s] #	M1            0        0        0
[12/07 23:51:20   6493s] #	M2            4        2        6
[12/07 23:51:20   6493s] #	M3            0        0        0
[12/07 23:51:20   6493s] #	M4            0        0        0
[12/07 23:51:20   6493s] #	M5            0        0        0
[12/07 23:51:20   6493s] #	M6            0        0        0
[12/07 23:51:20   6493s] #	M7            0        3        3
[12/07 23:51:20   6493s] #	Totals        4        5        9
[12/07 23:51:20   6493s] #cpu time = 00:01:18, elapsed time = 00:01:18, memory = 3664.43 (MB), peak = 4120.37 (MB)
[12/07 23:51:20   6493s] #start 4th optimization iteration ...
[12/07 23:51:22   6494s] ### Routing stats: routing = 68.62% drc-check-only = 13.75% dirty-area = 69.07%
[12/07 23:51:22   6494s] #   number of violations = 3
[12/07 23:51:22   6494s] #
[12/07 23:51:22   6494s] #    By Layer and Type :
[12/07 23:51:22   6494s] #	         MetSpc    Short   Totals
[12/07 23:51:22   6494s] #	M1            0        0        0
[12/07 23:51:22   6494s] #	M2            1        0        1
[12/07 23:51:22   6494s] #	M3            0        0        0
[12/07 23:51:22   6494s] #	M4            0        0        0
[12/07 23:51:22   6494s] #	M5            0        0        0
[12/07 23:51:22   6494s] #	M6            0        0        0
[12/07 23:51:22   6494s] #	M7            0        2        2
[12/07 23:51:22   6494s] #	Totals        1        2        3
[12/07 23:51:22   6494s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3665.45 (MB), peak = 4120.37 (MB)
[12/07 23:51:22   6494s] #start 5th optimization iteration ...
[12/07 23:51:23   6496s] ### Routing stats: routing = 68.62% drc-check-only = 13.75% dirty-area = 69.07%
[12/07 23:51:23   6496s] #   number of violations = 2
[12/07 23:51:23   6496s] #
[12/07 23:51:23   6496s] #    By Layer and Type :
[12/07 23:51:23   6496s] #	         MetSpc    Short   Totals
[12/07 23:51:23   6496s] #	M1            0        0        0
[12/07 23:51:23   6496s] #	M2            1        0        1
[12/07 23:51:23   6496s] #	M3            0        0        0
[12/07 23:51:23   6496s] #	M4            0        0        0
[12/07 23:51:23   6496s] #	M5            0        0        0
[12/07 23:51:23   6496s] #	M6            0        0        0
[12/07 23:51:23   6496s] #	M7            0        1        1
[12/07 23:51:23   6496s] #	Totals        1        1        2
[12/07 23:51:23   6496s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3664.41 (MB), peak = 4120.37 (MB)
[12/07 23:51:23   6496s] #start 6th optimization iteration ...
[12/07 23:51:24   6497s] ### Routing stats: routing = 68.62% drc-check-only = 13.75% dirty-area = 69.07%
[12/07 23:51:24   6497s] #   number of violations = 1
[12/07 23:51:24   6497s] #
[12/07 23:51:24   6497s] #    By Layer and Type :
[12/07 23:51:24   6497s] #	          Short   Totals
[12/07 23:51:24   6497s] #	M1            0        0
[12/07 23:51:24   6497s] #	M2            0        0
[12/07 23:51:24   6497s] #	M3            0        0
[12/07 23:51:24   6497s] #	M4            0        0
[12/07 23:51:24   6497s] #	M5            0        0
[12/07 23:51:24   6497s] #	M6            0        0
[12/07 23:51:24   6497s] #	M7            1        1
[12/07 23:51:24   6497s] #	Totals        1        1
[12/07 23:51:24   6497s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3661.94 (MB), peak = 4120.37 (MB)
[12/07 23:51:24   6497s] #start 7th optimization iteration ...
[12/07 23:51:25   6498s] ### Routing stats: routing = 68.62% drc-check-only = 13.75% dirty-area = 69.07%
[12/07 23:51:25   6498s] #   number of violations = 1
[12/07 23:51:25   6498s] #
[12/07 23:51:25   6498s] #    By Layer and Type :
[12/07 23:51:25   6498s] #	          Short   Totals
[12/07 23:51:25   6498s] #	M1            0        0
[12/07 23:51:25   6498s] #	M2            0        0
[12/07 23:51:25   6498s] #	M3            0        0
[12/07 23:51:25   6498s] #	M4            0        0
[12/07 23:51:25   6498s] #	M5            0        0
[12/07 23:51:25   6498s] #	M6            0        0
[12/07 23:51:25   6498s] #	M7            1        1
[12/07 23:51:25   6498s] #	Totals        1        1
[12/07 23:51:25   6498s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3662.76 (MB), peak = 4120.37 (MB)
[12/07 23:51:25   6498s] #start 8th optimization iteration ...
[12/07 23:51:26   6499s] ### Routing stats: routing = 68.62% drc-check-only = 13.75% dirty-area = 69.07%
[12/07 23:51:26   6499s] #   number of violations = 1
[12/07 23:51:26   6499s] #
[12/07 23:51:26   6499s] #    By Layer and Type :
[12/07 23:51:26   6499s] #	          Short   Totals
[12/07 23:51:26   6499s] #	M1            0        0
[12/07 23:51:26   6499s] #	M2            0        0
[12/07 23:51:26   6499s] #	M3            0        0
[12/07 23:51:26   6499s] #	M4            0        0
[12/07 23:51:26   6499s] #	M5            0        0
[12/07 23:51:26   6499s] #	M6            0        0
[12/07 23:51:26   6499s] #	M7            1        1
[12/07 23:51:26   6499s] #	Totals        1        1
[12/07 23:51:26   6499s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3662.82 (MB), peak = 4120.37 (MB)
[12/07 23:51:26   6499s] #start 9th optimization iteration ...
[12/07 23:51:27   6500s] ### Routing stats: routing = 68.62% drc-check-only = 13.75% dirty-area = 69.07%
[12/07 23:51:27   6500s] #   number of violations = 0
[12/07 23:51:27   6500s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3663.29 (MB), peak = 4120.37 (MB)
[12/07 23:51:29   6501s] #Complete Detail Routing.
[12/07 23:51:29   6502s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/07 23:51:29   6502s] #Total wire length = 5596093 um.
[12/07 23:51:29   6502s] #Total half perimeter of net bounding box = 4007326 um.
[12/07 23:51:29   6502s] #Total wire length on LAYER M1 = 62529 um.
[12/07 23:51:29   6502s] #Total wire length on LAYER M2 = 1096569 um.
[12/07 23:51:29   6502s] #Total wire length on LAYER M3 = 1681762 um.
[12/07 23:51:29   6502s] #Total wire length on LAYER M4 = 1274835 um.
[12/07 23:51:29   6502s] #Total wire length on LAYER M5 = 10728 um.
[12/07 23:51:29   6502s] #Total wire length on LAYER M6 = 16059 um.
[12/07 23:51:29   6502s] #Total wire length on LAYER M7 = 812314 um.
[12/07 23:51:29   6502s] #Total wire length on LAYER M8 = 524125 um.
[12/07 23:51:29   6502s] #Total wire length on LAYER M9 = 117171 um.
[12/07 23:51:29   6502s] #Total wire length on LAYER AP = 0 um.
[12/07 23:51:29   6502s] #Total number of vias = 1304893
[12/07 23:51:29   6502s] #Total number of multi-cut vias = 6923 (  0.5%)
[12/07 23:51:29   6502s] #Total number of single cut vias = 1297970 ( 99.5%)
[12/07 23:51:29   6502s] #Up-Via Summary (total 1304893):
[12/07 23:51:29   6502s] #                   single-cut          multi-cut      Total
[12/07 23:51:29   6502s] #-----------------------------------------------------------
[12/07 23:51:29   6502s] # M1            485646 ( 99.4%)      2714 (  0.6%)     488360
[12/07 23:51:29   6502s] # M2            482086 (100.0%)         0 (  0.0%)     482086
[12/07 23:51:29   6502s] # M3            201381 (100.0%)         0 (  0.0%)     201381
[12/07 23:51:29   6502s] # M4             36310 (100.0%)         0 (  0.0%)      36310
[12/07 23:51:29   6502s] # M5             34560 (100.0%)         0 (  0.0%)      34560
[12/07 23:51:29   6502s] # M6             31910 ( 88.3%)      4209 ( 11.7%)      36119
[12/07 23:51:29   6502s] # M7             18848 (100.0%)         0 (  0.0%)      18848
[12/07 23:51:29   6502s] # M8              7229 (100.0%)         0 (  0.0%)       7229
[12/07 23:51:29   6502s] #-----------------------------------------------------------
[12/07 23:51:29   6502s] #              1297970 ( 99.5%)      6923 (  0.5%)    1304893 
[12/07 23:51:29   6502s] #
[12/07 23:51:29   6502s] #Total number of DRC violations = 0
[12/07 23:51:30   6502s] ### Time Record (Detail Routing) is uninstalled.
[12/07 23:51:30   6502s] #Cpu time = 00:26:17
[12/07 23:51:30   6502s] #Elapsed time = 00:26:19
[12/07 23:51:30   6502s] #Increased memory = -7.52 (MB)
[12/07 23:51:30   6502s] #Total memory = 3663.29 (MB)
[12/07 23:51:30   6502s] #Peak memory = 4120.37 (MB)
[12/07 23:51:30   6502s] ### Time Record (Antenna Fixing) is installed.
[12/07 23:51:30   6503s] #
[12/07 23:51:30   6503s] #start routing for process antenna violation fix ...
[12/07 23:51:31   6504s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 23:51:47   6520s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3662.32 (MB), peak = 4120.37 (MB)
[12/07 23:51:47   6520s] #
[12/07 23:51:48   6520s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/07 23:51:48   6520s] #Total wire length = 5596163 um.
[12/07 23:51:48   6520s] #Total half perimeter of net bounding box = 4007326 um.
[12/07 23:51:48   6520s] #Total wire length on LAYER M1 = 62529 um.
[12/07 23:51:48   6520s] #Total wire length on LAYER M2 = 1096569 um.
[12/07 23:51:48   6520s] #Total wire length on LAYER M3 = 1681759 um.
[12/07 23:51:48   6520s] #Total wire length on LAYER M4 = 1274835 um.
[12/07 23:51:48   6520s] #Total wire length on LAYER M5 = 10731 um.
[12/07 23:51:48   6520s] #Total wire length on LAYER M6 = 16059 um.
[12/07 23:51:48   6520s] #Total wire length on LAYER M7 = 812313 um.
[12/07 23:51:48   6520s] #Total wire length on LAYER M8 = 524134 um.
[12/07 23:51:48   6520s] #Total wire length on LAYER M9 = 117234 um.
[12/07 23:51:48   6520s] #Total wire length on LAYER AP = 0 um.
[12/07 23:51:48   6520s] #Total number of vias = 1305069
[12/07 23:51:48   6520s] #Total number of multi-cut vias = 6923 (  0.5%)
[12/07 23:51:48   6520s] #Total number of single cut vias = 1298146 ( 99.5%)
[12/07 23:51:48   6520s] #Up-Via Summary (total 1305069):
[12/07 23:51:48   6520s] #                   single-cut          multi-cut      Total
[12/07 23:51:48   6520s] #-----------------------------------------------------------
[12/07 23:51:48   6520s] # M1            485646 ( 99.4%)      2714 (  0.6%)     488360
[12/07 23:51:48   6520s] # M2            482086 (100.0%)         0 (  0.0%)     482086
[12/07 23:51:48   6520s] # M3            201383 (100.0%)         0 (  0.0%)     201383
[12/07 23:51:48   6520s] # M4             36316 (100.0%)         0 (  0.0%)      36316
[12/07 23:51:48   6520s] # M5             34560 (100.0%)         0 (  0.0%)      34560
[12/07 23:51:48   6520s] # M6             31910 ( 88.3%)      4209 ( 11.7%)      36119
[12/07 23:51:48   6520s] # M7             18870 (100.0%)         0 (  0.0%)      18870
[12/07 23:51:48   6520s] # M8              7375 (100.0%)         0 (  0.0%)       7375
[12/07 23:51:48   6520s] #-----------------------------------------------------------
[12/07 23:51:48   6520s] #              1298146 ( 99.5%)      6923 (  0.5%)    1305069 
[12/07 23:51:48   6520s] #
[12/07 23:51:48   6520s] #Total number of DRC violations = 0
[12/07 23:51:48   6520s] #Total number of process antenna violations = 0
[12/07 23:51:48   6520s] #Total number of net violated process antenna rule = 0
[12/07 23:51:48   6520s] #
[12/07 23:52:00   6532s] #
[12/07 23:52:00   6533s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/07 23:52:00   6533s] #Total wire length = 5596163 um.
[12/07 23:52:00   6533s] #Total half perimeter of net bounding box = 4007326 um.
[12/07 23:52:00   6533s] #Total wire length on LAYER M1 = 62529 um.
[12/07 23:52:00   6533s] #Total wire length on LAYER M2 = 1096569 um.
[12/07 23:52:00   6533s] #Total wire length on LAYER M3 = 1681759 um.
[12/07 23:52:00   6533s] #Total wire length on LAYER M4 = 1274835 um.
[12/07 23:52:00   6533s] #Total wire length on LAYER M5 = 10731 um.
[12/07 23:52:00   6533s] #Total wire length on LAYER M6 = 16059 um.
[12/07 23:52:00   6533s] #Total wire length on LAYER M7 = 812313 um.
[12/07 23:52:00   6533s] #Total wire length on LAYER M8 = 524134 um.
[12/07 23:52:00   6533s] #Total wire length on LAYER M9 = 117234 um.
[12/07 23:52:00   6533s] #Total wire length on LAYER AP = 0 um.
[12/07 23:52:00   6533s] #Total number of vias = 1305069
[12/07 23:52:00   6533s] #Total number of multi-cut vias = 6923 (  0.5%)
[12/07 23:52:00   6533s] #Total number of single cut vias = 1298146 ( 99.5%)
[12/07 23:52:00   6533s] #Up-Via Summary (total 1305069):
[12/07 23:52:00   6533s] #                   single-cut          multi-cut      Total
[12/07 23:52:00   6533s] #-----------------------------------------------------------
[12/07 23:52:00   6533s] # M1            485646 ( 99.4%)      2714 (  0.6%)     488360
[12/07 23:52:00   6533s] # M2            482086 (100.0%)         0 (  0.0%)     482086
[12/07 23:52:00   6533s] # M3            201383 (100.0%)         0 (  0.0%)     201383
[12/07 23:52:00   6533s] # M4             36316 (100.0%)         0 (  0.0%)      36316
[12/07 23:52:00   6533s] # M5             34560 (100.0%)         0 (  0.0%)      34560
[12/07 23:52:00   6533s] # M6             31910 ( 88.3%)      4209 ( 11.7%)      36119
[12/07 23:52:00   6533s] # M7             18870 (100.0%)         0 (  0.0%)      18870
[12/07 23:52:00   6533s] # M8              7375 (100.0%)         0 (  0.0%)       7375
[12/07 23:52:00   6533s] #-----------------------------------------------------------
[12/07 23:52:00   6533s] #              1298146 ( 99.5%)      6923 (  0.5%)    1305069 
[12/07 23:52:00   6533s] #
[12/07 23:52:00   6533s] #Total number of DRC violations = 0
[12/07 23:52:00   6533s] #Total number of process antenna violations = 0
[12/07 23:52:00   6533s] #Total number of net violated process antenna rule = 0
[12/07 23:52:00   6533s] #
[12/07 23:52:00   6533s] ### Time Record (Antenna Fixing) is uninstalled.
[12/07 23:52:02   6534s] ### Time Record (Post Route Via Swapping) is installed.
[12/07 23:52:02   6534s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 23:52:02   6535s] #
[12/07 23:52:02   6535s] #Start Post Route via swapping...
[12/07 23:52:02   6535s] #68.62% of area are rerouted by ECO routing.
[12/07 23:55:04   6716s] #   number of violations = 0
[12/07 23:55:04   6716s] #cpu time = 00:03:01, elapsed time = 00:03:02, memory = 3660.02 (MB), peak = 4120.37 (MB)
[12/07 23:55:04   6716s] #CELL_VIEW torus_credit_D_W32,init has no DRC violation.
[12/07 23:55:04   6716s] #Total number of DRC violations = 0
[12/07 23:55:04   6716s] #Total number of process antenna violations = 0
[12/07 23:55:04   6716s] #Total number of net violated process antenna rule = 0
[12/07 23:55:04   6716s] #Post Route via swapping is done.
[12/07 23:55:04   6716s] ### Time Record (Post Route Via Swapping) is uninstalled.
[12/07 23:55:04   6716s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/07 23:55:04   6716s] #Total wire length = 5596163 um.
[12/07 23:55:04   6716s] #Total half perimeter of net bounding box = 4007326 um.
[12/07 23:55:04   6716s] #Total wire length on LAYER M1 = 62529 um.
[12/07 23:55:04   6716s] #Total wire length on LAYER M2 = 1096569 um.
[12/07 23:55:04   6716s] #Total wire length on LAYER M3 = 1681759 um.
[12/07 23:55:04   6716s] #Total wire length on LAYER M4 = 1274835 um.
[12/07 23:55:04   6716s] #Total wire length on LAYER M5 = 10731 um.
[12/07 23:55:04   6716s] #Total wire length on LAYER M6 = 16059 um.
[12/07 23:55:04   6716s] #Total wire length on LAYER M7 = 812313 um.
[12/07 23:55:04   6716s] #Total wire length on LAYER M8 = 524134 um.
[12/07 23:55:04   6716s] #Total wire length on LAYER M9 = 117234 um.
[12/07 23:55:04   6716s] #Total wire length on LAYER AP = 0 um.
[12/07 23:55:04   6716s] #Total number of vias = 1305069
[12/07 23:55:04   6716s] #Total number of multi-cut vias = 1029807 ( 78.9%)
[12/07 23:55:04   6716s] #Total number of single cut vias = 275262 ( 21.1%)
[12/07 23:55:04   6716s] #Up-Via Summary (total 1305069):
[12/07 23:55:04   6716s] #                   single-cut          multi-cut      Total
[12/07 23:55:04   6716s] #-----------------------------------------------------------
[12/07 23:55:04   6716s] # M1            251309 ( 51.5%)    237051 ( 48.5%)     488360
[12/07 23:55:04   6716s] # M2             16818 (  3.5%)    465268 ( 96.5%)     482086
[12/07 23:55:04   6716s] # M3              4122 (  2.0%)    197261 ( 98.0%)     201383
[12/07 23:55:04   6716s] # M4                11 (  0.0%)     36305 (100.0%)      36316
[12/07 23:55:04   6716s] # M5                64 (  0.2%)     34496 ( 99.8%)      34560
[12/07 23:55:04   6716s] # M6                69 (  0.2%)     36050 ( 99.8%)      36119
[12/07 23:55:04   6716s] # M7              2600 ( 13.8%)     16270 ( 86.2%)      18870
[12/07 23:55:04   6716s] # M8               269 (  3.6%)      7106 ( 96.4%)       7375
[12/07 23:55:04   6716s] #-----------------------------------------------------------
[12/07 23:55:04   6716s] #               275262 ( 21.1%)   1029807 ( 78.9%)    1305069 
[12/07 23:55:04   6716s] #
[12/07 23:55:06   6719s] ### Time Record (Post Route Wire Spreading) is installed.
[12/07 23:55:06   6719s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 23:55:06   6719s] #
[12/07 23:55:06   6719s] #Start Post Route wire spreading..
[12/07 23:55:08   6720s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 23:55:08   6721s] #
[12/07 23:55:08   6721s] #Start DRC checking..
[12/07 23:57:03   6835s] #   number of violations = 1
[12/07 23:57:03   6835s] #
[12/07 23:57:03   6835s] #    By Layer and Type :
[12/07 23:57:03   6835s] #	         AdjCut   Totals
[12/07 23:57:03   6835s] #	M1            0        0
[12/07 23:57:03   6835s] #	M2            0        0
[12/07 23:57:03   6835s] #	M3            0        0
[12/07 23:57:03   6835s] #	M4            0        0
[12/07 23:57:03   6835s] #	M5            0        0
[12/07 23:57:03   6835s] #	M6            0        0
[12/07 23:57:03   6835s] #	M7            1        1
[12/07 23:57:03   6835s] #	Totals        1        1
[12/07 23:57:03   6835s] #cpu time = 00:01:55, elapsed time = 00:01:55, memory = 3662.64 (MB), peak = 4120.37 (MB)
[12/07 23:57:03   6835s] #CELL_VIEW torus_credit_D_W32,init has 1 DRC violations
[12/07 23:57:03   6835s] #Total number of DRC violations = 1
[12/07 23:57:03   6835s] #Total number of process antenna violations = 0
[12/07 23:57:03   6835s] #Total number of net violated process antenna rule = 0
[12/07 23:57:03   6835s] #Total number of violations on LAYER M1 = 0
[12/07 23:57:03   6835s] #Total number of violations on LAYER M2 = 0
[12/07 23:57:03   6835s] #Total number of violations on LAYER M3 = 0
[12/07 23:57:03   6835s] #Total number of violations on LAYER M4 = 0
[12/07 23:57:03   6835s] #Total number of violations on LAYER M5 = 0
[12/07 23:57:03   6835s] #Total number of violations on LAYER M6 = 0
[12/07 23:57:03   6835s] #Total number of violations on LAYER M7 = 1
[12/07 23:57:03   6835s] #Total number of violations on LAYER M8 = 0
[12/07 23:57:03   6835s] #Total number of violations on LAYER M9 = 0
[12/07 23:57:03   6835s] #Total number of violations on LAYER AP = 0
[12/07 23:57:04   6836s] #
[12/07 23:57:04   6836s] #Start data preparation for wire spreading...
[12/07 23:57:04   6836s] #
[12/07 23:57:04   6836s] #Data preparation is done on Sat Dec  7 23:57:04 2024
[12/07 23:57:04   6836s] #
[12/07 23:57:04   6836s] ### track-assign engine-init starts on Sat Dec  7 23:57:04 2024 with memory = 3662.64 (MB), peak = 4120.37 (MB)
[12/07 23:57:04   6837s] ### track-assign engine-init cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/07 23:57:04   6837s] #
[12/07 23:57:04   6837s] #Start Post Route Wire Spread.
[12/07 23:57:35   6868s] #Done with 59527 horizontal wires in 31 hboxes and 66478 vertical wires in 31 hboxes.
[12/07 23:57:37   6869s] #Complete Post Route Wire Spread.
[12/07 23:57:37   6869s] #
[12/07 23:57:37   6869s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/07 23:57:37   6869s] #Total wire length = 5655371 um.
[12/07 23:57:37   6869s] #Total half perimeter of net bounding box = 4007326 um.
[12/07 23:57:37   6869s] #Total wire length on LAYER M1 = 62926 um.
[12/07 23:57:37   6869s] #Total wire length on LAYER M2 = 1103376 um.
[12/07 23:57:37   6869s] #Total wire length on LAYER M3 = 1696621 um.
[12/07 23:57:37   6869s] #Total wire length on LAYER M4 = 1296909 um.
[12/07 23:57:37   6869s] #Total wire length on LAYER M5 = 10764 um.
[12/07 23:57:37   6869s] #Total wire length on LAYER M6 = 16090 um.
[12/07 23:57:37   6869s] #Total wire length on LAYER M7 = 820584 um.
[12/07 23:57:37   6869s] #Total wire length on LAYER M8 = 529379 um.
[12/07 23:57:37   6869s] #Total wire length on LAYER M9 = 118723 um.
[12/07 23:57:37   6869s] #Total wire length on LAYER AP = 0 um.
[12/07 23:57:37   6869s] #Total number of vias = 1305069
[12/07 23:57:37   6869s] #Total number of multi-cut vias = 1029807 ( 78.9%)
[12/07 23:57:37   6869s] #Total number of single cut vias = 275262 ( 21.1%)
[12/07 23:57:37   6869s] #Up-Via Summary (total 1305069):
[12/07 23:57:37   6869s] #                   single-cut          multi-cut      Total
[12/07 23:57:37   6869s] #-----------------------------------------------------------
[12/07 23:57:37   6869s] # M1            251309 ( 51.5%)    237051 ( 48.5%)     488360
[12/07 23:57:37   6869s] # M2             16818 (  3.5%)    465268 ( 96.5%)     482086
[12/07 23:57:37   6869s] # M3              4122 (  2.0%)    197261 ( 98.0%)     201383
[12/07 23:57:37   6869s] # M4                11 (  0.0%)     36305 (100.0%)      36316
[12/07 23:57:37   6869s] # M5                64 (  0.2%)     34496 ( 99.8%)      34560
[12/07 23:57:37   6869s] # M6                69 (  0.2%)     36050 ( 99.8%)      36119
[12/07 23:57:37   6869s] # M7              2600 ( 13.8%)     16270 ( 86.2%)      18870
[12/07 23:57:37   6869s] # M8               269 (  3.6%)      7106 ( 96.4%)       7375
[12/07 23:57:37   6869s] #-----------------------------------------------------------
[12/07 23:57:37   6869s] #               275262 ( 21.1%)   1029807 ( 78.9%)    1305069 
[12/07 23:57:37   6869s] #
[12/07 23:57:40   6872s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 23:57:40   6872s] #
[12/07 23:57:40   6872s] #Start DRC checking..
[12/07 23:59:45   6997s] #   number of violations = 1
[12/07 23:59:45   6997s] #
[12/07 23:59:45   6997s] #    By Layer and Type :
[12/07 23:59:45   6997s] #	         AdjCut   Totals
[12/07 23:59:45   6997s] #	M1            0        0
[12/07 23:59:45   6997s] #	M2            0        0
[12/07 23:59:45   6997s] #	M3            0        0
[12/07 23:59:45   6997s] #	M4            0        0
[12/07 23:59:45   6997s] #	M5            0        0
[12/07 23:59:45   6997s] #	M6            0        0
[12/07 23:59:45   6997s] #	M7            1        1
[12/07 23:59:45   6997s] #	Totals        1        1
[12/07 23:59:45   6997s] #cpu time = 00:02:05, elapsed time = 00:02:05, memory = 3668.36 (MB), peak = 4120.37 (MB)
[12/07 23:59:45   6997s] #CELL_VIEW torus_credit_D_W32,init has 1 DRC violations
[12/07 23:59:45   6997s] #Total number of DRC violations = 1
[12/07 23:59:45   6997s] #Total number of process antenna violations = 0
[12/07 23:59:45   6997s] #Total number of net violated process antenna rule = 0
[12/07 23:59:45   6997s] #Total number of violations on LAYER M1 = 0
[12/07 23:59:45   6997s] #Total number of violations on LAYER M2 = 0
[12/07 23:59:45   6997s] #Total number of violations on LAYER M3 = 0
[12/07 23:59:45   6997s] #Total number of violations on LAYER M4 = 0
[12/07 23:59:45   6997s] #Total number of violations on LAYER M5 = 0
[12/07 23:59:45   6997s] #Total number of violations on LAYER M6 = 0
[12/07 23:59:45   6997s] #Total number of violations on LAYER M7 = 1
[12/07 23:59:45   6997s] #Total number of violations on LAYER M8 = 0
[12/07 23:59:45   6997s] #Total number of violations on LAYER M9 = 0
[12/07 23:59:45   6997s] #Total number of violations on LAYER AP = 0
[12/08 00:00:01   7013s] #   number of violations = 1
[12/08 00:00:01   7013s] #
[12/08 00:00:01   7013s] #    By Layer and Type :
[12/08 00:00:01   7013s] #	         AdjCut   Totals
[12/08 00:00:01   7013s] #	M1            0        0
[12/08 00:00:01   7013s] #	M2            0        0
[12/08 00:00:01   7013s] #	M3            0        0
[12/08 00:00:01   7013s] #	M4            0        0
[12/08 00:00:01   7013s] #	M5            0        0
[12/08 00:00:01   7013s] #	M6            0        0
[12/08 00:00:01   7013s] #	M7            1        1
[12/08 00:00:01   7013s] #	Totals        1        1
[12/08 00:00:01   7013s] #cpu time = 00:02:57, elapsed time = 00:02:57, memory = 3667.84 (MB), peak = 4120.37 (MB)
[12/08 00:00:01   7013s] #CELL_VIEW torus_credit_D_W32,init has 1 DRC violations
[12/08 00:00:01   7013s] #Total number of DRC violations = 1
[12/08 00:00:01   7013s] #Total number of process antenna violations = 0
[12/08 00:00:01   7013s] #Total number of net violated process antenna rule = 0
[12/08 00:00:01   7013s] #Total number of violations on LAYER M1 = 0
[12/08 00:00:01   7013s] #Total number of violations on LAYER M2 = 0
[12/08 00:00:01   7013s] #Total number of violations on LAYER M3 = 0
[12/08 00:00:01   7013s] #Total number of violations on LAYER M4 = 0
[12/08 00:00:01   7013s] #Total number of violations on LAYER M5 = 0
[12/08 00:00:01   7013s] #Total number of violations on LAYER M6 = 0
[12/08 00:00:01   7013s] #Total number of violations on LAYER M7 = 1
[12/08 00:00:01   7013s] #Total number of violations on LAYER M8 = 0
[12/08 00:00:01   7013s] #Total number of violations on LAYER M9 = 0
[12/08 00:00:01   7013s] #Total number of violations on LAYER AP = 0
[12/08 00:00:01   7013s] #Post Route wire spread is done.
[12/08 00:00:01   7013s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/08 00:00:01   7013s] #Total number of nets with non-default rule or having extra spacing = 2125
[12/08 00:00:01   7013s] #Total wire length = 5655371 um.
[12/08 00:00:01   7013s] #Total half perimeter of net bounding box = 4007326 um.
[12/08 00:00:01   7013s] #Total wire length on LAYER M1 = 62926 um.
[12/08 00:00:01   7013s] #Total wire length on LAYER M2 = 1103376 um.
[12/08 00:00:01   7013s] #Total wire length on LAYER M3 = 1696621 um.
[12/08 00:00:01   7013s] #Total wire length on LAYER M4 = 1296909 um.
[12/08 00:00:01   7013s] #Total wire length on LAYER M5 = 10764 um.
[12/08 00:00:01   7013s] #Total wire length on LAYER M6 = 16090 um.
[12/08 00:00:01   7013s] #Total wire length on LAYER M7 = 820584 um.
[12/08 00:00:01   7013s] #Total wire length on LAYER M8 = 529379 um.
[12/08 00:00:01   7013s] #Total wire length on LAYER M9 = 118723 um.
[12/08 00:00:01   7013s] #Total wire length on LAYER AP = 0 um.
[12/08 00:00:01   7013s] #Total number of vias = 1305069
[12/08 00:00:01   7013s] #Total number of multi-cut vias = 1029807 ( 78.9%)
[12/08 00:00:01   7013s] #Total number of single cut vias = 275262 ( 21.1%)
[12/08 00:00:01   7013s] #Up-Via Summary (total 1305069):
[12/08 00:00:01   7013s] #                   single-cut          multi-cut      Total
[12/08 00:00:01   7013s] #-----------------------------------------------------------
[12/08 00:00:01   7013s] # M1            251309 ( 51.5%)    237051 ( 48.5%)     488360
[12/08 00:00:01   7013s] # M2             16818 (  3.5%)    465268 ( 96.5%)     482086
[12/08 00:00:01   7013s] # M3              4122 (  2.0%)    197261 ( 98.0%)     201383
[12/08 00:00:01   7013s] # M4                11 (  0.0%)     36305 (100.0%)      36316
[12/08 00:00:01   7013s] # M5                64 (  0.2%)     34496 ( 99.8%)      34560
[12/08 00:00:01   7013s] # M6                69 (  0.2%)     36050 ( 99.8%)      36119
[12/08 00:00:01   7013s] # M7              2600 ( 13.8%)     16270 ( 86.2%)      18870
[12/08 00:00:01   7013s] # M8               269 (  3.6%)      7106 ( 96.4%)       7375
[12/08 00:00:01   7013s] #-----------------------------------------------------------
[12/08 00:00:01   7013s] #               275262 ( 21.1%)   1029807 ( 78.9%)    1305069 
[12/08 00:00:01   7013s] #
[12/08 00:00:02   7014s] #detailRoute Statistics:
[12/08 00:00:02   7014s] #Cpu time = 00:34:49
[12/08 00:00:02   7014s] #Elapsed time = 00:34:52
[12/08 00:00:02   7014s] #Increased memory = -2.96 (MB)
[12/08 00:00:02   7014s] #Total memory = 3667.84 (MB)
[12/08 00:00:02   7014s] #Peak memory = 4120.37 (MB)
[12/08 00:00:03   7015s] ### global_detail_route design signature (82): route=1286051762 flt_obj=0 vio=1445108227 shield_wire=1
[12/08 00:00:03   7015s] ### Time Record (DB Export) is installed.
[12/08 00:00:04   7017s] ### export design design signature (83): route=1286051762 fixed_route=610274920 flt_obj=0 vio=1445108227 swire=282492057 shield_wire=1 net_attr=1375256068 dirty_area=0 del_dirty_area=0 cell=1587586283 placement=677979126 pin_access=1591770826 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/08 00:00:08   7020s] ### Time Record (DB Export) is uninstalled.
[12/08 00:00:08   7020s] ### Time Record (Post Callback) is installed.
[12/08 00:00:08   7020s] ### Time Record (Post Callback) is uninstalled.
[12/08 00:00:08   7020s] #
[12/08 00:00:08   7020s] #globalDetailRoute statistics:
[12/08 00:00:08   7020s] #Cpu time = 00:44:38
[12/08 00:00:08   7020s] #Elapsed time = 00:44:42
[12/08 00:00:08   7020s] #Increased memory = 163.29 (MB)
[12/08 00:00:08   7020s] #Total memory = 3599.69 (MB)
[12/08 00:00:08   7020s] #Peak memory = 4120.37 (MB)
[12/08 00:00:08   7020s] #Number of warnings = 22
[12/08 00:00:08   7020s] #Total number of warnings = 140
[12/08 00:00:08   7020s] #Number of fails = 0
[12/08 00:00:08   7020s] #Total number of fails = 0
[12/08 00:00:08   7020s] #Complete globalDetailRoute on Sun Dec  8 00:00:08 2024
[12/08 00:00:08   7020s] #
[12/08 00:00:09   7021s] ### import design signature (84): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1591770826 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/08 00:00:09   7021s] ### Time Record (globalDetailRoute) is uninstalled.
[12/08 00:00:09   7021s] % End globalDetailRoute (date=12/08 00:00:09, total cpu=0:44:39, real=0:44:42, peak res=3877.5M, current mem=3596.2M)
[12/08 00:00:09   7021s] #Default setup view is reset to view_functional_wcl_slow.
[12/08 00:00:09   7021s] #Default setup view is reset to view_functional_wcl_slow.
[12/08 00:00:09   7021s] AAE_INFO: Post Route call back at the end of routeDesign
[12/08 00:00:09   7021s] #routeDesign: cpu time = 00:50:31, elapsed time = 00:50:34, memory = 3487.87 (MB), peak = 4120.37 (MB)
[12/08 00:00:09   7021s] 
[12/08 00:00:09   7021s] *** Summary of all messages that are not suppressed in this session:
[12/08 00:00:09   7021s] Severity  ID               Count  Summary                                  
[12/08 00:00:09   7021s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/08 00:00:09   7021s] WARNING   IMPESI-3014         13  The RC network is incomplete for net %s....
[12/08 00:00:09   7021s] WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
[12/08 00:00:09   7021s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/08 00:00:09   7021s] *** Message Summary: 591 warning(s), 0 error(s)
[12/08 00:00:09   7021s] 
[12/08 00:00:09   7021s] ### Time Record (routeDesign) is uninstalled.
[12/08 00:00:09   7021s] ### 
[12/08 00:00:09   7021s] ###   Scalability Statistics
[12/08 00:00:09   7021s] ### 
[12/08 00:00:09   7021s] ### --------------------------------+----------------+----------------+----------------+
[12/08 00:00:09   7021s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/08 00:00:09   7021s] ### --------------------------------+----------------+----------------+----------------+
[12/08 00:00:09   7021s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/08 00:00:09   7021s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/08 00:00:09   7021s] ###   Timing Data Generation        |        00:00:55|        00:00:55|             1.0|
[12/08 00:00:09   7021s] ###   DB Import                     |        00:00:07|        00:00:07|             1.0|
[12/08 00:00:09   7021s] ###   DB Export                     |        00:00:07|        00:00:06|             1.0|
[12/08 00:00:09   7021s] ###   Cell Pin Access               |        00:00:13|        00:00:13|             1.0|
[12/08 00:00:09   7021s] ###   Data Preparation              |        00:00:11|        00:00:11|             1.0|
[12/08 00:00:09   7021s] ###   Global Routing                |        00:07:46|        00:07:46|             1.0|
[12/08 00:00:09   7021s] ###   Track Assignment              |        00:01:08|        00:01:08|             1.0|
[12/08 00:00:09   7021s] ###   Detail Routing                |        00:31:24|        00:31:27|             1.0|
[12/08 00:00:09   7021s] ###   Antenna Fixing                |        00:00:30|        00:00:30|             1.0|
[12/08 00:00:09   7021s] ###   Post Route Via Swapping       |        00:03:02|        00:03:02|             1.0|
[12/08 00:00:09   7021s] ###   Post Route Wire Spreading     |        00:04:54|        00:04:55|             1.0|
[12/08 00:00:09   7021s] ###   Entire Command                |        00:50:31|        00:50:34|             1.0|
[12/08 00:00:09   7021s] ### --------------------------------+----------------+----------------+----------------+
[12/08 00:00:09   7021s] ### 
[12/08 00:00:09   7021s] #% End routeDesign (date=12/08 00:00:09, total cpu=0:50:31, real=0:50:35, peak res=3877.5M, current mem=3487.9M)
[12/08 00:00:09   7021s] <CMD> setFillerMode -corePrefix FILL -core {FILL1 FILL2 FILL4}
[12/08 00:00:09   7021s] <CMD> addFiller
[12/08 00:00:09   7021s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/08 00:00:09   7021s] Type 'man IMPSP-5217' for more detail.
[12/08 00:00:09   7021s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3865.7M, EPOCH TIME: 1733634009.498900
[12/08 00:00:09   7021s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3865.7M, EPOCH TIME: 1733634009.502629
[12/08 00:00:09   7021s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3865.7M, EPOCH TIME: 1733634009.502688
[12/08 00:00:09   7021s] Processing tracks to init pin-track alignment.
[12/08 00:00:09   7021s] z: 2, totalTracks: 1
[12/08 00:00:09   7021s] z: 4, totalTracks: 1
[12/08 00:00:09   7021s] z: 6, totalTracks: 1
[12/08 00:00:09   7021s] z: 8, totalTracks: 1
[12/08 00:00:09   7021s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/08 00:00:09   7021s] All LLGs are deleted
[12/08 00:00:09   7021s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/08 00:00:09   7021s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/08 00:00:09   7021s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3865.7M, EPOCH TIME: 1733634009.571726
[12/08 00:00:09   7021s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3865.7M, EPOCH TIME: 1733634009.572139
[12/08 00:00:09   7021s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/08 00:00:09   7021s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3865.7M, EPOCH TIME: 1733634009.576906
[12/08 00:00:09   7021s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/08 00:00:09   7021s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/08 00:00:09   7021s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3865.7M, EPOCH TIME: 1733634009.577188
[12/08 00:00:09   7021s] Max number of tech site patterns supported in site array is 256.
[12/08 00:00:09   7021s] Core basic site is core
[12/08 00:00:09   7021s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/08 00:00:09   7021s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3865.7M, EPOCH TIME: 1733634009.597116
[12/08 00:00:10   7022s] After signature check, allow fast init is false, keep pre-filter is true.
[12/08 00:00:10   7022s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/08 00:00:10   7022s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:1.088, REAL:1.090, MEM:3865.7M, EPOCH TIME: 1733634010.686695
[12/08 00:00:10   7022s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/08 00:00:10   7022s] SiteArray: use 31,911,936 bytes
[12/08 00:00:10   7022s] SiteArray: current memory after site array memory allocation 3865.7M
[12/08 00:00:10   7022s] SiteArray: FP blocked sites are writable
[12/08 00:00:10   7022s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 00:00:10   7022s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3865.7M, EPOCH TIME: 1733634010.764331
[12/08 00:00:13   7025s] Process 4973184 wires and vias for routing blockage and capacity analysis
[12/08 00:00:13   7025s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:2.773, REAL:2.777, MEM:3865.7M, EPOCH TIME: 1733634013.541245
[12/08 00:00:13   7025s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/08 00:00:13   7025s] Atter site array init, number of instance map data is 0.
[12/08 00:00:13   7025s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:4.016, REAL:4.022, MEM:3865.7M, EPOCH TIME: 1733634013.599287
[12/08 00:00:13   7025s] 
[12/08 00:00:13   7025s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/08 00:00:13   7025s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:4.074, REAL:4.081, MEM:3865.7M, EPOCH TIME: 1733634013.657950
[12/08 00:00:13   7025s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3865.7M, EPOCH TIME: 1733634013.658009
[12/08 00:00:13   7025s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:3865.7M, EPOCH TIME: 1733634013.658625
[12/08 00:00:13   7025s] [CPU] DPlace-Init (cpu=0:00:04.2, real=0:00:04.0, mem=3865.7MB).
[12/08 00:00:13   7025s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.165, REAL:4.172, MEM:3865.7M, EPOCH TIME: 1733634013.674375
[12/08 00:00:13   7025s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:4.165, REAL:4.172, MEM:3865.7M, EPOCH TIME: 1733634013.674401
[12/08 00:00:13   7025s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3865.7M, EPOCH TIME: 1733634013.674426
[12/08 00:00:15   7027s]   Signal wire search tree: 3799976 elements. (cpu=0:00:01.5, mem=0.0M)
[12/08 00:00:15   7027s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:1.513, REAL:1.515, MEM:3865.7M, EPOCH TIME: 1733634015.189521
[12/08 00:00:15   7027s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3865.7M, EPOCH TIME: 1733634015.425312
[12/08 00:00:15   7027s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3865.7M, EPOCH TIME: 1733634015.425439
[12/08 00:00:15   7027s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3865.7M, EPOCH TIME: 1733634015.427841
[12/08 00:00:15   7027s] *INFO: Adding fillers to module ys[0].xs[0].torus_switch_xy.
[12/08 00:00:15   7027s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3865.7M, EPOCH TIME: 1733634015.429800
[12/08 00:00:15   7027s] AddFiller init all instances time CPU:0.011, REAL:0.011
[12/08 00:00:15   7027s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:15   7027s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:15   7027s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:15   7027s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:15   7027s] AddFiller main function time CPU:0.184, REAL:0.202
[12/08 00:00:15   7027s] Filler instance commit time CPU:0.034, REAL:0.034
[12/08 00:00:15   7027s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.231, REAL:0.220, MEM:3833.7M, EPOCH TIME: 1733634015.649836
[12/08 00:00:15   7027s] *INFO:   Added 1533 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:15   7027s] *INFO:   Added 1001 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:15   7027s] *INFO:   Added 1299 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:15   7027s] *INFO: Adding fillers to module ys[0].xs[0].client_xy.
[12/08 00:00:15   7027s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634015.650007
[12/08 00:00:15   7027s] AddFiller init all instances time CPU:0.011, REAL:0.011
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:16   7028s] AddFiller main function time CPU:0.490, REAL:0.503
[12/08 00:00:16   7028s] Filler instance commit time CPU:0.214, REAL:0.214
[12/08 00:00:16   7028s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.531, REAL:0.523, MEM:3833.7M, EPOCH TIME: 1733634016.173368
[12/08 00:00:16   7028s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634016.173446
[12/08 00:00:16   7028s] AddFiller init all instances time CPU:0.013, REAL:0.013
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:16   7028s] AddFiller main function time CPU:0.364, REAL:0.378
[12/08 00:00:16   7028s] Filler instance commit time CPU:0.148, REAL:0.148
[12/08 00:00:16   7028s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.410, REAL:0.402, MEM:3833.7M, EPOCH TIME: 1733634016.574947
[12/08 00:00:16   7028s] *INFO:   Added 56345 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:16   7028s] *INFO:   Added 221 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:16   7028s] *INFO:   Added 193 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:16   7028s] *INFO: Adding fillers to module ys[1].xs[0].torus_switch_xy.
[12/08 00:00:16   7028s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634016.575100
[12/08 00:00:16   7028s] AddFiller init all instances time CPU:0.015, REAL:0.015
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:16   7028s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:16   7028s] AddFiller main function time CPU:0.203, REAL:0.217
[12/08 00:00:16   7028s] Filler instance commit time CPU:0.034, REAL:0.034
[12/08 00:00:16   7028s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.249, REAL:0.243, MEM:3833.7M, EPOCH TIME: 1733634016.817880
[12/08 00:00:16   7028s] *INFO:   Added 1958 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:16   7028s] *INFO:   Added 1203 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:16   7028s] *INFO:   Added 1438 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:16   7028s] *INFO: Adding fillers to module ys[1].xs[0].client_xy.
[12/08 00:00:16   7028s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634016.818032
[12/08 00:00:16   7028s] AddFiller init all instances time CPU:0.015, REAL:0.015
[12/08 00:00:17   7029s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:17   7029s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:17   7029s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:17   7029s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:17   7029s] AddFiller main function time CPU:0.526, REAL:0.538
[12/08 00:00:17   7029s] Filler instance commit time CPU:0.195, REAL:0.196
[12/08 00:00:17   7029s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.571, REAL:0.565, MEM:3833.7M, EPOCH TIME: 1733634017.382589
[12/08 00:00:17   7029s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634017.382654
[12/08 00:00:17   7029s] AddFiller init all instances time CPU:0.017, REAL:0.017
[12/08 00:00:17   7029s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:17   7029s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:17   7029s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:17   7029s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:17   7029s] AddFiller main function time CPU:0.364, REAL:0.376
[12/08 00:00:17   7029s] Filler instance commit time CPU:0.144, REAL:0.144
[12/08 00:00:17   7029s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.412, REAL:0.405, MEM:3833.7M, EPOCH TIME: 1733634017.788053
[12/08 00:00:17   7029s] *INFO:   Added 53093 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:17   7029s] *INFO:   Added 313 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:17   7029s] *INFO:   Added 288 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:17   7029s] *INFO: Adding fillers to module ys[2].xs[0].torus_switch_xy.
[12/08 00:00:17   7029s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634017.788193
[12/08 00:00:17   7029s] AddFiller init all instances time CPU:0.019, REAL:0.019
[12/08 00:00:18   7030s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:18   7030s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:18   7030s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:18   7030s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:18   7030s] AddFiller main function time CPU:0.208, REAL:0.222
[12/08 00:00:18   7030s] Filler instance commit time CPU:0.034, REAL:0.034
[12/08 00:00:18   7030s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.262, REAL:0.254, MEM:3833.7M, EPOCH TIME: 1733634018.042245
[12/08 00:00:18   7030s] *INFO:   Added 2079 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:18   7030s] *INFO:   Added 1131 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:18   7030s] *INFO:   Added 1346 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:18   7030s] *INFO: Adding fillers to module ys[2].xs[0].client_xy.
[12/08 00:00:18   7030s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634018.042402
[12/08 00:00:18   7030s] AddFiller init all instances time CPU:0.019, REAL:0.019
[12/08 00:00:18   7030s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:18   7030s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:18   7030s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:18   7030s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:18   7030s] AddFiller main function time CPU:0.625, REAL:0.640
[12/08 00:00:18   7030s] Filler instance commit time CPU:0.224, REAL:0.224
[12/08 00:00:18   7030s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.681, REAL:0.674, MEM:3833.7M, EPOCH TIME: 1733634018.716186
[12/08 00:00:18   7030s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634018.716263
[12/08 00:00:18   7030s] AddFiller init all instances time CPU:0.021, REAL:0.021
[12/08 00:00:19   7031s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:19   7031s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:19   7031s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:19   7031s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:19   7031s] AddFiller main function time CPU:0.392, REAL:0.408
[12/08 00:00:19   7031s] Filler instance commit time CPU:0.140, REAL:0.140
[12/08 00:00:19   7031s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.452, REAL:0.445, MEM:3833.7M, EPOCH TIME: 1733634019.161050
[12/08 00:00:19   7031s] *INFO:   Added 56366 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:19   7031s] *INFO:   Added 209 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:19   7031s] *INFO:   Added 197 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:19   7031s] *INFO: Adding fillers to module ys[3].xs[0].torus_switch_xy.
[12/08 00:00:19   7031s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634019.161224
[12/08 00:00:19   7031s] AddFiller init all instances time CPU:0.023, REAL:0.023
[12/08 00:00:19   7031s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:19   7031s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:19   7031s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:19   7031s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:19   7031s] AddFiller main function time CPU:0.193, REAL:0.205
[12/08 00:00:19   7031s] Filler instance commit time CPU:0.032, REAL:0.032
[12/08 00:00:19   7031s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.253, REAL:0.245, MEM:3833.7M, EPOCH TIME: 1733634019.406665
[12/08 00:00:19   7031s] *INFO:   Added 1400 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:19   7031s] *INFO:   Added 1321 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:19   7031s] *INFO:   Added 1523 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:19   7031s] *INFO: Adding fillers to module ys[3].xs[0].client_xy.
[12/08 00:00:19   7031s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634019.406844
[12/08 00:00:19   7031s] AddFiller init all instances time CPU:0.023, REAL:0.023
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:20   7032s] AddFiller main function time CPU:0.656, REAL:0.672
[12/08 00:00:20   7032s] Filler instance commit time CPU:0.240, REAL:0.240
[12/08 00:00:20   7032s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.720, REAL:0.713, MEM:3833.7M, EPOCH TIME: 1733634020.119670
[12/08 00:00:20   7032s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634020.119755
[12/08 00:00:20   7032s] AddFiller init all instances time CPU:0.025, REAL:0.025
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:20   7032s] AddFiller main function time CPU:0.359, REAL:0.374
[12/08 00:00:20   7032s] Filler instance commit time CPU:0.146, REAL:0.146
[12/08 00:00:20   7032s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.427, REAL:0.419, MEM:3833.7M, EPOCH TIME: 1733634020.539049
[12/08 00:00:20   7032s] *INFO:   Added 58228 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:20   7032s] *INFO:   Added 200 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:20   7032s] *INFO:   Added 184 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:20   7032s] *INFO: Adding fillers to module ys[0].xs[1].torus_switch_xy.
[12/08 00:00:20   7032s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634020.539306
[12/08 00:00:20   7032s] AddFiller init all instances time CPU:0.027, REAL:0.027
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:20   7032s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:20   7032s] AddFiller main function time CPU:0.212, REAL:0.228
[12/08 00:00:20   7032s] Filler instance commit time CPU:0.035, REAL:0.035
[12/08 00:00:20   7032s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.283, REAL:0.276, MEM:3833.7M, EPOCH TIME: 1733634020.814814
[12/08 00:00:20   7032s] *INFO:   Added 1724 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:20   7032s] *INFO:   Added 1366 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:20   7032s] *INFO:   Added 1578 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:20   7032s] *INFO: Adding fillers to module ys[0].xs[1].client_xy.
[12/08 00:00:20   7032s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634020.814985
[12/08 00:00:20   7032s] AddFiller init all instances time CPU:0.027, REAL:0.027
[12/08 00:00:21   7033s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:21   7033s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:21   7033s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:21   7033s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:21   7033s] AddFiller main function time CPU:0.508, REAL:0.524
[12/08 00:00:21   7033s] Filler instance commit time CPU:0.223, REAL:0.223
[12/08 00:00:21   7033s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.580, REAL:0.572, MEM:3833.7M, EPOCH TIME: 1733634021.387313
[12/08 00:00:21   7033s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634021.387429
[12/08 00:00:21   7033s] AddFiller init all instances time CPU:0.029, REAL:0.029
[12/08 00:00:21   7034s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:21   7034s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:21   7034s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:21   7034s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:21   7034s] AddFiller main function time CPU:0.479, REAL:0.492
[12/08 00:00:21   7034s] Filler instance commit time CPU:0.146, REAL:0.146
[12/08 00:00:21   7034s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.552, REAL:0.545, MEM:3833.7M, EPOCH TIME: 1733634021.932418
[12/08 00:00:21   7034s] *INFO:   Added 56015 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:21   7034s] *INFO:   Added 203 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:21   7034s] *INFO:   Added 186 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:21   7034s] *INFO: Adding fillers to module ys[1].xs[1].torus_switch_xy.
[12/08 00:00:21   7034s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634021.932654
[12/08 00:00:21   7034s] AddFiller init all instances time CPU:0.031, REAL:0.031
[12/08 00:00:22   7034s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:22   7034s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:22   7034s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:22   7034s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:22   7034s] AddFiller main function time CPU:0.253, REAL:0.269
[12/08 00:00:22   7034s] Filler instance commit time CPU:0.043, REAL:0.043
[12/08 00:00:22   7034s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.331, REAL:0.323, MEM:3833.7M, EPOCH TIME: 1733634022.256002
[12/08 00:00:22   7034s] *INFO:   Added 2446 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:22   7034s] *INFO:   Added 1550 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:22   7034s] *INFO:   Added 1770 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:22   7034s] *INFO: Adding fillers to module ys[1].xs[1].client_xy.
[12/08 00:00:22   7034s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634022.256250
[12/08 00:00:22   7034s] AddFiller init all instances time CPU:0.033, REAL:0.033
[12/08 00:00:22   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:22   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:22   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:22   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:22   7035s] AddFiller main function time CPU:0.585, REAL:0.602
[12/08 00:00:22   7035s] Filler instance commit time CPU:0.205, REAL:0.205
[12/08 00:00:22   7035s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.667, REAL:0.660, MEM:3833.7M, EPOCH TIME: 1733634022.916113
[12/08 00:00:22   7035s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634022.916211
[12/08 00:00:22   7035s] AddFiller init all instances time CPU:0.033, REAL:0.033
[12/08 00:00:23   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:23   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:23   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:23   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:23   7035s] AddFiller main function time CPU:0.451, REAL:0.466
[12/08 00:00:23   7035s] Filler instance commit time CPU:0.145, REAL:0.145
[12/08 00:00:23   7035s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.534, REAL:0.527, MEM:3833.7M, EPOCH TIME: 1733634023.443179
[12/08 00:00:23   7035s] *INFO:   Added 52780 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:23   7035s] *INFO:   Added 317 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:23   7035s] *INFO:   Added 304 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:23   7035s] *INFO: Adding fillers to module ys[2].xs[1].torus_switch_xy.
[12/08 00:00:23   7035s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634023.443351
[12/08 00:00:23   7035s] AddFiller init all instances time CPU:0.035, REAL:0.035
[12/08 00:00:23   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:23   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:23   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:23   7035s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:23   7035s] AddFiller main function time CPU:0.118, REAL:0.132
[12/08 00:00:23   7035s] Filler instance commit time CPU:0.017, REAL:0.017
[12/08 00:00:23   7035s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.202, REAL:0.194, MEM:3833.7M, EPOCH TIME: 1733634023.637268
[12/08 00:00:23   7035s] *INFO:   Added 788 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:23   7035s] *INFO:   Added 597 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:23   7035s] *INFO:   Added 678 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:23   7035s] *INFO: Adding fillers to module ys[2].xs[1].client_xy.
[12/08 00:00:23   7035s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3833.7M, EPOCH TIME: 1733634023.637471
[12/08 00:00:23   7035s] AddFiller init all instances time CPU:0.036, REAL:0.036
[12/08 00:00:24   7036s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:24   7036s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:24   7036s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:24   7036s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:24   7036s] AddFiller main function time CPU:0.718, REAL:0.733
[12/08 00:00:24   7036s] Filler instance commit time CPU:0.238, REAL:0.238
[12/08 00:00:24   7036s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.803, REAL:0.796, MEM:3835.7M, EPOCH TIME: 1733634024.433341
[12/08 00:00:24   7036s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3835.7M, EPOCH TIME: 1733634024.433432
[12/08 00:00:24   7036s] AddFiller init all instances time CPU:0.037, REAL:0.037
[12/08 00:00:24   7037s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:24   7037s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:24   7037s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:24   7037s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:24   7037s] AddFiller main function time CPU:0.461, REAL:0.478
[12/08 00:00:24   7037s] Filler instance commit time CPU:0.143, REAL:0.143
[12/08 00:00:24   7037s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.552, REAL:0.544, MEM:3838.7M, EPOCH TIME: 1733634024.977535
[12/08 00:00:24   7037s] *INFO:   Added 56592 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:24   7037s] *INFO:   Added 230 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:24   7037s] *INFO:   Added 187 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:24   7037s] *INFO: Adding fillers to module ys[3].xs[1].torus_switch_xy.
[12/08 00:00:24   7037s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3838.7M, EPOCH TIME: 1733634024.977836
[12/08 00:00:25   7037s] AddFiller init all instances time CPU:0.039, REAL:0.039
[12/08 00:00:25   7037s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:25   7037s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:25   7037s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:25   7037s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:25   7037s] AddFiller main function time CPU:0.270, REAL:0.284
[12/08 00:00:25   7037s] Filler instance commit time CPU:0.045, REAL:0.045
[12/08 00:00:25   7037s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.364, REAL:0.357, MEM:3838.7M, EPOCH TIME: 1733634025.334456
[12/08 00:00:25   7037s] *INFO:   Added 2202 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:25   7037s] *INFO:   Added 1806 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:25   7037s] *INFO:   Added 2087 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:25   7037s] *INFO: Adding fillers to module ys[3].xs[1].client_xy.
[12/08 00:00:25   7037s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3838.7M, EPOCH TIME: 1733634025.334673
[12/08 00:00:25   7037s] AddFiller init all instances time CPU:0.039, REAL:0.039
[12/08 00:00:26   7038s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:26   7038s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:26   7038s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:26   7038s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:26   7038s] AddFiller main function time CPU:0.745, REAL:0.758
[12/08 00:00:26   7038s] Filler instance commit time CPU:0.235, REAL:0.235
[12/08 00:00:26   7038s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.834, REAL:0.826, MEM:3843.7M, EPOCH TIME: 1733634026.160999
[12/08 00:00:26   7038s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3843.7M, EPOCH TIME: 1733634026.161088
[12/08 00:00:26   7038s] AddFiller init all instances time CPU:0.041, REAL:0.041
[12/08 00:00:26   7038s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:26   7038s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:26   7038s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:26   7038s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:26   7038s] AddFiller main function time CPU:0.483, REAL:0.499
[12/08 00:00:26   7038s] Filler instance commit time CPU:0.150, REAL:0.150
[12/08 00:00:26   7038s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.579, REAL:0.572, MEM:3846.7M, EPOCH TIME: 1733634026.732700
[12/08 00:00:26   7038s] *INFO:   Added 57561 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:26   7038s] *INFO:   Added 276 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:26   7038s] *INFO:   Added 225 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:26   7038s] *INFO: Adding fillers to module ys[0].xs[2].torus_switch_xy.
[12/08 00:00:26   7038s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3846.7M, EPOCH TIME: 1733634026.732864
[12/08 00:00:26   7038s] AddFiller init all instances time CPU:0.043, REAL:0.043
[12/08 00:00:26   7039s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:26   7039s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:26   7039s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:26   7039s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:26   7039s] AddFiller main function time CPU:0.093, REAL:0.107
[12/08 00:00:26   7039s] Filler instance commit time CPU:0.011, REAL:0.011
[12/08 00:00:26   7039s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.190, REAL:0.183, MEM:3846.7M, EPOCH TIME: 1733634026.915634
[12/08 00:00:26   7039s] *INFO:   Added 457 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:26   7039s] *INFO:   Added 342 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:26   7039s] *INFO:   Added 457 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:26   7039s] *INFO: Adding fillers to module ys[0].xs[2].client_xy.
[12/08 00:00:26   7039s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3846.7M, EPOCH TIME: 1733634026.915799
[12/08 00:00:26   7039s] AddFiller init all instances time CPU:0.043, REAL:0.043
[12/08 00:00:27   7039s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:27   7039s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:27   7039s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:27   7039s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:27   7039s] AddFiller main function time CPU:0.515, REAL:0.530
[12/08 00:00:27   7039s] Filler instance commit time CPU:0.213, REAL:0.213
[12/08 00:00:27   7039s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.614, REAL:0.606, MEM:3850.7M, EPOCH TIME: 1733634027.521662
[12/08 00:00:27   7039s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3850.7M, EPOCH TIME: 1733634027.521753
[12/08 00:00:27   7039s] AddFiller init all instances time CPU:0.045, REAL:0.045
[12/08 00:00:28   7040s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:28   7040s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:28   7040s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:28   7040s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:28   7040s] AddFiller main function time CPU:0.406, REAL:0.422
[12/08 00:00:28   7040s] Filler instance commit time CPU:0.122, REAL:0.122
[12/08 00:00:28   7040s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.509, REAL:0.502, MEM:3852.7M, EPOCH TIME: 1733634028.023341
[12/08 00:00:28   7040s] *INFO:   Added 52037 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:28   7040s] *INFO:   Added 182 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:28   7040s] *INFO:   Added 276 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:28   7040s] *INFO: Adding fillers to module ys[1].xs[2].torus_switch_xy.
[12/08 00:00:28   7040s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3852.7M, EPOCH TIME: 1733634028.023508
[12/08 00:00:28   7040s] AddFiller init all instances time CPU:0.046, REAL:0.046
[12/08 00:00:28   7040s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:28   7040s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:28   7040s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:28   7040s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:28   7040s] AddFiller main function time CPU:0.173, REAL:0.188
[12/08 00:00:28   7040s] Filler instance commit time CPU:0.026, REAL:0.026
[12/08 00:00:28   7040s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.277, REAL:0.270, MEM:3852.7M, EPOCH TIME: 1733634028.293201
[12/08 00:00:28   7040s] *INFO:   Added 1335 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:28   7040s] *INFO:   Added 846 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:28   7040s] *INFO:   Added 1213 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:28   7040s] *INFO: Adding fillers to module ys[1].xs[2].client_xy.
[12/08 00:00:28   7040s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3852.7M, EPOCH TIME: 1733634028.293447
[12/08 00:00:28   7040s] AddFiller init all instances time CPU:0.047, REAL:0.047
[12/08 00:00:28   7041s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:28   7041s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:28   7041s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:28   7041s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:28   7041s] AddFiller main function time CPU:0.572, REAL:0.585
[12/08 00:00:28   7041s] Filler instance commit time CPU:0.198, REAL:0.199
[12/08 00:00:28   7041s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.674, REAL:0.667, MEM:3856.7M, EPOCH TIME: 1733634028.960442
[12/08 00:00:28   7041s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3856.7M, EPOCH TIME: 1733634028.960522
[12/08 00:00:29   7041s] AddFiller init all instances time CPU:0.049, REAL:0.049
[12/08 00:00:29   7041s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:29   7041s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:29   7041s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:29   7041s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:29   7041s] AddFiller main function time CPU:0.397, REAL:0.411
[12/08 00:00:29   7041s] Filler instance commit time CPU:0.121, REAL:0.122
[12/08 00:00:29   7041s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.539, REAL:0.496, MEM:3858.7M, EPOCH TIME: 1733634029.456674
[12/08 00:00:29   7041s] *INFO:   Added 46828 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:29   7041s] *INFO:   Added 372 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:29   7041s] *INFO:   Added 412 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:29   7041s] *INFO: Adding fillers to module ys[2].xs[2].torus_switch_xy.
[12/08 00:00:29   7041s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3858.7M, EPOCH TIME: 1733634029.456819
[12/08 00:00:29   7041s] AddFiller init all instances time CPU:0.050, REAL:0.050
[12/08 00:00:29   7042s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:29   7042s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:29   7042s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:29   7042s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:29   7042s] AddFiller main function time CPU:0.246, REAL:0.258
[12/08 00:00:29   7042s] Filler instance commit time CPU:0.044, REAL:0.044
[12/08 00:00:29   7042s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.352, REAL:0.345, MEM:3859.7M, EPOCH TIME: 1733634029.802007
[12/08 00:00:29   7042s] *INFO:   Added 2535 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:29   7042s] *INFO:   Added 1535 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:29   7042s] *INFO:   Added 1668 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:29   7042s] *INFO: Adding fillers to module ys[2].xs[2].client_xy.
[12/08 00:00:29   7042s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3859.7M, EPOCH TIME: 1733634029.802171
[12/08 00:00:29   7042s] AddFiller init all instances time CPU:0.050, REAL:0.050
[12/08 00:00:30   7042s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:30   7042s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:30   7042s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:30   7042s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:30   7042s] AddFiller main function time CPU:0.709, REAL:0.725
[12/08 00:00:30   7042s] Filler instance commit time CPU:0.226, REAL:0.226
[12/08 00:00:30   7042s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.819, REAL:0.812, MEM:3863.7M, EPOCH TIME: 1733634030.614271
[12/08 00:00:30   7042s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3863.7M, EPOCH TIME: 1733634030.614390
[12/08 00:00:30   7042s] AddFiller init all instances time CPU:0.053, REAL:0.053
[12/08 00:00:31   7043s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:31   7043s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:31   7043s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:31   7043s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:31   7043s] AddFiller main function time CPU:0.344, REAL:0.359
[12/08 00:00:31   7043s] Filler instance commit time CPU:0.101, REAL:0.101
[12/08 00:00:31   7043s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.459, REAL:0.452, MEM:3865.7M, EPOCH TIME: 1733634031.066202
[12/08 00:00:31   7043s] *INFO:   Added 48865 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:31   7043s] *INFO:   Added 342 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:31   7043s] *INFO:   Added 415 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:31   7043s] *INFO: Adding fillers to module ys[3].xs[2].torus_switch_xy.
[12/08 00:00:31   7043s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3865.7M, EPOCH TIME: 1733634031.066429
[12/08 00:00:31   7043s] AddFiller init all instances time CPU:0.053, REAL:0.053
[12/08 00:00:31   7043s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:31   7043s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:31   7043s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:31   7043s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:31   7043s] AddFiller main function time CPU:0.152, REAL:0.166
[12/08 00:00:31   7043s] Filler instance commit time CPU:0.022, REAL:0.022
[12/08 00:00:31   7043s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.267, REAL:0.259, MEM:3865.7M, EPOCH TIME: 1733634031.325731
[12/08 00:00:31   7043s] *INFO:   Added 871 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:31   7043s] *INFO:   Added 918 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:31   7043s] *INFO:   Added 1093 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:31   7043s] *INFO: Adding fillers to module ys[3].xs[2].client_xy.
[12/08 00:00:31   7043s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3865.7M, EPOCH TIME: 1733634031.325907
[12/08 00:00:31   7043s] AddFiller init all instances time CPU:0.054, REAL:0.054
[12/08 00:00:32   7044s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:32   7044s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:32   7044s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:32   7044s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:32   7044s] AddFiller main function time CPU:0.714, REAL:0.729
[12/08 00:00:32   7044s] Filler instance commit time CPU:0.238, REAL:0.239
[12/08 00:00:32   7044s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.831, REAL:0.824, MEM:3870.7M, EPOCH TIME: 1733634032.149559
[12/08 00:00:32   7044s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3870.7M, EPOCH TIME: 1733634032.149629
[12/08 00:00:32   7044s] AddFiller init all instances time CPU:0.056, REAL:0.056
[12/08 00:00:32   7044s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:32   7044s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:32   7044s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:32   7044s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:32   7044s] AddFiller main function time CPU:0.411, REAL:0.425
[12/08 00:00:32   7044s] Filler instance commit time CPU:0.123, REAL:0.123
[12/08 00:00:32   7044s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.529, REAL:0.523, MEM:3872.7M, EPOCH TIME: 1733634032.672362
[12/08 00:00:32   7044s] *INFO:   Added 54572 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:32   7044s] *INFO:   Added 165 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:32   7044s] *INFO:   Added 245 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:32   7044s] *INFO: Adding fillers to module ys[0].xs[3].torus_switch_xy.
[12/08 00:00:32   7044s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3872.7M, EPOCH TIME: 1733634032.672599
[12/08 00:00:32   7045s] AddFiller init all instances time CPU:0.057, REAL:0.057
[12/08 00:00:32   7045s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:32   7045s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:32   7045s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:32   7045s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:32   7045s] AddFiller main function time CPU:0.082, REAL:0.095
[12/08 00:00:32   7045s] Filler instance commit time CPU:0.010, REAL:0.010
[12/08 00:00:32   7045s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.204, REAL:0.195, MEM:3872.7M, EPOCH TIME: 1733634032.868034
[12/08 00:00:32   7045s] *INFO:   Added 383 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:32   7045s] *INFO:   Added 281 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:32   7045s] *INFO:   Added 341 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:32   7045s] *INFO: Adding fillers to module ys[0].xs[3].client_xy.
[12/08 00:00:32   7045s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3872.7M, EPOCH TIME: 1733634032.868187
[12/08 00:00:32   7045s] AddFiller init all instances time CPU:0.057, REAL:0.057
[12/08 00:00:33   7045s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:33   7045s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:33   7045s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:33   7045s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:33   7045s] AddFiller main function time CPU:0.554, REAL:0.566
[12/08 00:00:33   7045s] Filler instance commit time CPU:0.230, REAL:0.230
[12/08 00:00:33   7045s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.673, REAL:0.665, MEM:3876.7M, EPOCH TIME: 1733634033.533681
[12/08 00:00:33   7045s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3876.7M, EPOCH TIME: 1733634033.533748
[12/08 00:00:33   7045s] AddFiller init all instances time CPU:0.060, REAL:0.060
[12/08 00:00:34   7046s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:34   7046s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:34   7046s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:34   7046s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:34   7046s] AddFiller main function time CPU:0.413, REAL:0.426
[12/08 00:00:34   7046s] Filler instance commit time CPU:0.127, REAL:0.127
[12/08 00:00:34   7046s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.535, REAL:0.529, MEM:3879.7M, EPOCH TIME: 1733634034.062586
[12/08 00:00:34   7046s] *INFO:   Added 51842 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:34   7046s] *INFO:   Added 279 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:34   7046s] *INFO:   Added 225 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:34   7046s] *INFO: Adding fillers to module ys[1].xs[3].torus_switch_xy.
[12/08 00:00:34   7046s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3879.7M, EPOCH TIME: 1733634034.062756
[12/08 00:00:34   7046s] AddFiller init all instances time CPU:0.061, REAL:0.061
[12/08 00:00:34   7046s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:34   7046s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:34   7046s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:34   7046s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:34   7046s] AddFiller main function time CPU:0.238, REAL:0.254
[12/08 00:00:34   7046s] Filler instance commit time CPU:0.038, REAL:0.038
[12/08 00:00:34   7046s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.367, REAL:0.360, MEM:3879.7M, EPOCH TIME: 1733634034.422838
[12/08 00:00:34   7046s] *INFO:   Added 1735 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:34   7046s] *INFO:   Added 1477 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:34   7046s] *INFO:   Added 1745 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:34   7046s] *INFO: Adding fillers to module ys[1].xs[3].client_xy.
[12/08 00:00:34   7046s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3879.7M, EPOCH TIME: 1733634034.423011
[12/08 00:00:34   7046s] AddFiller init all instances time CPU:0.061, REAL:0.061
[12/08 00:00:35   7047s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:35   7047s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:35   7047s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:35   7047s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:35   7047s] AddFiller main function time CPU:0.631, REAL:0.645
[12/08 00:00:35   7047s] Filler instance commit time CPU:0.206, REAL:0.206
[12/08 00:00:35   7047s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.760, REAL:0.753, MEM:3883.7M, EPOCH TIME: 1733634035.175980
[12/08 00:00:35   7047s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3883.7M, EPOCH TIME: 1733634035.176080
[12/08 00:00:35   7047s] AddFiller init all instances time CPU:0.063, REAL:0.063
[12/08 00:00:35   7048s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:35   7048s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:35   7048s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:35   7048s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:35   7048s] AddFiller main function time CPU:0.425, REAL:0.440
[12/08 00:00:35   7048s] Filler instance commit time CPU:0.125, REAL:0.125
[12/08 00:00:35   7048s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.558, REAL:0.550, MEM:3885.7M, EPOCH TIME: 1733634035.726522
[12/08 00:00:35   7048s] *INFO:   Added 48487 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:35   7048s] *INFO:   Added 321 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:35   7048s] *INFO:   Added 343 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:35   7048s] *INFO: Adding fillers to module ys[2].xs[3].torus_switch_xy.
[12/08 00:00:35   7048s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3885.7M, EPOCH TIME: 1733634035.726692
[12/08 00:00:35   7048s] AddFiller init all instances time CPU:0.064, REAL:0.065
[12/08 00:00:36   7048s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:36   7048s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:36   7048s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:36   7048s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:36   7048s] AddFiller main function time CPU:0.187, REAL:0.200
[12/08 00:00:36   7048s] Filler instance commit time CPU:0.030, REAL:0.030
[12/08 00:00:36   7048s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.320, REAL:0.313, MEM:3886.7M, EPOCH TIME: 1733634036.039407
[12/08 00:00:36   7048s] *INFO:   Added 1419 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:36   7048s] *INFO:   Added 1098 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:36   7048s] *INFO:   Added 1239 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:36   7048s] *INFO: Adding fillers to module ys[2].xs[3].client_xy.
[12/08 00:00:36   7048s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3886.7M, EPOCH TIME: 1733634036.039570
[12/08 00:00:36   7048s] AddFiller init all instances time CPU:0.064, REAL:0.065
[12/08 00:00:36   7049s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:36   7049s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:36   7049s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:36   7049s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:36   7049s] AddFiller main function time CPU:0.770, REAL:0.785
[12/08 00:00:36   7049s] Filler instance commit time CPU:0.243, REAL:0.243
[12/08 00:00:36   7049s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.904, REAL:0.897, MEM:3890.7M, EPOCH TIME: 1733634036.936880
[12/08 00:00:36   7049s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3890.7M, EPOCH TIME: 1733634036.936967
[12/08 00:00:37   7049s] AddFiller init all instances time CPU:0.067, REAL:0.067
[12/08 00:00:37   7049s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:37   7049s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:37   7049s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:37   7049s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:37   7049s] AddFiller main function time CPU:0.389, REAL:0.403
[12/08 00:00:37   7049s] Filler instance commit time CPU:0.109, REAL:0.109
[12/08 00:00:37   7049s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.528, REAL:0.521, MEM:3892.7M, EPOCH TIME: 1733634037.457703
[12/08 00:00:37   7049s] *INFO:   Added 51451 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:37   7049s] *INFO:   Added 297 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:37   7049s] *INFO:   Added 274 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:37   7049s] *INFO: Adding fillers to module ys[3].xs[3].torus_switch_xy.
[12/08 00:00:37   7049s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3892.7M, EPOCH TIME: 1733634037.457954
[12/08 00:00:37   7049s] AddFiller init all instances time CPU:0.068, REAL:0.068
[12/08 00:00:37   7050s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:37   7050s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:37   7050s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:37   7050s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:37   7050s] AddFiller main function time CPU:0.090, REAL:0.105
[12/08 00:00:37   7050s] Filler instance commit time CPU:0.010, REAL:0.010
[12/08 00:00:37   7050s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.232, REAL:0.224, MEM:3892.7M, EPOCH TIME: 1733634037.681857
[12/08 00:00:37   7050s] *INFO:   Added 494 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:37   7050s] *INFO:   Added 315 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:37   7050s] *INFO:   Added 369 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:37   7050s] *INFO: Adding fillers to module ys[3].xs[3].client_xy.
[12/08 00:00:37   7050s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3892.7M, EPOCH TIME: 1733634037.682036
[12/08 00:00:37   7050s] AddFiller init all instances time CPU:0.068, REAL:0.068
[12/08 00:00:38   7050s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:38   7050s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:38   7050s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:38   7050s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:38   7050s] AddFiller main function time CPU:0.737, REAL:0.750
[12/08 00:00:38   7050s] Filler instance commit time CPU:0.240, REAL:0.240
[12/08 00:00:38   7050s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.877, REAL:0.870, MEM:3907.7M, EPOCH TIME: 1733634038.551932
[12/08 00:00:38   7050s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3907.7M, EPOCH TIME: 1733634038.552011
[12/08 00:00:38   7051s] AddFiller init all instances time CPU:0.070, REAL:0.071
[12/08 00:00:39   7051s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:39   7051s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:39   7051s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:39   7051s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:39   7051s] AddFiller main function time CPU:0.401, REAL:0.418
[12/08 00:00:39   7051s] Filler instance commit time CPU:0.127, REAL:0.127
[12/08 00:00:39   7051s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.548, REAL:0.541, MEM:3917.7M, EPOCH TIME: 1733634039.093048
[12/08 00:00:39   7051s] *INFO:   Added 54381 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:39   7051s] *INFO:   Added 286 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:39   7051s] *INFO:   Added 217 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:39   7051s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3917.7M, EPOCH TIME: 1733634039.101180
[12/08 00:00:39   7051s] AddFiller init all instances time CPU:0.072, REAL:0.072
[12/08 00:00:41   7054s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:41   7054s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:41   7054s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f65c38c8e08.
[12/08 00:00:41   7054s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/08 00:00:41   7054s] AddFiller main function time CPU:2.458, REAL:2.480
[12/08 00:00:41   7054s] Filler instance commit time CPU:0.479, REAL:0.479
[12/08 00:00:41   7054s] *INFO: Adding fillers to top-module.
[12/08 00:00:41   7054s] *INFO:   Added 55567 filler insts (cell FILL4 / prefix FILL).
[12/08 00:00:41   7054s] *INFO:   Added 7270 filler insts (cell FILL2 / prefix FILL).
[12/08 00:00:41   7054s] *INFO:   Added 8753 filler insts (cell FILL1 / prefix FILL).
[12/08 00:00:41   7054s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:2.607, REAL:2.604, MEM:3957.7M, EPOCH TIME: 1733634041.705675
[12/08 00:00:41   7054s] *INFO: Total 995407 filler insts added - prefix FILL (CPU: 0:00:32.6).
[12/08 00:00:41   7054s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:26.674, REAL:26.278, MEM:3957.7M, EPOCH TIME: 1733634041.705820
[12/08 00:00:41   7054s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3957.7M, EPOCH TIME: 1733634041.705888
[12/08 00:00:42   7054s] For 995407 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.853, REAL:0.854, MEM:3972.7M, EPOCH TIME: 1733634042.560173
[12/08 00:00:42   7054s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:27.529, REAL:27.135, MEM:3972.7M, EPOCH TIME: 1733634042.560231
[12/08 00:00:42   7054s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:27.530, REAL:27.135, MEM:3972.7M, EPOCH TIME: 1733634042.560260
[12/08 00:00:42   7054s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3972.7M, EPOCH TIME: 1733634042.564166
[12/08 00:00:42   7054s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1116415).
[12/08 00:00:42   7055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/08 00:00:43   7055s] All LLGs are deleted
[12/08 00:00:43   7055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/08 00:00:43   7055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/08 00:00:43   7055s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3972.7M, EPOCH TIME: 1733634043.464815
[12/08 00:00:43   7055s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.002, REAL:0.002, MEM:3942.2M, EPOCH TIME: 1733634043.466613
[12/08 00:00:43   7055s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.930, REAL:0.931, MEM:3942.2M, EPOCH TIME: 1733634043.495507
[12/08 00:00:43   7055s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:34.380, REAL:33.997, MEM:3942.2M, EPOCH TIME: 1733634043.495575
[12/08 00:00:43   7055s] <CMD> verifyConnectivity
[12/08 00:00:43   7055s] VERIFY_CONNECTIVITY use new engine.
[12/08 00:00:43   7055s] 
[12/08 00:00:43   7055s] ******** Start: VERIFY CONNECTIVITY ********
[12/08 00:00:43   7055s] Start Time: Sun Dec  8 00:00:43 2024
[12/08 00:00:43   7055s] 
[12/08 00:00:43   7055s] Design Name: torus_credit_D_W32
[12/08 00:00:43   7055s] Database Units: 2000
[12/08 00:00:43   7055s] Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
[12/08 00:00:43   7055s] Error Limit = 1000; Warning Limit = 50
[12/08 00:00:43   7055s] Check all nets
[12/08 00:00:44   7056s] **** 00:00:44 **** Processed 5000 nets.
[12/08 00:00:44   7057s] **** 00:00:44 **** Processed 10000 nets.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out_v of net out_v has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[31] of net out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[30] of net out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[29] of net out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[28] of net out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[27] of net out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[26] of net out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[25] of net out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[24] of net out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[23] of net out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[22] of net out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[21] of net out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[20] of net out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[19] of net out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[18] of net out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[17] of net out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[16] of net out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (IMPVFC-97):	IO pin out[15] of net out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/08 00:00:45   7058s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[12/08 00:00:45   7058s] To increase the message display limit, refer to the product command reference manual.
[12/08 00:00:45   7058s] **** 00:00:45 **** Processed 15000 nets.
[12/08 00:00:45   7058s] **** 00:00:45 **** Processed 20000 nets.
[12/08 00:00:46   7058s] **** 00:00:46 **** Processed 25000 nets.
[12/08 00:00:46   7058s] **** 00:00:46 **** Processed 30000 nets.
[12/08 00:00:46   7058s] **** 00:00:46 **** Processed 35000 nets.
[12/08 00:00:46   7058s] **** 00:00:46 **** Processed 40000 nets.
[12/08 00:00:46   7059s] **** 00:00:46 **** Processed 45000 nets.
[12/08 00:00:46   7059s] **** 00:00:46 **** Processed 50000 nets.
[12/08 00:00:46   7059s] **** 00:00:46 **** Processed 55000 nets.
[12/08 00:00:47   7059s] **** 00:00:47 **** Processed 60000 nets.
[12/08 00:00:47   7059s] **** 00:00:47 **** Processed 65000 nets.
[12/08 00:00:47   7059s] **** 00:00:47 **** Processed 70000 nets.
[12/08 00:00:47   7059s] **** 00:00:47 **** Processed 75000 nets.
[12/08 00:00:47   7060s] **** 00:00:47 **** Processed 80000 nets.
[12/08 00:00:47   7060s] **** 00:00:47 **** Processed 85000 nets.
[12/08 00:00:48   7060s] **** 00:00:48 **** Processed 90000 nets.
[12/08 00:00:48   7060s] **** 00:00:48 **** Processed 95000 nets.
[12/08 00:00:48   7060s] **** 00:00:48 **** Processed 100000 nets.
[12/08 00:00:48   7060s] **** 00:00:48 **** Processed 105000 nets.
[12/08 00:00:48   7061s] **** 00:00:48 **** Processed 110000 nets.
[12/08 00:00:48   7061s] **** 00:00:48 **** Processed 115000 nets.
[12/08 00:00:49   7061s] **** 00:00:49 **** Processed 120000 nets.
[12/08 00:00:49   7061s] *** 00:00:49 *** Building data for Net VDD
[12/08 00:00:49   7061s] *** 00:00:49 *** Building data for Net VDD
[12/08 00:00:52   7065s] Net VDD: has special routes with opens, dangling Wire.
[12/08 00:00:53   7065s] *** 00:00:53 *** Building data for Net VSS
[12/08 00:00:53   7065s] *** 00:00:53 *** Building data for Net VSS
[12/08 00:00:56   7069s] Net VSS: has special routes with opens, dangling Wire.
[12/08 00:00:57   7069s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[12/08 00:00:57   7069s] Type 'man IMPVFC-3' for more detail.
[12/08 00:00:57   7069s] 
[12/08 00:00:57   7069s] Begin Summary 
[12/08 00:00:57   7069s]     6 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/08 00:00:57   7069s]     994 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[12/08 00:00:57   7069s]     1000 total info(s) created.
[12/08 00:00:57   7069s] End Summary
[12/08 00:00:57   7069s] 
[12/08 00:00:57   7069s] End Time: Sun Dec  8 00:00:57 2024
[12/08 00:00:57   7069s] Time Elapsed: 0:00:14.0
[12/08 00:00:57   7069s] 
[12/08 00:00:57   7069s] ******** End: VERIFY CONNECTIVITY ********
[12/08 00:00:57   7069s]   Verification Complete : 1000 Viols.  0 Wrngs.
[12/08 00:00:57   7069s]   (CPU Time: 0:00:13.4  MEM: 419.762M)
[12/08 00:00:57   7069s] 
[12/08 00:00:57   7069s] <CMD> verify_drc
[12/08 00:00:57   7069s] #-check_same_via_cell true               # bool, default=false, user setting
[12/08 00:00:57   7069s]  *** Starting Verify DRC (MEM: 4362.2) ***
[12/08 00:00:57   7069s] 
[12/08 00:00:57   7069s]   VERIFY DRC ...... Starting Verification
[12/08 00:00:57   7069s]   VERIFY DRC ...... Initializing
[12/08 00:00:57   7069s]   VERIFY DRC ...... Deleting Existing Violations
[12/08 00:00:57   7069s]   VERIFY DRC ...... Creating Sub-Areas
[12/08 00:00:57   7069s]   VERIFY DRC ...... Using new threading
[12/08 00:00:58   7070s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 83.520} 1 of 324
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 83.520} 2 of 324
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 83.520} 3 of 324
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area: {250.560 0.000 334.080 83.520} 4 of 324
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area: {334.080 0.000 417.600 83.520} 5 of 324
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area: {417.600 0.000 501.120 83.520} 6 of 324
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area: {501.120 0.000 584.640 83.520} 7 of 324
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area: {584.640 0.000 668.160 83.520} 8 of 324
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/08 00:00:58   7071s]   VERIFY DRC ...... Sub-Area: {668.160 0.000 751.680 83.520} 9 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {751.680 0.000 835.200 83.520} 10 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {835.200 0.000 918.720 83.520} 11 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {918.720 0.000 1002.240 83.520} 12 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {1002.240 0.000 1085.760 83.520} 13 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {1085.760 0.000 1169.280 83.520} 14 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {1169.280 0.000 1252.800 83.520} 15 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {1252.800 0.000 1336.320 83.520} 16 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {1336.320 0.000 1419.840 83.520} 17 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {1419.840 0.000 1500.000 83.520} 18 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {0.000 83.520 83.520 167.040} 19 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {83.520 83.520 167.040 167.040} 20 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {167.040 83.520 250.560 167.040} 21 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 21 complete 31 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {250.560 83.520 334.080 167.040} 22 of 324
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area : 22 complete 36 Viols.
[12/08 00:00:59   7071s]   VERIFY DRC ...... Sub-Area: {334.080 83.520 417.600 167.040} 23 of 324
[12/08 00:00:59   7072s]   VERIFY DRC ...... Sub-Area : 23 complete 28 Viols.
[12/08 00:00:59   7072s]   VERIFY DRC ...... Sub-Area: {417.600 83.520 501.120 167.040} 24 of 324
[12/08 00:00:59   7072s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/08 00:00:59   7072s]   VERIFY DRC ...... Sub-Area: {501.120 83.520 584.640 167.040} 25 of 324
[12/08 00:00:59   7072s]   VERIFY DRC ...... Sub-Area : 25 complete 28 Viols.
[12/08 00:00:59   7072s]   VERIFY DRC ...... Sub-Area: {584.640 83.520 668.160 167.040} 26 of 324
[12/08 00:00:59   7072s]   VERIFY DRC ...... Sub-Area : 26 complete 40 Viols.
[12/08 00:00:59   7072s]   VERIFY DRC ...... Sub-Area: {668.160 83.520 751.680 167.040} 27 of 324
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area : 27 complete 26 Viols.
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area: {751.680 83.520 835.200 167.040} 28 of 324
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area: {835.200 83.520 918.720 167.040} 29 of 324
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area : 29 complete 1 Viols.
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area: {918.720 83.520 1002.240 167.040} 30 of 324
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area : 30 complete 26 Viols.
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area: {1002.240 83.520 1085.760 167.040} 31 of 324
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area : 31 complete 51 Viols.
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area: {1085.760 83.520 1169.280 167.040} 32 of 324
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area : 32 complete 21 Viols.
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area: {1169.280 83.520 1252.800 167.040} 33 of 324
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area: {1252.800 83.520 1336.320 167.040} 34 of 324
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area : 34 complete 27 Viols.
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area: {1336.320 83.520 1419.840 167.040} 35 of 324
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area : 35 complete 52 Viols.
[12/08 00:01:00   7072s]   VERIFY DRC ...... Sub-Area: {1419.840 83.520 1500.000 167.040} 36 of 324
[12/08 00:01:00   7073s]   VERIFY DRC ...... Sub-Area : 36 complete 22 Viols.
[12/08 00:01:00   7073s]   VERIFY DRC ...... Sub-Area: {0.000 167.040 83.520 250.560} 37 of 324
[12/08 00:01:00   7073s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/08 00:01:00   7073s]   VERIFY DRC ...... Sub-Area: {83.520 167.040 167.040 250.560} 38 of 324
[12/08 00:01:00   7073s]   VERIFY DRC ...... Sub-Area : 38 complete 6 Viols.
[12/08 00:01:00   7073s]   VERIFY DRC ...... Sub-Area: {167.040 167.040 250.560 250.560} 39 of 324
[12/08 00:01:01   7073s]   VERIFY DRC ...... Sub-Area : 39 complete 2 Viols.
[12/08 00:01:01   7073s]   VERIFY DRC ...... Sub-Area: {250.560 167.040 334.080 250.560} 40 of 324
[12/08 00:01:01   7073s]   VERIFY DRC ...... Sub-Area : 40 complete 4 Viols.
[12/08 00:01:01   7073s]   VERIFY DRC ...... Sub-Area: {334.080 167.040 417.600 250.560} 41 of 324
[12/08 00:01:01   7074s]   VERIFY DRC ...... Sub-Area : 41 complete 40 Viols.
[12/08 00:01:01   7074s]   VERIFY DRC ...... Sub-Area: {417.600 167.040 501.120 250.560} 42 of 324
[12/08 00:01:01   7074s]   VERIFY DRC ...... Sub-Area : 42 complete 29 Viols.
[12/08 00:01:01   7074s]   VERIFY DRC ...... Sub-Area: {501.120 167.040 584.640 250.560} 43 of 324
[12/08 00:01:02   7074s]   VERIFY DRC ...... Sub-Area : 43 complete 19 Viols.
[12/08 00:01:02   7074s]   VERIFY DRC ...... Sub-Area: {584.640 167.040 668.160 250.560} 44 of 324
[12/08 00:01:02   7074s]   VERIFY DRC ...... Sub-Area : 44 complete 2 Viols.
[12/08 00:01:02   7074s]   VERIFY DRC ...... Sub-Area: {668.160 167.040 751.680 250.560} 45 of 324
[12/08 00:01:02   7075s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/08 00:01:02   7075s]   VERIFY DRC ...... Sub-Area: {751.680 167.040 835.200 250.560} 46 of 324
[12/08 00:01:03   7075s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/08 00:01:03   7075s]   VERIFY DRC ...... Sub-Area: {835.200 167.040 918.720 250.560} 47 of 324
[12/08 00:01:03   7075s]   VERIFY DRC ...... Sub-Area : 47 complete 2 Viols.
[12/08 00:01:03   7075s]   VERIFY DRC ...... Sub-Area: {918.720 167.040 1002.240 250.560} 48 of 324
[12/08 00:01:03   7075s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/08 00:01:03   7075s]   VERIFY DRC ...... Sub-Area: {1002.240 167.040 1085.760 250.560} 49 of 324
[12/08 00:01:03   7076s]   VERIFY DRC ...... Sub-Area : 49 complete 2 Viols.
[12/08 00:01:03   7076s]   VERIFY DRC ...... Sub-Area: {1085.760 167.040 1169.280 250.560} 50 of 324
[12/08 00:01:04   7076s]   VERIFY DRC ...... Sub-Area : 50 complete 36 Viols.
[12/08 00:01:04   7076s]   VERIFY DRC ...... Sub-Area: {1169.280 167.040 1252.800 250.560} 51 of 324
[12/08 00:01:04   7076s]   VERIFY DRC ...... Sub-Area : 51 complete 20 Viols.
[12/08 00:01:04   7076s]   VERIFY DRC ...... Sub-Area: {1252.800 167.040 1336.320 250.560} 52 of 324
[12/08 00:01:04   7076s]   VERIFY DRC ...... Sub-Area : 52 complete 24 Viols.
[12/08 00:01:04   7076s]   VERIFY DRC ...... Sub-Area: {1336.320 167.040 1419.840 250.560} 53 of 324
[12/08 00:01:04   7077s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/08 00:01:04   7077s]   VERIFY DRC ...... Sub-Area: {1419.840 167.040 1500.000 250.560} 54 of 324
[12/08 00:01:05   7077s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/08 00:01:05   7077s]   VERIFY DRC ...... Sub-Area: {0.000 250.560 83.520 334.080} 55 of 324
[12/08 00:01:05   7077s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/08 00:01:05   7077s]   VERIFY DRC ...... Sub-Area: {83.520 250.560 167.040 334.080} 56 of 324
[12/08 00:01:05   7077s]   VERIFY DRC ...... Sub-Area : 56 complete 6 Viols.
[12/08 00:01:05   7077s]   VERIFY DRC ...... Sub-Area: {167.040 250.560 250.560 334.080} 57 of 324
[12/08 00:01:05   7077s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/08 00:01:05   7077s]   VERIFY DRC ...... Sub-Area: {250.560 250.560 334.080 334.080} 58 of 324
[12/08 00:01:06   7078s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/08 00:01:06   7078s]   VERIFY DRC ...... Sub-Area: {334.080 250.560 417.600 334.080} 59 of 324
[12/08 00:01:06   7078s]   VERIFY DRC ...... Sub-Area : 59 complete 17 Viols.
[12/08 00:01:06   7078s]   VERIFY DRC ...... Sub-Area: {417.600 250.560 501.120 334.080} 60 of 324
[12/08 00:01:06   7078s]   VERIFY DRC ...... Sub-Area : 60 complete 25 Viols.
[12/08 00:01:06   7078s]   VERIFY DRC ...... Sub-Area: {501.120 250.560 584.640 334.080} 61 of 324
[12/08 00:01:06   7078s]   VERIFY DRC ...... Sub-Area : 61 complete 36 Viols.
[12/08 00:01:06   7078s]   VERIFY DRC ...... Sub-Area: {584.640 250.560 668.160 334.080} 62 of 324
[12/08 00:01:07   7079s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/08 00:01:07   7079s]   VERIFY DRC ...... Sub-Area: {668.160 250.560 751.680 334.080} 63 of 324
[12/08 00:01:07   7079s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/08 00:01:07   7079s]   VERIFY DRC ...... Sub-Area: {751.680 250.560 835.200 334.080} 64 of 324
[12/08 00:01:07   7079s]   VERIFY DRC ...... Sub-Area : 64 complete 1 Viols.
[12/08 00:01:07   7079s]   VERIFY DRC ...... Sub-Area: {835.200 250.560 918.720 334.080} 65 of 324
[12/08 00:01:07   7079s]   VERIFY DRC ...... Sub-Area : 65 complete 3 Viols.
[12/08 00:01:07   7079s]   VERIFY DRC ...... Sub-Area: {918.720 250.560 1002.240 334.080} 66 of 324
[12/08 00:01:07   7080s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/08 00:01:07   7080s]   VERIFY DRC ...... Sub-Area: {1002.240 250.560 1085.760 334.080} 67 of 324
[12/08 00:01:08   7080s]   VERIFY DRC ...... Sub-Area : 67 complete 2 Viols.
[12/08 00:01:08   7080s]   VERIFY DRC ...... Sub-Area: {1085.760 250.560 1169.280 334.080} 68 of 324
[12/08 00:01:08   7080s]   VERIFY DRC ...... Sub-Area : 68 complete 18 Viols.
[12/08 00:01:08   7080s]   VERIFY DRC ...... Sub-Area: {1169.280 250.560 1252.800 334.080} 69 of 324
[12/08 00:01:08   7080s]   VERIFY DRC ...... Sub-Area : 69 complete 32 Viols.
[12/08 00:01:08   7080s]   VERIFY DRC ...... Sub-Area: {1252.800 250.560 1336.320 334.080} 70 of 324
[12/08 00:01:08   7081s]   VERIFY DRC ...... Sub-Area : 70 complete 26 Viols.
[12/08 00:01:08   7081s]   VERIFY DRC ...... Sub-Area: {1336.320 250.560 1419.840 334.080} 71 of 324
[12/08 00:01:09   7081s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/08 00:01:09   7081s]   VERIFY DRC ...... Sub-Area: {1419.840 250.560 1500.000 334.080} 72 of 324
[12/08 00:01:09   7082s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/08 00:01:09   7082s]   VERIFY DRC ...... Sub-Area: {0.000 334.080 83.520 417.600} 73 of 324
[12/08 00:01:09   7082s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/08 00:01:09   7082s]   VERIFY DRC ...... Sub-Area: {83.520 334.080 167.040 417.600} 74 of 324
[12/08 00:01:09   7082s]   VERIFY DRC ...... Sub-Area : 74 complete 1 Viols.
[12/08 00:01:09   7082s]   VERIFY DRC ...... Sub-Area: {167.040 334.080 250.560 417.600} 75 of 324
[12/08 00:01:09   7082s]   VERIFY DRC ...... Sub-Area : 75 complete 8 Viols.
[12/08 00:01:09   7082s]   VERIFY DRC ...... Sub-Area: {250.560 334.080 334.080 417.600} 76 of 324
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area : 76 complete 3 Viols.
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area: {334.080 334.080 417.600 417.600} 77 of 324
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area : 77 complete 10 Viols.
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area: {417.600 334.080 501.120 417.600} 78 of 324
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area : 78 complete 4 Viols.
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area: {501.120 334.080 584.640 417.600} 79 of 324
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area : 79 complete 11 Viols.
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area: {584.640 334.080 668.160 417.600} 80 of 324
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area : 80 complete 2 Viols.
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area: {668.160 334.080 751.680 417.600} 81 of 324
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area : 81 complete 4 Viols.
[12/08 00:01:10   7082s]   VERIFY DRC ...... Sub-Area: {751.680 334.080 835.200 417.600} 82 of 324
[12/08 00:01:10   7083s]   VERIFY DRC ...... Sub-Area : 82 complete 2 Viols.
[12/08 00:01:10   7083s]   VERIFY DRC ...... Sub-Area: {835.200 334.080 918.720 417.600} 83 of 324
[12/08 00:01:10   7083s]   VERIFY DRC ...... Sub-Area : 83 complete 4 Viols.
[12/08 00:01:10   7083s]   VERIFY DRC ...... Sub-Area: {918.720 334.080 1002.240 417.600} 84 of 324
[12/08 00:01:10   7083s]   VERIFY DRC ...... Sub-Area : 84 complete 10 Viols.
[12/08 00:01:10   7083s]   VERIFY DRC ...... Sub-Area: {1002.240 334.080 1085.760 417.600} 85 of 324
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area : 85 complete 2 Viols.
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area: {1085.760 334.080 1169.280 417.600} 86 of 324
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area : 86 complete 14 Viols.
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area: {1169.280 334.080 1252.800 417.600} 87 of 324
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area : 87 complete 2 Viols.
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area: {1252.800 334.080 1336.320 417.600} 88 of 324
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area : 88 complete 17 Viols.
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area: {1336.320 334.080 1419.840 417.600} 89 of 324
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area : 89 complete 6 Viols.
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area: {1419.840 334.080 1500.000 417.600} 90 of 324
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area : 90 complete 4 Viols.
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area: {0.000 417.600 83.520 501.120} 91 of 324
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/08 00:01:11   7083s]   VERIFY DRC ...... Sub-Area: {83.520 417.600 167.040 501.120} 92 of 324
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area: {167.040 417.600 250.560 501.120} 93 of 324
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area: {250.560 417.600 334.080 501.120} 94 of 324
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area : 94 complete 1 Viols.
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area: {334.080 417.600 417.600 501.120} 95 of 324
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area: {417.600 417.600 501.120 501.120} 96 of 324
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area: {501.120 417.600 584.640 501.120} 97 of 324
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area: {584.640 417.600 668.160 501.120} 98 of 324
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/08 00:01:11   7084s]   VERIFY DRC ...... Sub-Area: {668.160 417.600 751.680 501.120} 99 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {751.680 417.600 835.200 501.120} 100 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {835.200 417.600 918.720 501.120} 101 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {918.720 417.600 1002.240 501.120} 102 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {1002.240 417.600 1085.760 501.120} 103 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 103 complete 1 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {1085.760 417.600 1169.280 501.120} 104 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {1169.280 417.600 1252.800 501.120} 105 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {1252.800 417.600 1336.320 501.120} 106 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {1336.320 417.600 1419.840 501.120} 107 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {1419.840 417.600 1500.000 501.120} 108 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {0.000 501.120 83.520 584.640} 109 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {83.520 501.120 167.040 584.640} 110 of 324
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/08 00:01:12   7084s]   VERIFY DRC ...... Sub-Area: {167.040 501.120 250.560 584.640} 111 of 324
[12/08 00:01:12   7085s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/08 00:01:12   7085s]   VERIFY DRC ...... Sub-Area: {250.560 501.120 334.080 584.640} 112 of 324
[12/08 00:01:13   7085s]   VERIFY DRC ...... Sub-Area : 112 complete 1 Viols.
[12/08 00:01:13   7085s]   VERIFY DRC ...... Sub-Area: {334.080 501.120 417.600 584.640} 113 of 324
[12/08 00:01:13   7085s]   VERIFY DRC ...... Sub-Area : 113 complete 18 Viols.
[12/08 00:01:13   7085s]   VERIFY DRC ...... Sub-Area: {417.600 501.120 501.120 584.640} 114 of 324
[12/08 00:01:13   7085s]   VERIFY DRC ...... Sub-Area : 114 complete 8 Viols.
[12/08 00:01:13   7085s]   VERIFY DRC ...... Sub-Area: {501.120 501.120 584.640 584.640} 115 of 324
[12/08 00:01:13   7085s]   VERIFY DRC ...... Sub-Area : 115 complete 11 Viols.
[12/08 00:01:13   7085s]   VERIFY DRC ...... Sub-Area: {584.640 501.120 668.160 584.640} 116 of 324
[12/08 00:01:13   7086s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/08 00:01:13   7086s]   VERIFY DRC ...... Sub-Area: {668.160 501.120 751.680 584.640} 117 of 324
[12/08 00:01:13   7086s]   VERIFY DRC ...... Sub-Area : 117 complete 3 Viols.
[12/08 00:01:13   7086s]   VERIFY DRC ...... Sub-Area: {751.680 501.120 835.200 584.640} 118 of 324
[12/08 00:01:14   7086s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/08 00:01:14   7086s]   VERIFY DRC ...... Sub-Area: {835.200 501.120 918.720 584.640} 119 of 324
[12/08 00:01:14   7086s]   VERIFY DRC ...... Sub-Area : 119 complete 1 Viols.
[12/08 00:01:14   7086s]   VERIFY DRC ...... Sub-Area: {918.720 501.120 1002.240 584.640} 120 of 324
[12/08 00:01:14   7086s]   VERIFY DRC ...... Sub-Area : 120 complete 3 Viols.
[12/08 00:01:14   7086s]   VERIFY DRC ...... Sub-Area: {1002.240 501.120 1085.760 584.640} 121 of 324
[12/08 00:01:14   7086s]   VERIFY DRC ...... Sub-Area : 121 complete 6 Viols.
[12/08 00:01:14   7086s]   VERIFY DRC ...... Sub-Area: {1085.760 501.120 1169.280 584.640} 122 of 324
[12/08 00:01:14   7087s]   VERIFY DRC ...... Sub-Area : 122 complete 17 Viols.
[12/08 00:01:14   7087s]   VERIFY DRC ...... Sub-Area: {1169.280 501.120 1252.800 584.640} 123 of 324
[12/08 00:01:14   7087s]   VERIFY DRC ...... Sub-Area : 123 complete 6 Viols.
[12/08 00:01:14   7087s]   VERIFY DRC ...... Sub-Area: {1252.800 501.120 1336.320 584.640} 124 of 324
[12/08 00:01:14   7087s]   VERIFY DRC ...... Sub-Area : 124 complete 10 Viols.
[12/08 00:01:14   7087s]   VERIFY DRC ...... Sub-Area: {1336.320 501.120 1419.840 584.640} 125 of 324
[12/08 00:01:15   7087s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/08 00:01:15   7087s]   VERIFY DRC ...... Sub-Area: {1419.840 501.120 1500.000 584.640} 126 of 324
[12/08 00:01:15   7087s]   VERIFY DRC ...... Sub-Area : 126 complete 3 Viols.
[12/08 00:01:15   7087s]   VERIFY DRC ...... Sub-Area: {0.000 584.640 83.520 668.160} 127 of 324
[12/08 00:01:15   7087s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/08 00:01:15   7087s]   VERIFY DRC ...... Sub-Area: {83.520 584.640 167.040 668.160} 128 of 324
[12/08 00:01:15   7087s]   VERIFY DRC ...... Sub-Area : 128 complete 9 Viols.
[12/08 00:01:15   7087s]   VERIFY DRC ...... Sub-Area: {167.040 584.640 250.560 668.160} 129 of 324
[12/08 00:01:16   7088s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/08 00:01:16   7088s]   VERIFY DRC ...... Sub-Area: {250.560 584.640 334.080 668.160} 130 of 324
[12/08 00:01:16   7088s]   VERIFY DRC ...... Sub-Area : 130 complete 8 Viols.
[12/08 00:01:16   7088s]   VERIFY DRC ...... Sub-Area: {334.080 584.640 417.600 668.160} 131 of 324
[12/08 00:01:16   7088s]   VERIFY DRC ...... Sub-Area : 131 complete 27 Viols.
[12/08 00:01:16   7088s]   VERIFY DRC ...... Sub-Area: {417.600 584.640 501.120 668.160} 132 of 324
[12/08 00:01:16   7088s]   VERIFY DRC ...... Sub-Area : 132 complete 16 Viols.
[12/08 00:01:16   7088s]   VERIFY DRC ...... Sub-Area: {501.120 584.640 584.640 668.160} 133 of 324
[12/08 00:01:16   7089s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[12/08 00:01:16   7089s] 
[12/08 00:01:16   7089s]   Verification Complete : 1000 Viols.
[12/08 00:01:16   7089s] 
[12/08 00:01:16   7089s]  Violation Summary By Layer and Type:
[12/08 00:01:16   7089s] 
[12/08 00:01:16   7089s] 	          Short   MetSpc   Totals
[12/08 00:01:16   7089s] 	M1          711      289     1000
[12/08 00:01:16   7089s] 	Totals      711      289     1000
[12/08 00:01:16   7089s] 
[12/08 00:01:16   7089s]  *** End Verify DRC (CPU: 0:00:19.8  ELAPSED TIME: 19.00  MEM: 256.1M) ***
[12/08 00:01:16   7089s] 
[12/08 00:01:16   7089s] <CMD> saveNetlist asic-post-par.torus_credit.32.v
[12/08 00:01:16   7089s] Writing Netlist "asic-post-par.torus_credit.32.v" ...
[12/08 00:01:17   7089s] <CMD> extractRC
[12/08 00:01:17   7089s] Extraction called for design 'torus_credit_D_W32' of instances=1114549 and nets=121845 using extraction engine 'preRoute' .
[12/08 00:01:17   7089s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/08 00:01:17   7089s] Type 'man IMPEXT-3530' for more detail.
[12/08 00:01:17   7089s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/08 00:01:17   7089s] RC Extraction called in multi-corner(1) mode.
[12/08 00:01:17   7089s] RCMode: PreRoute
[12/08 00:01:17   7089s]       RC Corner Indexes            0   
[12/08 00:01:17   7089s] Capacitance Scaling Factor   : 1.00000 
[12/08 00:01:17   7089s] Resistance Scaling Factor    : 1.00000 
[12/08 00:01:17   7089s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 00:01:17   7089s] Clock Res. Scaling Factor    : 1.00000 
[12/08 00:01:17   7089s] Shrink Factor                : 1.00000
[12/08 00:01:17   7089s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 00:01:17   7089s] Using capacitance table file ...
[12/08 00:01:17   7089s] 
[12/08 00:01:17   7089s] Trim Metal Layers:
[12/08 00:01:17   7090s] LayerId::1 widthSet size::4
[12/08 00:01:17   7090s] LayerId::2 widthSet size::4
[12/08 00:01:17   7090s] LayerId::3 widthSet size::4
[12/08 00:01:17   7090s] LayerId::4 widthSet size::4
[12/08 00:01:17   7090s] LayerId::5 widthSet size::4
[12/08 00:01:17   7090s] LayerId::6 widthSet size::4
[12/08 00:01:17   7090s] LayerId::7 widthSet size::4
[12/08 00:01:17   7090s] LayerId::8 widthSet size::4
[12/08 00:01:17   7090s] LayerId::9 widthSet size::4
[12/08 00:01:17   7090s] LayerId::10 widthSet size::2
[12/08 00:01:17   7090s] Updating RC grid for preRoute extraction ...
[12/08 00:01:17   7090s] eee: pegSigSF::1.070000
[12/08 00:01:17   7090s] Initializing multi-corner capacitance tables ... 
[12/08 00:01:17   7090s] Initializing multi-corner resistance tables ...
[12/08 00:01:18   7090s] eee: l::1 avDens::0.116622 usedTrk::73860.993952 availTrk::633337.282385 sigTrk::73860.993952
[12/08 00:01:18   7090s] eee: l::2 avDens::0.162397 usedTrk::61944.842760 availTrk::381441.259237 sigTrk::61944.842760
[12/08 00:01:18   7090s] eee: l::3 avDens::0.214560 usedTrk::95219.526613 availTrk::443790.000000 sigTrk::95219.526613
[12/08 00:01:18   7090s] eee: l::4 avDens::0.192184 usedTrk::72662.977795 availTrk::378090.000000 sigTrk::72662.977795
[12/08 00:01:18   7090s] eee: l::5 avDens::0.002920 usedTrk::1854.200035 availTrk::635040.000000 sigTrk::1854.200035
[12/08 00:01:18   7090s] eee: l::6 avDens::0.003342 usedTrk::2122.122260 availTrk::635040.000000 sigTrk::2122.122260
[12/08 00:01:18   7090s] eee: l::7 avDens::0.118114 usedTrk::45731.277788 availTrk::387180.000000 sigTrk::45731.277788
[12/08 00:01:18   7090s] eee: l::8 avDens::0.276638 usedTrk::29690.188925 availTrk::107325.000000 sigTrk::29690.188925
[12/08 00:01:18   7090s] eee: l::9 avDens::0.106497 usedTrk::6668.555557 availTrk::62617.500000 sigTrk::6668.555557
[12/08 00:01:18   7090s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/08 00:01:18   7090s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/08 00:01:18   7090s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.330126 uaWl=0.930157 uaWlH=0.433870 aWlH=0.068511 lMod=0 pMax=0.865400 pMod=80 wcR=0.693800 newSi=0.002800 wHLS=1.882621 siPrev=0 viaL=0.000000 crit=0.098747 shortMod=0.493737 fMod=0.024687 
[12/08 00:01:20   7092s] PreRoute RC Extraction DONE (CPU Time: 0:00:03.0  Real Time: 0:00:03.0  MEM: 4160.309M)
[12/08 00:01:20   7092s] <CMD> write_sdf post-par.sdf -interconn all -setuphold split
[12/08 00:01:20   7092s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/08 00:01:20   7092s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/08 00:01:20   7092s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/08 00:01:20   7093s] AAE DB initialization (MEM=4206.04 CPU=0:00:00.2 REAL=0:00:00.0) 
[12/08 00:01:20   7093s] #################################################################################
[12/08 00:01:20   7093s] # Design Stage: PostRoute
[12/08 00:01:20   7093s] # Design Name: torus_credit_D_W32
[12/08 00:01:20   7093s] # Design Mode: 90nm
[12/08 00:01:20   7093s] # Analysis Mode: MMMC Non-OCV 
[12/08 00:01:20   7093s] # Parasitics Mode: No SPEF/RCDB 
[12/08 00:01:20   7093s] # Signoff Settings: SI Off 
[12/08 00:01:20   7093s] #################################################################################
[12/08 00:01:27   7099s] Topological Sorting (REAL = 0:00:00.0, MEM = 4251.2M, InitMEM = 4251.2M)
[12/08 00:01:27   7099s] Start delay calculation (fullDC) (1 T). (MEM=4251.23)
[12/08 00:01:28   7100s] siFlow : Timing analysis mode is single, using late cdB files
[12/08 00:01:28   7100s] Start AAE Lib Loading. (MEM=4276.02)
[12/08 00:01:28   7100s] End AAE Lib Loading. (MEM=4304.63 CPU=0:00:00.1 Real=0:00:00.0)
[12/08 00:01:28   7100s] End AAE Lib Interpolated Model. (MEM=4304.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 00:01:33   7105s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:33   7105s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:33   7105s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:33   7105s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:33   7105s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:33   7105s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:33   7105s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:33   7105s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:33   7105s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:34   7107s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:34   7107s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:34   7107s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:34   7107s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:01:56   7128s] Total number of fetched objects 121053
[12/08 00:01:59   7132s] End Timing Check Calculation. (CPU Time=0:00:03.2, Real Time=0:00:03.0)
[12/08 00:01:59   7132s] End delay calculation. (MEM=4565.35 CPU=0:00:26.9 REAL=0:00:27.0)
[12/08 00:01:59   7132s] End delay calculation (fullDC). (MEM=4565.35 CPU=0:00:32.6 REAL=0:00:32.0)
[12/08 00:01:59   7132s] *** CDM Built up (cpu=0:00:39.1  real=0:00:39.0  mem= 4565.4M) ***
[12/08 00:02:07   7139s] <CMD> streamOut post-par.torus_credit.32.gds -merge {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds torus_xbar_1b.gds low_swing_tx.gds low_swing_rx.gds}
[12/08 00:02:07   7139s] Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5
[12/08 00:02:07   7139s] Merge file: torus_xbar_1b.gds has version number: 5
[12/08 00:02:07   7139s] Merge file: low_swing_tx.gds has version number: 5
[12/08 00:02:07   7139s] Merge file: low_swing_rx.gds has version number: 5
[12/08 00:02:07   7139s] Parse flat map file...
[12/08 00:02:07   7140s] Writing GDSII file ...
[12/08 00:02:07   7140s] 	****** db unit per micron = 2000 ******
[12/08 00:02:07   7140s] 	****** output gds2 file unit per micron = 2000 ******
[12/08 00:02:07   7140s] 	****** unit scaling factor = 1 ******
[12/08 00:02:07   7140s] Output for instance
[12/08 00:02:09   7142s] Output for bump
[12/08 00:02:09   7142s] Output for physical terminals
[12/08 00:02:09   7142s] Output for logical terminals
[12/08 00:02:09   7142s] Output for regular nets
[12/08 00:02:12   7144s] Output for special nets and metal fills
[12/08 00:02:12   7145s] Output for via structure generation total number 67
[12/08 00:02:12   7145s] Statistics for GDS generated (version 5)
[12/08 00:02:12   7145s] ----------------------------------------
[12/08 00:02:12   7145s] Stream Out Layer Mapping Information:
[12/08 00:02:12   7145s] GDS Layer Number          GDS Layer Name
[12/08 00:02:12   7145s] ----------------------------------------
[12/08 00:02:12   7145s]     212                             COMP
[12/08 00:02:12   7145s]     213                          DIEAREA
[12/08 00:02:12   7145s]     202                               AP
[12/08 00:02:12   7145s]     200                               AP
[12/08 00:02:12   7145s]     199                               AP
[12/08 00:02:12   7145s]     198                               AP
[12/08 00:02:12   7145s]     197                               AP
[12/08 00:02:12   7145s]     196                               RV
[12/08 00:02:12   7145s]     195                               RV
[12/08 00:02:12   7145s]     191                               RV
[12/08 00:02:12   7145s]     181                               M9
[12/08 00:02:12   7145s]     179                               M9
[12/08 00:02:12   7145s]     178                               M9
[12/08 00:02:12   7145s]     177                               M9
[12/08 00:02:12   7145s]     176                               M9
[12/08 00:02:12   7145s]     175                             VIA8
[12/08 00:02:12   7145s]     174                             VIA8
[12/08 00:02:12   7145s]     170                             VIA8
[12/08 00:02:12   7145s]     160                               M8
[12/08 00:02:12   7145s]     158                               M8
[12/08 00:02:12   7145s]     157                               M8
[12/08 00:02:12   7145s]     156                               M8
[12/08 00:02:12   7145s]     155                               M8
[12/08 00:02:12   7145s]     154                             VIA7
[12/08 00:02:12   7145s]     153                             VIA7
[12/08 00:02:12   7145s]     149                             VIA7
[12/08 00:02:12   7145s]     139                               M7
[12/08 00:02:12   7145s]     137                               M7
[12/08 00:02:12   7145s]     136                               M7
[12/08 00:02:12   7145s]     135                               M7
[12/08 00:02:12   7145s]     134                               M7
[12/08 00:02:12   7145s]     133                             VIA6
[12/08 00:02:12   7145s]     132                             VIA6
[12/08 00:02:12   7145s]     131                             VIA6
[12/08 00:02:12   7145s]     130                             VIA6
[12/08 00:02:12   7145s]     129                             VIA6
[12/08 00:02:12   7145s]     128                             VIA6
[12/08 00:02:12   7145s]     127                             VIA6
[12/08 00:02:12   7145s]     122                               M6
[12/08 00:02:12   7145s]     121                               M6
[12/08 00:02:12   7145s]     120                               M6
[12/08 00:02:12   7145s]     119                               M6
[12/08 00:02:12   7145s]     118                               M6
[12/08 00:02:12   7145s]     53                                M3
[12/08 00:02:12   7145s]     52                                M3
[12/08 00:02:12   7145s]     185                               M9
[12/08 00:02:12   7145s]     48                              VIA2
[12/08 00:02:12   7145s]     29                                M2
[12/08 00:02:12   7145s]     180                               M9
[12/08 00:02:12   7145s]     47                              VIA2
[12/08 00:02:12   7145s]     182                               M9
[12/08 00:02:12   7145s]     44                              VIA2
[12/08 00:02:12   7145s]     43                              VIA2
[12/08 00:02:12   7145s]     172                             VIA8
[12/08 00:02:12   7145s]     38                                M2
[12/08 00:02:12   7145s]     95                                M5
[12/08 00:02:12   7145s]     36                                M2
[12/08 00:02:12   7145s]     93                                M5
[12/08 00:02:12   7145s]     112                             VIA5
[12/08 00:02:12   7145s]     194                               RV
[12/08 00:02:12   7145s]     55                                M3
[12/08 00:02:12   7145s]     113                               M6
[12/08 00:02:12   7145s]     32                                M2
[12/08 00:02:12   7145s]     54                                M3
[12/08 00:02:12   7145s]     31                                M2
[12/08 00:02:12   7145s]     107                             VIA5
[12/08 00:02:12   7145s]     30                                M2
[12/08 00:02:12   7145s]     49                              VIA2
[12/08 00:02:12   7145s]     106                             VIA5
[12/08 00:02:12   7145s]     33                                M2
[12/08 00:02:12   7145s]     109                             VIA5
[12/08 00:02:12   7145s]     10                                M1
[12/08 00:02:12   7145s]     86                              VIA4
[12/08 00:02:12   7145s]     50                                M3
[12/08 00:02:12   7145s]     206                               AP
[12/08 00:02:12   7145s]     69                              VIA3
[12/08 00:02:12   7145s]     143                               M7
[12/08 00:02:12   7145s]     6                                 CO
[12/08 00:02:12   7145s]     169                             VIA8
[12/08 00:02:12   7145s]     35                                M2
[12/08 00:02:12   7145s]     8                                 M1
[12/08 00:02:12   7145s]     164                               M8
[12/08 00:02:12   7145s]     27                              VIA1
[12/08 00:02:12   7145s]     141                               M7
[12/08 00:02:12   7145s]     3                                 CO
[12/08 00:02:12   7145s]     51                                M3
[12/08 00:02:12   7145s]     70                              VIA3
[12/08 00:02:12   7145s]     7                                 CO
[12/08 00:02:12   7145s]     64                              VIA3
[12/08 00:02:12   7145s]     173                             VIA8
[12/08 00:02:12   7145s]     34                                M2
[12/08 00:02:12   7145s]     92                                M5
[12/08 00:02:12   7145s]     111                             VIA5
[12/08 00:02:12   7145s]     11                                M1
[12/08 00:02:12   7145s]     142                               M7
[12/08 00:02:12   7145s]     4                                 CO
[12/08 00:02:12   7145s]     9                                 M1
[12/08 00:02:12   7145s]     28                              VIA1
[12/08 00:02:12   7145s]     85                              VIA4
[12/08 00:02:12   7145s]     138                               M7
[12/08 00:02:12   7145s]     5                                 CO
[12/08 00:02:12   7145s]     12                                M1
[12/08 00:02:12   7145s]     88                              VIA4
[12/08 00:02:12   7145s]     183                               M9
[12/08 00:02:12   7145s]     45                              VIA2
[12/08 00:02:12   7145s]     22                              VIA1
[12/08 00:02:12   7145s]     152                             VIA7
[12/08 00:02:12   7145s]     13                                M1
[12/08 00:02:12   7145s]     71                                M4
[12/08 00:02:12   7145s]     90                              VIA4
[12/08 00:02:12   7145s]     184                               M9
[12/08 00:02:12   7145s]     46                              VIA2
[12/08 00:02:12   7145s]     161                               M8
[12/08 00:02:12   7145s]     23                              VIA1
[12/08 00:02:12   7145s]     171                             VIA8
[12/08 00:02:12   7145s]     37                                M2
[12/08 00:02:12   7145s]     94                                M5
[12/08 00:02:12   7145s]     148                             VIA7
[12/08 00:02:12   7145s]     14                                M1
[12/08 00:02:12   7145s]     15                                M1
[12/08 00:02:12   7145s]     72                                M4
[12/08 00:02:12   7145s]     91                              VIA4
[12/08 00:02:12   7145s]     150                             VIA7
[12/08 00:02:12   7145s]     16                                M1
[12/08 00:02:12   7145s]     73                                M4
[12/08 00:02:12   7145s]     159                               M8
[12/08 00:02:12   7145s]     26                              VIA1
[12/08 00:02:12   7145s]     151                             VIA7
[12/08 00:02:12   7145s]     17                                M1
[12/08 00:02:12   7145s]     74                                M4
[12/08 00:02:12   7145s]     1                                 CO
[12/08 00:02:12   7145s]     162                               M8
[12/08 00:02:12   7145s]     24                              VIA1
[12/08 00:02:12   7145s]     140                               M7
[12/08 00:02:12   7145s]     2                                 CO
[12/08 00:02:12   7145s]     163                               M8
[12/08 00:02:12   7145s]     25                              VIA1
[12/08 00:02:12   7145s]     190                               RV
[12/08 00:02:12   7145s]     56                                M3
[12/08 00:02:12   7145s]     57                                M3
[12/08 00:02:12   7145s]     114                               M6
[12/08 00:02:12   7145s]     192                               RV
[12/08 00:02:12   7145s]     58                                M3
[12/08 00:02:12   7145s]     115                               M6
[12/08 00:02:12   7145s]     193                               RV
[12/08 00:02:12   7145s]     59                                M3
[12/08 00:02:12   7145s]     116                               M6
[12/08 00:02:12   7145s]     203                               AP
[12/08 00:02:12   7145s]     65                              VIA3
[12/08 00:02:12   7145s]     204                               AP
[12/08 00:02:12   7145s]     66                              VIA3
[12/08 00:02:12   7145s]     205                               AP
[12/08 00:02:12   7145s]     67                              VIA3
[12/08 00:02:12   7145s]     201                               AP
[12/08 00:02:12   7145s]     68                              VIA3
[12/08 00:02:12   7145s]     75                                M4
[12/08 00:02:12   7145s]     76                                M4
[12/08 00:02:12   7145s]     77                                M4
[12/08 00:02:12   7145s]     78                                M4
[12/08 00:02:12   7145s]     79                                M4
[12/08 00:02:12   7145s]     80                                M4
[12/08 00:02:12   7145s]     87                              VIA4
[12/08 00:02:12   7145s]     89                              VIA4
[12/08 00:02:12   7145s]     96                                M5
[12/08 00:02:12   7145s]     97                                M5
[12/08 00:02:12   7145s]     98                                M5
[12/08 00:02:12   7145s]     99                                M5
[12/08 00:02:12   7145s]     100                               M5
[12/08 00:02:12   7145s]     101                               M5
[12/08 00:02:12   7145s]     108                             VIA5
[12/08 00:02:12   7145s]     110                             VIA5
[12/08 00:02:12   7145s]     117                               M6
[12/08 00:02:12   7145s]     210                               AP
[12/08 00:02:12   7145s]     209                               AP
[12/08 00:02:12   7145s]     208                               AP
[12/08 00:02:12   7145s]     207                               AP
[12/08 00:02:12   7145s]     189                               M9
[12/08 00:02:12   7145s]     188                               M9
[12/08 00:02:12   7145s]     187                               M9
[12/08 00:02:12   7145s]     186                               M9
[12/08 00:02:12   7145s]     168                               M8
[12/08 00:02:12   7145s]     167                               M8
[12/08 00:02:12   7145s]     166                               M8
[12/08 00:02:12   7145s]     165                               M8
[12/08 00:02:12   7145s]     147                               M7
[12/08 00:02:12   7145s]     146                               M7
[12/08 00:02:12   7145s]     145                               M7
[12/08 00:02:12   7145s]     144                               M7
[12/08 00:02:12   7145s]     63                                M3
[12/08 00:02:12   7145s]     62                                M3
[12/08 00:02:12   7145s]     39                                M2
[12/08 00:02:12   7145s]     105                               M5
[12/08 00:02:12   7145s]     103                               M5
[12/08 00:02:12   7145s]     123                               M6
[12/08 00:02:12   7145s]     42                                M2
[12/08 00:02:12   7145s]     41                                M2
[12/08 00:02:12   7145s]     40                                M2
[12/08 00:02:12   7145s]     20                                M1
[12/08 00:02:12   7145s]     60                                M3
[12/08 00:02:12   7145s]     18                                M1
[12/08 00:02:12   7145s]     61                                M3
[12/08 00:02:12   7145s]     102                               M5
[12/08 00:02:12   7145s]     21                                M1
[12/08 00:02:12   7145s]     19                                M1
[12/08 00:02:12   7145s]     81                                M4
[12/08 00:02:12   7145s]     104                               M5
[12/08 00:02:12   7145s]     82                                M4
[12/08 00:02:12   7145s]     83                                M4
[12/08 00:02:12   7145s]     84                                M4
[12/08 00:02:12   7145s]     124                               M6
[12/08 00:02:12   7145s]     125                               M6
[12/08 00:02:12   7145s]     126                               M6
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Stream Out Information Processed for GDS version 5:
[12/08 00:02:12   7145s] Units: 2000 DBU
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Object                             Count
[12/08 00:02:12   7145s] ----------------------------------------
[12/08 00:02:12   7145s] Instances                        1114549
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Ports/Pins                             0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Nets                             2494824
[12/08 00:02:12   7145s]     metal layer M1                 28082
[12/08 00:02:12   7145s]     metal layer M2               1005624
[12/08 00:02:12   7145s]     metal layer M3                764892
[12/08 00:02:12   7145s]     metal layer M4                437921
[12/08 00:02:12   7145s]     metal layer M5                 38874
[12/08 00:02:12   7145s]     metal layer M6                 35622
[12/08 00:02:12   7145s]     metal layer M7                137970
[12/08 00:02:12   7145s]     metal layer M8                 36624
[12/08 00:02:12   7145s]     metal layer M9                  9215
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s]     Via Instances                1305152
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Special Nets                        2032
[12/08 00:02:12   7145s]     metal layer M1                   832
[12/08 00:02:12   7145s]     metal layer M5                   600
[12/08 00:02:12   7145s]     metal layer M6                   600
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s]     Via Instances                1173874
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Metal Fills                            0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s]     Via Instances                      0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Metal FillOPCs                         0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s]     Via Instances                      0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Metal FillDRCs                         0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s]     Via Instances                      0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Text                              120477
[12/08 00:02:12   7145s]     metal layer M1                  6148
[12/08 00:02:12   7145s]     metal layer M2                 75179
[12/08 00:02:12   7145s]     metal layer M3                 30283
[12/08 00:02:12   7145s]     metal layer M4                  5605
[12/08 00:02:12   7145s]     metal layer M5                   294
[12/08 00:02:12   7145s]     metal layer M6                   353
[12/08 00:02:12   7145s]     metal layer M7                  1460
[12/08 00:02:12   7145s]     metal layer M8                  1036
[12/08 00:02:12   7145s]     metal layer M9                   119
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Blockages                              0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Custom Text                            0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Custom Box                             0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Trim Metal                             0
[12/08 00:02:12   7145s] 
[12/08 00:02:12   7145s] Scanning GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds to register cell name ......
[12/08 00:02:13   7145s] Scanning GDS file torus_xbar_1b.gds to register cell name ......
[12/08 00:02:13   7145s] Scanning GDS file low_swing_tx.gds to register cell name ......
[12/08 00:02:13   7145s] Scanning GDS file low_swing_rx.gds to register cell name ......
[12/08 00:02:13   7145s] Merging GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds ......
[12/08 00:02:13   7145s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5.
[12/08 00:02:13   7145s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has units: 1000 per micron.
[12/08 00:02:13   7145s] 	****** unit scaling factor = 2 ******
[12/08 00:02:13   7145s] Merging GDS file torus_xbar_1b.gds ......
[12/08 00:02:13   7145s] 	****** Merge file: torus_xbar_1b.gds has version number: 5.
[12/08 00:02:13   7145s] 	****** Merge file: torus_xbar_1b.gds has units: 1000 per micron.
[12/08 00:02:13   7145s] 	****** unit scaling factor = 2 ******
[12/08 00:02:13   7145s] Merging GDS file low_swing_tx.gds ......
[12/08 00:02:13   7145s] 	****** Merge file: low_swing_tx.gds has version number: 5.
[12/08 00:02:13   7145s] 	****** Merge file: low_swing_tx.gds has units: 1000 per micron.
[12/08 00:02:13   7145s] 	****** unit scaling factor = 2 ******
[12/08 00:02:13   7145s] Merging GDS file low_swing_rx.gds ......
[12/08 00:02:13   7145s] 	****** Merge file: low_swing_rx.gds has version number: 5.
[12/08 00:02:13   7145s] 	****** Merge file: low_swing_rx.gds has units: 1000 per micron.
[12/08 00:02:13   7145s] 	****** unit scaling factor = 2 ******
[12/08 00:02:13   7145s] ######Streamout is finished!
[12/08 00:02:13   7145s] <CMD> report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
[12/08 00:02:13   7145s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/08 00:02:13   7145s] #################################################################################
[12/08 00:02:13   7145s] # Design Stage: PostRoute
[12/08 00:02:13   7145s] # Design Name: torus_credit_D_W32
[12/08 00:02:13   7145s] # Design Mode: 90nm
[12/08 00:02:13   7145s] # Analysis Mode: MMMC Non-OCV 
[12/08 00:02:13   7145s] # Parasitics Mode: No SPEF/RCDB 
[12/08 00:02:13   7145s] # Signoff Settings: SI Off 
[12/08 00:02:13   7145s] #################################################################################
[12/08 00:02:19   7151s] Calculate delays in Single mode...
[12/08 00:02:20   7152s] Topological Sorting (REAL = 0:00:01.0, MEM = 4532.6M, InitMEM = 4532.6M)
[12/08 00:02:20   7152s] Start delay calculation (fullDC) (1 T). (MEM=4532.57)
[12/08 00:02:20   7152s] End AAE Lib Interpolated Model. (MEM=4549.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 00:02:25   7157s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:25   7157s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:25   7157s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:25   7157s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:25   7157s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:25   7157s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:25   7157s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:25   7157s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:25   7157s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:26   7158s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:26   7158s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:26   7158s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:26   7158s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/08 00:02:42   7174s] Total number of fetched objects 121053
[12/08 00:02:43   7175s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:01.0)
[12/08 00:02:43   7175s] End delay calculation. (MEM=4549.37 CPU=0:00:18.3 REAL=0:00:19.0)
[12/08 00:02:43   7175s] End delay calculation (fullDC). (MEM=4549.37 CPU=0:00:23.1 REAL=0:00:23.0)
[12/08 00:02:43   7175s] *** CDM Built up (cpu=0:00:29.4  real=0:00:30.0  mem= 4549.4M) ***
[12/08 00:02:46   7178s] <CMD> report_area > asic-post-par-area.torus_credit.32.rpt
[12/08 00:02:49   7181s] <CMD> report_power -hierarchy all > asic-post-par-power.torus_credit.32.rpt
[12/08 00:02:49   7181s] env CDS_WORKAREA is set to /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
[12/08 00:02:49   7181s] 
[12/08 00:02:49   7181s] Power Net Detected:
[12/08 00:02:49   7181s]         Voltage	    Name
[12/08 00:02:49   7181s]              0V	    VSS
[12/08 00:02:49   7181s]            0.9V	    VDD
[12/08 00:02:49   7181s] 
[12/08 00:02:49   7181s] Begin Power Analysis
[12/08 00:02:49   7181s] 
[12/08 00:02:49   7181s]              0V	    VSS
[12/08 00:02:49   7181s]            0.9V	    VDD
[12/08 00:02:49   7181s] Begin Processing Timing Library for Power Calculation
[12/08 00:02:49   7181s] 
[12/08 00:02:49   7181s] Begin Processing Timing Library for Power Calculation
[12/08 00:02:49   7181s] 
[12/08 00:02:49   7181s] 
[12/08 00:02:49   7181s] 
[12/08 00:02:49   7181s] Begin Processing Power Net/Grid for Power Calculation
[12/08 00:02:49   7181s] 
[12/08 00:02:49   7181s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4228.72MB/5910.11MB/4228.72MB)
[12/08 00:02:49   7181s] 
[12/08 00:02:49   7181s] Begin Processing Timing Window Data for Power Calculation
[12/08 00:02:49   7181s] 
[12/08 00:02:49   7181s] ideal_clock(166.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=4238.93MB/5910.11MB/4238.93MB)
[12/08 00:02:51   7183s] 
[12/08 00:02:51   7183s] Begin Processing User Attributes
[12/08 00:02:51   7183s] 
[12/08 00:02:51   7183s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4238.99MB/5910.11MB/4238.99MB)
[12/08 00:02:51   7183s] 
[12/08 00:02:51   7183s] Begin Processing Signal Activity
[12/08 00:02:51   7183s] 
[12/08 00:02:57   7189s] Ended Processing Signal Activity: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=4244.05MB/5910.11MB/4244.05MB)
[12/08 00:02:57   7189s] 
[12/08 00:02:57   7189s] Begin Power Computation
[12/08 00:02:57   7189s] 
[12/08 00:02:57   7189s]       ----------------------------------------------------------
[12/08 00:02:57   7189s]       # of cell(s) missing both power/leakage table: 0
[12/08 00:02:57   7189s]       # of cell(s) missing power table: 2
[12/08 00:02:57   7189s]       # of cell(s) missing leakage table: 0
[12/08 00:02:57   7189s]       ----------------------------------------------------------
[12/08 00:02:57   7189s] CellName                                  Missing Table(s)
[12/08 00:02:57   7189s] TIEH                                      internal power, 
[12/08 00:02:57   7189s] TIEL                                      internal power, 
[12/08 00:02:57   7189s] 
[12/08 00:02:57   7189s] 
[12/08 00:03:20   7212s]       # of MSMV cell(s) missing power_level: 0
[12/08 00:03:20   7212s] Ended Power Computation: (cpu=0:00:23, real=0:00:23, mem(process/total/peak)=4245.58MB/5918.11MB/4245.58MB)
[12/08 00:03:20   7212s] 
[12/08 00:03:20   7212s] Begin Processing User Attributes
[12/08 00:03:20   7212s] 
[12/08 00:03:21   7213s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4245.58MB/5918.11MB/4245.58MB)
[12/08 00:03:21   7213s] 
[12/08 00:03:21   7213s] Ended Power Analysis: (cpu=0:00:31, real=0:00:31, mem(process/total/peak)=4245.76MB/5918.11MB/4245.76MB)
[12/08 00:03:21   7213s] 
[12/08 00:03:22   7214s] *



[12/08 00:03:22   7214s] Total Power
[12/08 00:03:22   7214s] -----------------------------------------------------------------------------------------
[12/08 00:03:22   7214s] Total Internal Power:       60.94338799 	   68.8605%
[12/08 00:03:22   7214s] Total Switching Power:      23.01877637 	   26.0091%
[12/08 00:03:22   7214s] Total Leakage Power:         4.54054429 	    5.1304%
[12/08 00:03:22   7214s] Total Power:                88.50270865
[12/08 00:03:22   7214s] -----------------------------------------------------------------------------------------
[12/08 00:03:23   7215s] Processing average sequential pin duty cycle 
[12/08 00:03:23   7215s] 
[12/08 00:03:23   7215s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/08 00:03:23   7215s] Summary for sequential cells identification: 
[12/08 00:03:23   7215s]   Identified SBFF number: 199
[12/08 00:03:23   7215s]   Identified MBFF number: 0
[12/08 00:03:23   7215s]   Identified SB Latch number: 0
[12/08 00:03:23   7215s]   Identified MB Latch number: 0
[12/08 00:03:23   7215s]   Not identified SBFF number: 0
[12/08 00:03:23   7215s]   Not identified MBFF number: 0
[12/08 00:03:23   7215s]   Not identified SB Latch number: 0
[12/08 00:03:23   7215s]   Not identified MB Latch number: 0
[12/08 00:03:23   7215s]   Number of sequential cells which are not FFs: 104
[12/08 00:03:23   7215s]  Visiting view : view_functional_wcl_slow
[12/08 00:03:23   7215s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/08 00:03:23   7215s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/08 00:03:23   7215s]  Visiting view : view_functional_wcl_slow
[12/08 00:03:23   7215s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/08 00:03:23   7215s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/08 00:03:23   7215s] TLC MultiMap info (StdDelay):
[12/08 00:03:23   7215s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/08 00:03:23   7215s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/08 00:03:23   7215s]  Setting StdDelay to: 13.6ps
[12/08 00:03:23   7215s] 
[12/08 00:03:23   7215s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/08 00:03:23   7215s] 
[12/08 00:03:23   7215s] *** Memory Usage v#1 (Current mem = 4404.371M, initial mem = 486.906M) ***
[12/08 00:03:23   7215s] 
[12/08 00:03:23   7215s] *** Summary of all messages that are not suppressed in this session:
[12/08 00:03:23   7215s] Severity  ID               Count  Summary                                  
[12/08 00:03:23   7215s] WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/08 00:03:23   7215s] WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/08 00:03:23   7215s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/08 00:03:23   7215s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/08 00:03:23   7215s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[12/08 00:03:23   7215s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/08 00:03:23   7215s] WARNING   IMPESI-3014         39  The RC network is incomplete for net %s....
[12/08 00:03:23   7215s] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
[12/08 00:03:23   7215s] WARNING   IMPVFC-97           36  IO pin %s of net %s has not been assigne...
[12/08 00:03:23   7215s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[12/08 00:03:23   7215s] WARNING   IMPPP-532          117  ViaGen Warning: The top layer and bottom...
[12/08 00:03:23   7215s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[12/08 00:03:23   7215s] WARNING   IMPPP-220            1  The power planner does not create core r...
[12/08 00:03:23   7215s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[12/08 00:03:23   7215s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/08 00:03:23   7215s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/08 00:03:23   7215s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/08 00:03:23   7215s] WARNING   IMPSP-266            8  Constraint box too small for instance '%...
[12/08 00:03:23   7215s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/08 00:03:23   7215s] WARNING   IMPSP-452           16  Density for module '%s' (%s = {%.3f %.3f...
[12/08 00:03:23   7215s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[12/08 00:03:23   7215s] WARNING   IMPSP-2020          19  Cannot find a legal location for instanc...
[12/08 00:03:23   7215s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/08 00:03:23   7215s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/08 00:03:23   7215s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/08 00:03:23   7215s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/08 00:03:23   7215s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/08 00:03:23   7215s] WARNING   IMPCCOPT-2231        2  CCOpt data structures have been affected...
[12/08 00:03:23   7215s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[12/08 00:03:23   7215s] WARNING   IMPCCOPT-1007      134  Did not meet the max transition constrai...
[12/08 00:03:23   7215s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/08 00:03:23   7215s] WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
[12/08 00:03:23   7215s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[12/08 00:03:23   7215s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/08 00:03:23   7215s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/08 00:03:23   7215s] WARNING   SDF-808              1  The software is currently operating in a...
[12/08 00:03:23   7215s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/08 00:03:23   7215s] WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
[12/08 00:03:23   7215s] ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
[12/08 00:03:23   7215s] *** Message Summary: 4342 warning(s), 31 error(s)
[12/08 00:03:23   7215s] 
[12/08 00:03:23   7215s] --- Ending "Innovus" (totcpu=2:00:16, real=2:00:33, mem=4404.4M) ---
