<html>
<head>
<title>IP Core Generation Report for lab3_step9</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<style type="text/css">
table {
	width: 100%;
	border: 1px solid black;
}

div {
	line-heigh: 90%;
}

h2.title {
	color: #000066;
	font-weight: bold;
}

h3.sectionHeading {
	color: #000066;
	font-weight: bold;
}

td.distinctCellColor {
	background-color: #eeeeff;
}

td.summaryTableSndColOddRow {
	background-color: #eeeeff;
	text-align: right;
}

td.summaryTableSndColEvenRow {
	text-align: right;
}

thead.reportTableHeader {
	background-color: #eeeeee;
	font-weight: bold;
}

</style>

</head>
<body>
<h2 class="title">IP Core Generation Report for lab3_step9</h2>
<div>
<h3 class="sectionHeading">Summary</h3>
<table>
<tbody>
<tr>
<td class="distinctCellColor">IP core name
</td>
<td class="summaryTableSndColOddRow">dataplane
</td>
</tr>
<tr>
<td>IP core version
</td>
<td class="summaryTableSndColEvenRow">1.0
</td>
</tr>
<tr>
<td class="distinctCellColor">IP core folder
</td>
<td class="summaryTableSndColOddRow"><a href="matlab:uiopen('hdl_prj\ipcore\dataplane_v1_0\*.*')">hdl_prj\ipcore\dataplane_v1_0</a>
</td>
</tr>
<tr>
<td>Target platform
</td>
<td class="summaryTableSndColEvenRow">Generic Altera Platform
</td>
</tr>
<tr>
<td class="distinctCellColor">Target tool
</td>
<td class="summaryTableSndColOddRow">Altera QUARTUS II
</td>
</tr>
<tr>
<td>Target language
</td>
<td class="summaryTableSndColEvenRow">VHDL
</td>
</tr>
<tr>
<td class="distinctCellColor">Model
</td>
<td class="summaryTableSndColOddRow"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9')">lab3_step9</a>
</td>
</tr>
<tr>
<td>Model version
</td>
<td class="summaryTableSndColEvenRow">1.95
</td>
</tr>
<tr>
<td class="distinctCellColor">HDL Coder version
</td>
<td class="summaryTableSndColOddRow">3.15
</td>
</tr>
<tr>
<td>IP core generated on
</td>
<td class="summaryTableSndColEvenRow">07-May-2020 19:03:32
</td>
</tr>
<tr>
<td class="distinctCellColor">IP core generated for
</td>
<td class="summaryTableSndColOddRow"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:234')">dataplane</a>
</td>
</tr>
</tbody>
</table>
</div>
<div>
<h3 class="sectionHeading">Target Interface Configuration</h3>
Target platform interface table:
<br/>
<table>
<thead class="reportTableHeader">
<tr>
<td>Port Name
</td>
<td>Port Type
</td>
<td>Data Type
</td>
<td>Target Platform Interfaces
</td>
<td>Bit Range / Address / FPGA Pin
</td>
</tr>
</thead>
<tbody>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:235')">avalon_sink_valid</a>
</td>
<td>Inport
</td>
<td>boolean
</td>
<td>External Port
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:237')">avalon_sink_data</a>
</td>
<td class="distinctCellColor">Inport
</td>
<td class="distinctCellColor">sfix32_En28
</td>
<td class="distinctCellColor">External Port
</td>
<td class="distinctCellColor">
</td>
</tr>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:239')">avalon_sink_channel</a>
</td>
<td>Inport
</td>
<td>ufix2
</td>
<td>External Port
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:240')">avalon_sink_error</a>
</td>
<td class="distinctCellColor">Inport
</td>
<td class="distinctCellColor">ufix2
</td>
<td class="distinctCellColor">External Port
</td>
<td class="distinctCellColor">
</td>
</tr>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:243')">register_control_left_gain</a>
</td>
<td>Inport
</td>
<td>sfix32_En28
</td>
<td>External Port
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:244')">register_control_right_gain</a>
</td>
<td class="distinctCellColor">Inport
</td>
<td class="distinctCellColor">sfix32_En28
</td>
<td class="distinctCellColor">External Port
</td>
<td class="distinctCellColor">
</td>
</tr>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:418')">register_control_max_reset_threshold</a>
</td>
<td>Inport
</td>
<td>sfix18
</td>
<td>External Port
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:419')">register_control_LED_persistence</a>
</td>
<td class="distinctCellColor">Inport
</td>
<td class="distinctCellColor">sfix15
</td>
<td class="distinctCellColor">External Port
</td>
<td class="distinctCellColor">
</td>
</tr>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:236')">avalon_source_valid</a>
</td>
<td>Outport
</td>
<td>boolean
</td>
<td>External Port
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:238')">avalon_source_data</a>
</td>
<td class="distinctCellColor">Outport
</td>
<td class="distinctCellColor">sfix32_En28
</td>
<td class="distinctCellColor">External Port
</td>
<td class="distinctCellColor">
</td>
</tr>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:241')">avalon_source_channel</a>
</td>
<td>Outport
</td>
<td>ufix2
</td>
<td>External Port
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:242')">avalon_source_error</a>
</td>
<td class="distinctCellColor">Outport
</td>
<td class="distinctCellColor">ufix2
</td>
<td class="distinctCellColor">External Port
</td>
<td class="distinctCellColor">
</td>
</tr>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('lab3_step9:420')">LED</a>
</td>
<td>Outport
</td>
<td>uint8
</td>
<td>External Port
</td>
<td>
</td>
</tr>
</tbody>
</table>
</div>
<div>
<h3 class="sectionHeading">IP Core File List</h3>
The IP core folder is located at:
<br/>
<a href="matlab:uiopen('hdl_prj\ipcore\dataplane_v1_0\*.*')">hdl_prj\ipcore\dataplane_v1_0</a>
<br/>
Following files are generated under this folder:
<br/><br/>
<b>IP core definition files</b>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\dataplane_hw.tcl')">dataplane_hw.tcl</a>
<br/><br/>
<b>IP core report</b>
<br/>
<a href="matlab:web('hdl_prj\ipcore\dataplane_v1_0\doc\lab3_step9_ip_core_report.html')">doc\lab3_step9_ip_core_report.html</a>
<br/><br/>
<b>IP core HDL source files</b>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_dataplane_pkg.vhd')">hdl\dataplane_src_dataplane_pkg.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_Chart.vhd')">hdl\dataplane_src_Chart.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_LED_persistence_control.vhd')">hdl\dataplane_src_LED_persistence_control.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_LED_persistence_control1.vhd')">hdl\dataplane_src_LED_persistence_control1.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_LED_persistence_control2.vhd')">hdl\dataplane_src_LED_persistence_control2.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_LED_persistence_control3.vhd')">hdl\dataplane_src_LED_persistence_control3.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_LED_persistence_control4.vhd')">hdl\dataplane_src_LED_persistence_control4.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_LED_persistence_control5.vhd')">hdl\dataplane_src_LED_persistence_control5.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_LED_persistence_control6.vhd')">hdl\dataplane_src_LED_persistence_control6.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_LED_persistence_control7.vhd')">hdl\dataplane_src_LED_persistence_control7.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_LED_Driver.vhd')">hdl\dataplane_src_LED_Driver.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_Min.vhd')">hdl\dataplane_src_Min.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_MinMax.vhd')">hdl\dataplane_src_MinMax.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_Normalize_Signal.vhd')">hdl\dataplane_src_Normalize_Signal.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_Signal_Energy_Monitor.vhd')">hdl\dataplane_src_Signal_Energy_Monitor.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_Sound_Effects.vhd')">hdl\dataplane_src_Sound_Effects.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_Left_Channel_Processing.vhd')">hdl\dataplane_src_Left_Channel_Processing.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_Sound_Effects_block.vhd')">hdl\dataplane_src_Sound_Effects_block.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_Right_Channel_Processing.vhd')">hdl\dataplane_src_Right_Channel_Processing.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_Avalon_Data_Processing.vhd')">hdl\dataplane_src_Avalon_Data_Processing.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_src_dataplane.vhd')">hdl\dataplane_src_dataplane.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_reset_sync.vhd')">hdl\dataplane_reset_sync.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane_dut.vhd')">hdl\dataplane_dut.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\dataplane_v1_0\hdl\dataplane.vhd')">hdl\dataplane.vhd</a>
<br/>
<br/>
</div>
</body>
</html>