# vsim -vopt work.top -voptargs="+acc=npr" -assertdebug -l simulation.log -coverage -c -do "coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb; run -all; exit" 
# Start time: 15:54:34 on Aug 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.alu_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.alu_pkg(fast)
# Loading work.alu_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.alu_interface(fast)
# Loading work.alu_assertions(fast)
# Loading work.alu_design(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) alu_top.sv(23): [PCDPC] - Port size (10) does not match connection size (8) for port 'RES'. The port definition is at: alu_design.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /top/DUT File: alu_design.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test alu_regression_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -----------------------------------------------------------------
# Name                       Type                       Size  Value
# -----------------------------------------------------------------
# uvm_test_top               alu_regression_test        -     @471 
#   alu_environment          alu_environment            -     @478 
#     alu_active_agent       alu_active_agent           -     @493 
#       alu_active_driv      alu_driver                 -     @542 
#         driv_port          uvm_analysis_port          -     @565 
#         rsp_port           uvm_analysis_port          -     @557 
#         seq_item_port      uvm_seq_item_pull_port     -     @549 
#       alu_active_mon       alu_monitor                -     @682 
#         mon_port           uvm_analysis_port          -     @689 
#       alu_active_seqr      alu_sequencer              -     @573 
#         rsp_export         uvm_analysis_export        -     @580 
#         seq_item_export    uvm_seq_item_pull_imp      -     @674 
#         arbitration_queue  array                      0     -    
#         lock_queue         array                      0     -    
#         num_last_reqs      integral                   32    'd1  
#         num_last_rsps      integral                   32    'd1  
#     alu_coverage           alu_coverage               -     @518 
#       cov_driv_port        uvm_analysis_imp_driv_cg   -     @525 
#       cov_mon_port         uvm_analysis_imp_mon_cg    -     @533 
#     alu_passive_agent      alu_passive_agent          -     @500 
#       alu_passive_mon      alu_monitor                -     @709 
#         mon_port           uvm_analysis_port          -     @716 
#     alu_scoreboard         alu_scoreboard             -     @511 
#       driv_scb_port        uvm_analysis_imp_driv_scb  -     @729 
#       mon_scb_port         uvm_analysis_imp_mon_scb   -     @737 
# -----------------------------------------------------------------
# 
# Driver @ 0 
#  RST = 1 | CE = 0 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  30 | OPB =  30 
# ** Info: INPUTS SIGNALS ARE KNOWN: 1 0  30  30 1 3  0 1
#    Time: 15 ns Started: 5 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 25 
#  RST = 1 | CE = 0 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  30 | OPB =  30 |
# Monitor @ 25 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 25 
#  RST = 1 | CE = 0 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  30 | OPB =  30 |
# Monitor @ 25 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 25 
#  RST = 1 | CE = 0 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  30 | OPB =  30 
#  time =                   25 | reference_results_stored = zzzzzzzzzzzzzz
# time :                   25 | monitor_results_stored = zzzzzzzzzzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 25 
#  RST = 0 | CE = 0 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  77 | OPB = 152 
# ** Info: OUTPUTS ARE  LATCHED :  z z z z z z z
#    Time: 25 ns Started: 15 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: INPUTS SIGNALS ARE KNOWN: 1 0  30  30 1 3  0 1
#    Time: 25 ns Started: 15 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE  LATCHED :  z z z z z z z
#    Time: 35 ns Started: 25 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 0  77 152 1 3  0 0
#    Time: 35 ns Started: 25 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE  LATCHED :  z z z z z z z
#    Time: 45 ns Started: 35 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 0  77 152 1 3  0 0
#    Time: 45 ns Started: 35 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 55 
#  RST = 0 | CE = 0 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  77 | OPB = 152 |
# Monitor @ 55 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 55 
#  RST = 0 | CE = 0 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  77 | OPB = 152 |
# Monitor @ 55 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 55 
#  RST = 0 | CE = 0 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  77 | OPB = 152 
#  time =                   55 | reference_results_stored = zzzzzzzzzzzzzz
# time :                   55 | monitor_results_stored = zzzzzzzzzzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 55 
#  RST = 1 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 148 | OPB = 133 
# ** Info: OUTPUTS ARE  LATCHED :  z z z z z z z
#    Time: 55 ns Started: 45 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 0  77 152 1 3  0 0
#    Time: 55 ns Started: 45 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE  LATCHED :  z z z z z z z
#    Time: 65 ns Started: 55 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: INPUTS SIGNALS ARE KNOWN: 1 1 148 133 1 3  0 0
#    Time: 65 ns Started: 55 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: INPUTS SIGNALS ARE KNOWN: 1 1 148 133 1 3  0 0
#    Time: 75 ns Started: 65 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 85 
#  RST = 1 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 148 | OPB = 133 |
# Monitor @ 85 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 85 
#  RST = 1 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 148 | OPB = 133 |
# Monitor @ 85 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 85 
#  RST = 1 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 148 | OPB = 133 
#  time =                   85 | reference_results_stored = zzzzzzzzzzzzzz
# time :                   85 | monitor_results_stored = zzzzzzzzzzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 85 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  76 | OPB = 246 
# ** Info: INPUTS SIGNALS ARE KNOWN: 1 1 148 133 1 3  0 0
#    Time: 85 ns Started: 75 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76 246 1 2  4 0
#    Time: 95 ns Started: 85 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 105 ns Started: 5 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76 246 1 2  4 0
#    Time: 105 ns Started: 95 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  76 | OPB = 246 |
# Monitor @ 115 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  76 | OPB = 246 |
# Monitor @ 115 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  76 | OPB = 246 
#  time =                  115 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  115 | monitor_results_stored = zzzzzzzzzzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA =  32 | OPB =   6 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 115 ns Started: 15 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76 246 1 2  4 0
#    Time: 115 ns Started: 105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 125 ns Started: 25 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32   6 1 2  5 0
#    Time: 125 ns Started: 115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 135 ns Started: 35 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32   6 1 2  5 0
#    Time: 135 ns Started: 125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA =  32 | OPB =   6 |
# Monitor @ 145 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA =  32 | OPB =   6 |
# Monitor @ 145 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA =  32 | OPB =   6 
#  time =                  145 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  145 | monitor_results_stored = zzzzzzzzzzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA =  52 | OPB =  44 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 145 ns Started: 45 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32   6 1 2  5 0
#    Time: 145 ns Started: 135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 155 ns Started: 55 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  52  44 1 1  6 0
#    Time: 155 ns Started: 145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 165 ns Started: 65 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  52  44 1 1  6 0
#    Time: 165 ns Started: 155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA =  52 | OPB =  44 |
# Monitor @ 175 
#  RES =   5 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA =  52 | OPB =  44 |
# Monitor @ 175 
#  RES =   5 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA =  52 | OPB =  44 
#  time =                  175 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  175 | monitor_results_stored = 00000101zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA =  96 | OPB =  70 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 175 ns Started: 75 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  52  44 1 1  6 0
#    Time: 175 ns Started: 165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 185 ns Started: 85 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96  70 1 1  7 0
#    Time: 185 ns Started: 175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 195 ns Started: 95 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96  70 1 1  7 0
#    Time: 195 ns Started: 185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA =  96 | OPB =  70 |
# Monitor @ 205 
#  RES =   7 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA =  96 | OPB =  70 |
# Monitor @ 205 
#  RES =   7 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA =  96 | OPB =  70 
#  time =                  205 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  205 | monitor_results_stored = 00000111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 237 | OPB = 155 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 205 ns Started: 105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96  70 1 1  7 0
#    Time: 205 ns Started: 195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 215 ns Started: 115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237 155 1 2  4 0
#    Time: 215 ns Started: 205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 225 ns Started: 125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237 155 1 2  4 0
#    Time: 225 ns Started: 215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 237 | OPB = 155 |
# Monitor @ 235 
#  RES =  96 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 237 | OPB = 155 |
# Monitor @ 235 
#  RES =  96 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 237 | OPB = 155 
#  time =                  235 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  235 | monitor_results_stored = 01100000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 249 | OPB =  59 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 235 ns Started: 135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237 155 1 2  4 0
#    Time: 235 ns Started: 225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 245 ns Started: 145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  59 1 2  6 1
#    Time: 245 ns Started: 235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 255 ns Started: 155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  59 1 2  6 1
#    Time: 255 ns Started: 245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 249 | OPB =  59 |
# Monitor @ 265 
#  RES =  58 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 249 | OPB =  59 |
# Monitor @ 265 
#  RES =  58 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 249 | OPB =  59 
#  time =                  265 | reference_results_stored = 00111100z0zzzz
# time :                  265 | monitor_results_stored = 00111010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 203 | OPB = 104 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 265 ns Started: 165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  59 1 2  6 1
#    Time: 265 ns Started: 255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 275 ns Started: 175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203 104 1 1  4 1
#    Time: 275 ns Started: 265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 285 ns Started: 185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203 104 1 1  4 1
#    Time: 285 ns Started: 275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 203 | OPB = 104 |
# Monitor @ 295 
#  RES = 203 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 203 | OPB = 104 |
# Monitor @ 295 
#  RES = 203 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 203 | OPB = 104 
#  time =                  295 | reference_results_stored = 11001100z0zzzz
# time :                  295 | monitor_results_stored = 11001011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 249 | OPB =   7 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 295 ns Started: 195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203 104 1 1  4 1
#    Time: 295 ns Started: 285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 305 ns Started: 205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249   7 1 1  7 1
#    Time: 305 ns Started: 295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 315 ns Started: 215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249   7 1 1  7 1
#    Time: 315 ns Started: 305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 249 | OPB =   7 |
# Monitor @ 325 
#  RES =  60 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 249 | OPB =   7 |
# Monitor @ 325 
#  RES =  60 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 249 | OPB =   7 
#  time =                  325 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  325 | monitor_results_stored = 00111100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 106 | OPB =   6 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 325 ns Started: 225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249   7 1 1  7 1
#    Time: 325 ns Started: 315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 335 ns Started: 235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 106   6 1 2  7 0
#    Time: 335 ns Started: 325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 345 ns Started: 245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 106   6 1 2  7 0
#    Time: 345 ns Started: 335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 106 | OPB =   6 |
# Monitor @ 355 
#  RES =   7 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 106 | OPB =   6 |
# Monitor @ 355 
#  RES =   7 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 106 | OPB =   6 
#  time =                  355 | reference_results_stored = 000001010zzzzz
# time :                  355 | monitor_results_stored = 00000111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA =  98 | OPB = 211 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 355 ns Started: 255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 106   6 1 2  7 0
#    Time: 355 ns Started: 345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 365 ns Started: 265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 211 1 1  4 0
#    Time: 365 ns Started: 355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 375 ns Started: 275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 211 1 1  4 0
#    Time: 375 ns Started: 365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA =  98 | OPB = 211 |
# Monitor @ 385 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA =  98 | OPB = 211 |
# Monitor @ 385 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA =  98 | OPB = 211 
#  time =                  385 | reference_results_stored = 01100011z0zzzz
# time :                  385 | monitor_results_stored = 01100010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA =  17 | OPB = 130 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 385 ns Started: 285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 211 1 1  4 0
#    Time: 385 ns Started: 375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 395 ns Started: 295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  17 130 1 2  7 0
#    Time: 395 ns Started: 385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 405 ns Started: 305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  17 130 1 2  7 0
#    Time: 405 ns Started: 395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA =  17 | OPB = 130 |
# Monitor @ 415 
#  RES = 131 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA =  17 | OPB = 130 |
# Monitor @ 415 
#  RES = 131 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA =  17 | OPB = 130 
#  time =                  415 | reference_results_stored = 100000010zzzzz
# time :                  415 | monitor_results_stored = 10000011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 213 | OPB = 196 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 415 ns Started: 315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  17 130 1 2  7 0
#    Time: 415 ns Started: 405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 425 ns Started: 325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 213 196 1 2  5 0
#    Time: 425 ns Started: 415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 435 ns Started: 335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 213 196 1 2  5 0
#    Time: 435 ns Started: 425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 213 | OPB = 196 |
# Monitor @ 445 
#  RES =  97 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 213 | OPB = 196 |
# Monitor @ 445 
#  RES =  97 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 213 | OPB = 196 
#  time =                  445 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  445 | monitor_results_stored = 01100001zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  99 | OPB = 174 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 445 ns Started: 345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 213 196 1 2  5 0
#    Time: 445 ns Started: 435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 455 ns Started: 355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 174 1 2  4 0
#    Time: 455 ns Started: 445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 465 ns Started: 365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 174 1 2  4 0
#    Time: 465 ns Started: 455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  99 | OPB = 174 |
# Monitor @ 475 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  99 | OPB = 174 |
# Monitor @ 475 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  99 | OPB = 174 
#  time =                  475 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  475 | monitor_results_stored = 01100010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 252 | OPB = 111 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 475 ns Started: 375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 174 1 2  4 0
#    Time: 475 ns Started: 465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 485 ns Started: 385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 111 1 2  5 0
#    Time: 485 ns Started: 475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 495 ns Started: 395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 111 1 2  5 0
#    Time: 495 ns Started: 485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 252 | OPB = 111 |
# Monitor @ 505 
#  RES =  97 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 252 | OPB = 111 |
# Monitor @ 505 
#  RES =  97 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 252 | OPB = 111 
#  time =                  505 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  505 | monitor_results_stored = 01100001zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 224 | OPB =   7 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 505 ns Started: 405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 111 1 2  5 0
#    Time: 505 ns Started: 495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 515 ns Started: 415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224   7 1 2  6 0
#    Time: 515 ns Started: 505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 525 ns Started: 425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224   7 1 2  6 0
#    Time: 525 ns Started: 515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 224 | OPB =   7 |
# Monitor @ 535 
#  RES =   6 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 224 | OPB =   7 |
# Monitor @ 535 
#  RES =   6 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 224 | OPB =   7 
#  time =                  535 | reference_results_stored = 00001000z0zzzz
# time :                  535 | monitor_results_stored = 00000110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA = 182 | OPB = 221 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 535 ns Started: 435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224   7 1 2  6 0
#    Time: 535 ns Started: 525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 545 ns Started: 445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182 221 1 1  6 0
#    Time: 545 ns Started: 535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 555 ns Started: 455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182 221 1 1  6 0
#    Time: 555 ns Started: 545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA = 182 | OPB = 221 |
# Monitor @ 565 
#  RES =   6 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA = 182 | OPB = 221 |
# Monitor @ 565 
#  RES =   6 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA = 182 | OPB = 221 
#  time =                  565 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  565 | monitor_results_stored = 00000110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA = 108 | OPB = 210 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 565 ns Started: 465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182 221 1 1  6 0
#    Time: 565 ns Started: 555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 575 ns Started: 475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108 210 1 2  5 1
#    Time: 575 ns Started: 565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 585 ns Started: 485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108 210 1 2  5 1
#    Time: 585 ns Started: 575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA = 108 | OPB = 210 |
# Monitor @ 595 
#  RES = 181 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA = 108 | OPB = 210 |
# Monitor @ 595 
#  RES = 181 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA = 108 | OPB = 210 
#  time =                  595 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  595 | monitor_results_stored = 10110101zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 197 | OPB = 130 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 595 ns Started: 495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108 210 1 2  5 1
#    Time: 595 ns Started: 585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 605 ns Started: 505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 197 130 1 1  4 0
#    Time: 605 ns Started: 595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 615 ns Started: 515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 197 130 1 1  4 0
#    Time: 615 ns Started: 605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 197 | OPB = 130 |
# Monitor @ 625 
#  RES = 197 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 197 | OPB = 130 |
# Monitor @ 625 
#  RES = 197 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 197 | OPB = 130 
#  time =                  625 | reference_results_stored = 11000110z0zzzz
# time :                  625 | monitor_results_stored = 11000101zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA = 108 | OPB = 137 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 625 ns Started: 525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 197 130 1 1  4 0
#    Time: 625 ns Started: 615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 635 ns Started: 535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108 137 1 1  7 0
#    Time: 635 ns Started: 625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 645 ns Started: 545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108 137 1 1  7 0
#    Time: 645 ns Started: 635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA = 108 | OPB = 137 |
# Monitor @ 655 
#  RES = 211 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA = 108 | OPB = 137 |
# Monitor @ 655 
#  RES = 211 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA = 108 | OPB = 137 
#  time =                  655 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  655 | monitor_results_stored = 11010011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  99 | OPB = 226 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 655 ns Started: 555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108 137 1 1  7 0
#    Time: 655 ns Started: 645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 665 ns Started: 565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 226 1 2  5 1
#    Time: 665 ns Started: 655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 675 ns Started: 575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 226 1 2  5 1
#    Time: 675 ns Started: 665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  99 | OPB = 226 |
# Monitor @ 685 
#  RES = 107 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  99 | OPB = 226 |
# Monitor @ 685 
#  RES = 107 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  99 | OPB = 226 
#  time =                  685 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  685 | monitor_results_stored = 01101011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA = 149 | OPB =  35 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 685 ns Started: 585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 226 1 2  5 1
#    Time: 685 ns Started: 675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 695 ns Started: 595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  35 0 2  8 0
#    Time: 695 ns Started: 685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 705 ns Started: 605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  35 0 2  8 0
#    Time: 705 ns Started: 695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA = 149 | OPB =  35 |
# Monitor @ 715 
#  RES = 108 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA = 149 | OPB =  35 |
# Monitor @ 715 
#  RES = 108 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA = 149 | OPB =  35 
#  time =                  715 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  715 | monitor_results_stored = 01101100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 1 | OPA =  13 | OPB =  45 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 715 ns Started: 615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  35 0 2  8 0
#    Time: 715 ns Started: 705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 725 ns Started: 625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13  45 0 2  7 1
#    Time: 725 ns Started: 715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 735 ns Started: 635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13  45 0 2  7 1
#    Time: 735 ns Started: 725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 1 | OPA =  13 | OPB =  45 |
# Monitor @ 745 
#  RES = 210 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 1 | OPA =  13 | OPB =  45 |
# Monitor @ 745 
#  RES = 210 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 1 | OPA =  13 | OPB =  45 
#  time =                  745 | reference_results_stored = 11010010zzzzzz
# time :                  745 | monitor_results_stored = 11010010zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA =  33 | OPB =  21 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 745 ns Started: 645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13  45 0 2  7 1
#    Time: 745 ns Started: 735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 755 ns Started: 655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33  21 0 1  9 0
#    Time: 755 ns Started: 745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 765 ns Started: 665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33  21 0 1  9 0
#    Time: 765 ns Started: 755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA =  33 | OPB =  21 |
# Monitor @ 775 
#  RES =  66 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA =  33 | OPB =  21 |
# Monitor @ 775 
#  RES =  66 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA =  33 | OPB =  21 
#  time =                  775 | reference_results_stored = 01000010zzzzzz
# time :                  775 | monitor_results_stored = 01000010zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 189 | OPB = 208 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 775 ns Started: 675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33  21 0 1  9 0
#    Time: 775 ns Started: 765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 785 ns Started: 685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189 208 0 1  8 0
#    Time: 785 ns Started: 775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 795 ns Started: 695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189 208 0 1  8 0
#    Time: 795 ns Started: 785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 189 | OPB = 208 |
# Monitor @ 805 
#  RES = 189 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 189 | OPB = 208 |
# Monitor @ 805 
#  RES = 189 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 189 | OPB = 208 
#  time =                  805 | reference_results_stored = 01011110zzzzzz
# time :                  805 | monitor_results_stored = 10111101zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 2 | CIN = 1 | OPA = 113 | OPB =  28 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 805 ns Started: 705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189 208 0 1  8 0
#    Time: 805 ns Started: 795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 815 ns Started: 715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 113  28 0 2  8 1
#    Time: 815 ns Started: 805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 825 ns Started: 725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 113  28 0 2  8 1
#    Time: 825 ns Started: 815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 2 | CIN = 1 | OPA = 113 | OPB =  28 |
# Monitor @ 835 
#  RES = 189 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 2 | CIN = 1 | OPA = 113 | OPB =  28 |
# Monitor @ 835 
#  RES = 189 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 2 | CIN = 1 | OPA = 113 | OPB =  28 
#  time =                  835 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  835 | monitor_results_stored = 10111101zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 2 | CIN = 1 | OPA = 250 | OPB =  13 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 835 ns Started: 735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 113  28 0 2  8 1
#    Time: 835 ns Started: 825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 845 ns Started: 745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  13 0 2  9 1
#    Time: 845 ns Started: 835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 855 ns Started: 755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  13 0 2  9 1
#    Time: 855 ns Started: 845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 2 | CIN = 1 | OPA = 250 | OPB =  13 |
# Monitor @ 865 
#  RES = 122 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 2 | CIN = 1 | OPA = 250 | OPB =  13 |
# Monitor @ 865 
#  RES = 122 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 2 | CIN = 1 | OPA = 250 | OPB =  13 
#  time =                  865 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  865 | monitor_results_stored = 01111010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 101 | OPB = 165 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 865 ns Started: 765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  13 0 2  9 1
#    Time: 865 ns Started: 855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 875 ns Started: 775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101 165 0 1  7 1
#    Time: 875 ns Started: 865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 885 ns Started: 785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101 165 0 1  7 1
#    Time: 885 ns Started: 875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 101 | OPB = 165 |
# Monitor @ 895 
#  RES = 242 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 101 | OPB = 165 |
# Monitor @ 895 
#  RES = 242 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 101 | OPB = 165 
#  time =                  895 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  895 | monitor_results_stored = 11110010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA =  38 | OPB =   1 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 895 ns Started: 795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101 165 0 1  7 1
#    Time: 895 ns Started: 885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 905 ns Started: 805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  38   1 0 1  8 0
#    Time: 905 ns Started: 895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 915 ns Started: 815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  38   1 0 1  8 0
#    Time: 915 ns Started: 905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA =  38 | OPB =   1 |
# Monitor @ 925 
#  RES =  38 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA =  38 | OPB =   1 |
# Monitor @ 925 
#  RES =  38 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA =  38 | OPB =   1 
#  time =                  925 | reference_results_stored = 00010011zzzzzz
# time :                  925 | monitor_results_stored = 00100110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 100 | OPB =  27 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 925 ns Started: 825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  38   1 0 1  8 0
#    Time: 925 ns Started: 915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 935 ns Started: 835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100  27 0 2  6 0
#    Time: 935 ns Started: 925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 945 ns Started: 845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100  27 0 2  6 0
#    Time: 945 ns Started: 935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 100 | OPB =  27 |
# Monitor @ 955 
#  RES = 217 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 100 | OPB =  27 |
# Monitor @ 955 
#  RES = 217 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 100 | OPB =  27 
#  time =                  955 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  955 | monitor_results_stored = 11011001zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 1 | CIN = 0 | OPA = 183 | OPB = 121 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 955 ns Started: 855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100  27 0 2  6 0
#    Time: 955 ns Started: 945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 965 ns Started: 865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183 121 0 1 11 0
#    Time: 965 ns Started: 955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 975 ns Started: 875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183 121 0 1 11 0
#    Time: 975 ns Started: 965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 1 | CIN = 0 | OPA = 183 | OPB = 121 |
# Monitor @ 985 
#  RES =  54 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 1 | CIN = 0 | OPA = 183 | OPB = 121 |
# Monitor @ 985 
#  RES =  54 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 1 | CIN = 0 | OPA = 183 | OPB = 121 
#  time =                  985 | reference_results_stored = zzzzzzzzzzzzz1
# time :                  985 | monitor_results_stored = 00110110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 2 | CIN = 1 | OPA = 127 | OPB =  35 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 985 ns Started: 885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183 121 0 1 11 0
#    Time: 985 ns Started: 975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 995 ns Started: 895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 127  35 0 2 11 1
#    Time: 995 ns Started: 985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1005 ns Started: 905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 127  35 0 2 11 1
#    Time: 1005 ns Started: 995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 2 | CIN = 1 | OPA = 127 | OPB =  35 |
# Monitor @ 1015 
#  RES =  70 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 2 | CIN = 1 | OPA = 127 | OPB =  35 |
# Monitor @ 1015 
#  RES =  70 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 2 | CIN = 1 | OPA = 127 | OPB =  35 
#  time =                 1015 | reference_results_stored = 01000110zzzzzz
# time :                 1015 | monitor_results_stored = 01000110zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 148 | OPB = 242 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1015 ns Started: 915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 127  35 0 2 11 1
#    Time: 1015 ns Started: 1005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1025 ns Started: 925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 148 242 0 2  6 1
#    Time: 1025 ns Started: 1015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1035 ns Started: 935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 148 242 0 2  6 1
#    Time: 1035 ns Started: 1025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 148 | OPB = 242 |
# Monitor @ 1045 
#  RES =  72 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 148 | OPB = 242 |
# Monitor @ 1045 
#  RES =  72 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 148 | OPB = 242 
#  time =                 1045 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 1045 | monitor_results_stored = 01001000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 204 | OPB =  18 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1045 ns Started: 945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 148 242 0 2  6 1
#    Time: 1045 ns Started: 1035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1055 ns Started: 955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 204  18 0 1  8 0
#    Time: 1055 ns Started: 1045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1065 ns Started: 965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 204  18 0 1  8 0
#    Time: 1065 ns Started: 1055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 204 | OPB =  18 |
# Monitor @ 1075 
#  RES = 204 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 204 | OPB =  18 |
# Monitor @ 1075 
#  RES = 204 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 204 | OPB =  18 
#  time =                 1075 | reference_results_stored = 01100110zzzzzz
# time :                 1075 | monitor_results_stored = 11001100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 145 | OPB = 244 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1075 ns Started: 975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 204  18 0 1  8 0
#    Time: 1075 ns Started: 1065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1085 ns Started: 985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145 244 0 2  7 0
#    Time: 1085 ns Started: 1075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1095 ns Started: 995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145 244 0 2  7 0
#    Time: 1095 ns Started: 1085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 145 | OPB = 244 |
# Monitor @ 1105 
#  RES =  11 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 145 | OPB = 244 |
# Monitor @ 1105 
#  RES =  11 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 145 | OPB = 244 
#  time =                 1105 | reference_results_stored = 00001011zzzzzz
# time :                 1105 | monitor_results_stored = 00001011zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 2 | CIN = 0 | OPA =  47 | OPB =  95 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1105 ns Started: 1005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145 244 0 2  7 0
#    Time: 1105 ns Started: 1095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1115 ns Started: 1015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  95 0 2 11 0
#    Time: 1115 ns Started: 1105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1125 ns Started: 1025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  95 0 2 11 0
#    Time: 1125 ns Started: 1115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 2 | CIN = 0 | OPA =  47 | OPB =  95 |
# Monitor @ 1135 
#  RES = 190 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 2 | CIN = 0 | OPA =  47 | OPB =  95 |
# Monitor @ 1135 
#  RES = 190 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 2 | CIN = 0 | OPA =  47 | OPB =  95 
#  time =                 1135 | reference_results_stored = 10111110zzzzzz
# time :                 1135 | monitor_results_stored = 10111110zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 212 | OPB =  57 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1135 ns Started: 1035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  95 0 2 11 0
#    Time: 1135 ns Started: 1125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1145 ns Started: 1045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  57 0 2  7 0
#    Time: 1145 ns Started: 1135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1155 ns Started: 1055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  57 0 2  7 0
#    Time: 1155 ns Started: 1145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 212 | OPB =  57 |
# Monitor @ 1165 
#  RES = 198 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 212 | OPB =  57 |
# Monitor @ 1165 
#  RES = 198 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 212 | OPB =  57 
#  time =                 1165 | reference_results_stored = 11000110zzzzzz
# time :                 1165 | monitor_results_stored = 11000110zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA = 176 | OPB =  43 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1165 ns Started: 1065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  57 0 2  7 0
#    Time: 1165 ns Started: 1155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1175 ns Started: 1075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 176  43 0 1 10 0
#    Time: 1175 ns Started: 1165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1185 ns Started: 1085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 176  43 0 1 10 0
#    Time: 1185 ns Started: 1175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA = 176 | OPB =  43 |
# Monitor @ 1195 
#  RES = 114 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA = 176 | OPB =  43 |
# Monitor @ 1195 
#  RES = 114 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA = 176 | OPB =  43 
#  time =                 1195 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 1195 | monitor_results_stored = 01110010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA = 162 | OPB = 166 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1195 ns Started: 1095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 176  43 0 1 10 0
#    Time: 1195 ns Started: 1185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1205 ns Started: 1105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162 166 0 1  9 0
#    Time: 1205 ns Started: 1195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1215 ns Started: 1115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162 166 0 1  9 0
#    Time: 1215 ns Started: 1205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA = 162 | OPB = 166 |
# Monitor @ 1225 
#  RES =  68 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA = 162 | OPB = 166 |
# Monitor @ 1225 
#  RES =  68 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA = 162 | OPB = 166 
#  time =                 1225 | reference_results_stored = 01000100zzzzzz
# time :                 1225 | monitor_results_stored = 01000100zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA =  28 | OPB =  26 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1225 ns Started: 1125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162 166 0 1  9 0
#    Time: 1225 ns Started: 1215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1235 ns Started: 1135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28  26 0 1  9 0
#    Time: 1235 ns Started: 1225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1245 ns Started: 1145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28  26 0 1  9 0
#    Time: 1245 ns Started: 1235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA =  28 | OPB =  26 |
# Monitor @ 1255 
#  RES =  56 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA =  28 | OPB =  26 |
# Monitor @ 1255 
#  RES =  56 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA =  28 | OPB =  26 
#  time =                 1255 | reference_results_stored = 00111000zzzzzz
# time :                 1255 | monitor_results_stored = 00111000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 217 | OPB = 236 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1255 ns Started: 1155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28  26 0 1  9 0
#    Time: 1255 ns Started: 1245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1265 ns Started: 1165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217 236 0 2  6 0
#    Time: 1265 ns Started: 1255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1275 ns Started: 1175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217 236 0 2  6 0
#    Time: 1275 ns Started: 1265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 217 | OPB = 236 |
# Monitor @ 1285 
#  RES = 227 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 217 | OPB = 236 |
# Monitor @ 1285 
#  RES = 227 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA = 217 | OPB = 236 
#  time =                 1285 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 1285 | monitor_results_stored = 11100011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 131 | OPB = 121 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1285 ns Started: 1185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217 236 0 2  6 0
#    Time: 1285 ns Started: 1275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1295 ns Started: 1195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131 121 1 3  8 1
#    Time: 1295 ns Started: 1285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1305 ns Started: 1205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131 121 1 3  8 1
#    Time: 1305 ns Started: 1295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 131 | OPB = 121 |
# Monitor @ 1315 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 1315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 131 | OPB = 121 |
# Monitor @ 1315 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 131 | OPB = 121 
#  time =                 1315 | reference_results_stored = zzzzzzzzzz1zzz
# time :                 1315 | monitor_results_stored = zzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 1315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  64 | OPB =  94 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1315 ns Started: 1215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131 121 1 3  8 1
#    Time: 1315 ns Started: 1305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1325 ns Started: 1225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64  94 1 3 10 1
#    Time: 1325 ns Started: 1315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1335 ns Started: 1235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64  94 1 3 10 1
#    Time: 1335 ns Started: 1325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1345 ns Started: 1245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64  94 1 3 10 1
#    Time: 1345 ns Started: 1335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  64 | OPB =  94 |
# Monitor @ 1355 
#  RES =  34 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  64 | OPB =  94 |
# Monitor @ 1355 
#  RES =  34 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  64 | OPB =  94 
#  time =                 1355 | reference_results_stored = 00000000zzzzzz
# time :                 1355 | monitor_results_stored = 00100010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  50 | OPB = 117 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1355 ns Started: 1255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64  94 1 3 10 1
#    Time: 1355 ns Started: 1345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1365 ns Started: 1265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  50 117 1 3  0 1
#    Time: 1365 ns Started: 1355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1375 ns Started: 1275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  50 117 1 3  0 1
#    Time: 1375 ns Started: 1365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  50 | OPB = 117 |
# Monitor @ 1385 
#  RES = 167 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 1385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  50 | OPB = 117 |
# Monitor @ 1385 
#  RES = 167 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  50 | OPB = 117 
#  time =                 1385 | reference_results_stored = 10100111z0zzzz
# time :                 1385 | monitor_results_stored = 10100111z0zzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 140 | OPB = 101 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1385 ns Started: 1285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  50 117 1 3  0 1
#    Time: 1385 ns Started: 1375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1395 ns Started: 1295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140 101 1 3  9 1
#    Time: 1395 ns Started: 1385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1405 ns Started: 1305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140 101 1 3  9 1
#    Time: 1405 ns Started: 1395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1415 ns Started: 1315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140 101 1 3  9 1
#    Time: 1415 ns Started: 1405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 140 | OPB = 101 |
# Monitor @ 1425 
#  RES =  46 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 140 | OPB = 101 |
# Monitor @ 1425 
#  RES =  46 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 140 | OPB = 101 
#  time =                 1425 | reference_results_stored = 00101110zzzzzz
# time :                 1425 | monitor_results_stored = 00101110zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  60 | OPB = 192 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1425 ns Started: 1325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140 101 1 3  9 1
#    Time: 1425 ns Started: 1415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1435 ns Started: 1335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60 192 1 3  3 0
#    Time: 1435 ns Started: 1425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1445 ns Started: 1345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60 192 1 3  3 0
#    Time: 1445 ns Started: 1435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  60 | OPB = 192 |
# Monitor @ 1455 
#  RES = 124 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  60 | OPB = 192 |
# Monitor @ 1455 
#  RES = 124 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  60 | OPB = 192 
#  time =                 1455 | reference_results_stored = 011111001zzzzz
# time :                 1455 | monitor_results_stored = 011111001zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  36 | OPB = 217 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1455 ns Started: 1355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60 192 1 3  3 0
#    Time: 1455 ns Started: 1445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1465 ns Started: 1365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36 217 1 3  9 0
#    Time: 1465 ns Started: 1455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1475 ns Started: 1375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36 217 1 3  9 0
#    Time: 1475 ns Started: 1465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1485 ns Started: 1385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36 217 1 3  9 0
#    Time: 1485 ns Started: 1475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1495 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  36 | OPB = 217 |
# Monitor @ 1495 
#  RES = 130 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1495 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  36 | OPB = 217 |
# Monitor @ 1495 
#  RES = 130 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1495 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  36 | OPB = 217 
#  time =                 1495 | reference_results_stored = 10000010zzzzzz
# time :                 1495 | monitor_results_stored = 10000010zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1495 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 100 | OPB =   5 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1495 ns Started: 1395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36 217 1 3  9 0
#    Time: 1495 ns Started: 1485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1505 ns Started: 1405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100   5 1 3  3 0
#    Time: 1505 ns Started: 1495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1515 ns Started: 1415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100   5 1 3  3 0
#    Time: 1515 ns Started: 1505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 100 | OPB =   5 |
# Monitor @ 1525 
#  RES =  95 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 100 | OPB =   5 |
# Monitor @ 1525 
#  RES =  95 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 100 | OPB =   5 
#  time =                 1525 | reference_results_stored = 010111110zzzzz
# time :                 1525 | monitor_results_stored = 010111110zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  32 | OPB =  49 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1525 ns Started: 1425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100   5 1 3  3 0
#    Time: 1525 ns Started: 1515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1535 ns Started: 1435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32  49 1 3  3 1
#    Time: 1535 ns Started: 1525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1545 ns Started: 1445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32  49 1 3  3 1
#    Time: 1545 ns Started: 1535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  32 | OPB =  49 |
# Monitor @ 1555 
#  RES = 238 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  32 | OPB =  49 |
# Monitor @ 1555 
#  RES = 238 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  32 | OPB =  49 
#  time =                 1555 | reference_results_stored = 111011101zzzzz
# time :                 1555 | monitor_results_stored = 111011101zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 206 | OPB =  54 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1555 ns Started: 1455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32  49 1 3  3 1
#    Time: 1555 ns Started: 1545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1565 ns Started: 1465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206  54 1 3  3 0
#    Time: 1565 ns Started: 1555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1575 ns Started: 1475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206  54 1 3  3 0
#    Time: 1575 ns Started: 1565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 206 | OPB =  54 |
# Monitor @ 1585 
#  RES = 152 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 206 | OPB =  54 |
# Monitor @ 1585 
#  RES = 152 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 206 | OPB =  54 
#  time =                 1585 | reference_results_stored = 100110000zzzzz
# time :                 1585 | monitor_results_stored = 100110000zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 153 | OPB = 229 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1585 ns Started: 1485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206  54 1 3  3 0
#    Time: 1585 ns Started: 1575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1595 ns Started: 1495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 229 1 3 10 0
#    Time: 1595 ns Started: 1585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1605 ns Started: 1505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 229 1 3 10 0
#    Time: 1605 ns Started: 1595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1615 ns Started: 1515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 229 1 3 10 0
#    Time: 1615 ns Started: 1605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 153 | OPB = 229 |
# Monitor @ 1625 
#  RES =  77 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 153 | OPB = 229 |
# Monitor @ 1625 
#  RES =  77 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 153 | OPB = 229 
#  time =                 1625 | reference_results_stored = 10111010zzzzzz
# time :                 1625 | monitor_results_stored = 01001101zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  78 | OPB =   0 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1625 ns Started: 1525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 229 1 3 10 0
#    Time: 1625 ns Started: 1615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1635 ns Started: 1535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  78   0 1 3  2 0
#    Time: 1635 ns Started: 1625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1645 ns Started: 1545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  78   0 1 3  2 0
#    Time: 1645 ns Started: 1635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  78 | OPB =   0 |
# Monitor @ 1655 
#  RES =  78 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 1655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  78 | OPB =   0 |
# Monitor @ 1655 
#  RES =  78 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  78 | OPB =   0 
#  time =                 1655 | reference_results_stored = 01001110z0zzzz
# time :                 1655 | monitor_results_stored = 01001110z0zzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 145 | OPB =  57 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1655 ns Started: 1555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  78   0 1 3  2 0
#    Time: 1655 ns Started: 1645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1665 ns Started: 1565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145  57 1 3  3 0
#    Time: 1665 ns Started: 1655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1675 ns Started: 1575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145  57 1 3  3 0
#    Time: 1675 ns Started: 1665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 145 | OPB =  57 |
# Monitor @ 1685 
#  RES =  88 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 145 | OPB =  57 |
# Monitor @ 1685 
#  RES =  88 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 145 | OPB =  57 
#  time =                 1685 | reference_results_stored = 010110000zzzzz
# time :                 1685 | monitor_results_stored = 010110000zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 243 | OPB = 100 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1685 ns Started: 1585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145  57 1 3  3 0
#    Time: 1685 ns Started: 1675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1695 ns Started: 1595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 100 1 3  1 1
#    Time: 1695 ns Started: 1685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1705 ns Started: 1605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 100 1 3  1 1
#    Time: 1705 ns Started: 1695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1715 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 243 | OPB = 100 |
# Monitor @ 1715 
#  RES = 143 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1715 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 243 | OPB = 100 |
# Monitor @ 1715 
#  RES = 143 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1715 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 243 | OPB = 100 
#  time =                 1715 | reference_results_stored = 100011110zzzzz
# time :                 1715 | monitor_results_stored = 100011110zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1715 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 187 | OPB =  63 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1715 ns Started: 1615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 100 1 3  1 1
#    Time: 1715 ns Started: 1705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1725 ns Started: 1625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187  63 1 3 10 1
#    Time: 1725 ns Started: 1715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1735 ns Started: 1635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187  63 1 3 10 1
#    Time: 1735 ns Started: 1725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1745 ns Started: 1645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187  63 1 3 10 1
#    Time: 1745 ns Started: 1735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 187 | OPB =  63 |
# Monitor @ 1755 
#  RES =  55 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 187 | OPB =  63 |
# Monitor @ 1755 
#  RES =  55 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 187 | OPB =  63 
#  time =                 1755 | reference_results_stored = 00001010zzzzzz
# time :                 1755 | monitor_results_stored = 00110111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 128 | OPB = 185 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1755 ns Started: 1655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187  63 1 3 10 1
#    Time: 1755 ns Started: 1745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1765 ns Started: 1665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 128 185 1 3  3 0
#    Time: 1765 ns Started: 1755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1775 ns Started: 1675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 128 185 1 3  3 0
#    Time: 1775 ns Started: 1765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 128 | OPB = 185 |
# Monitor @ 1785 
#  RES = 199 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 128 | OPB = 185 |
# Monitor @ 1785 
#  RES = 199 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 128 | OPB = 185 
#  time =                 1785 | reference_results_stored = 110001111zzzzz
# time :                 1785 | monitor_results_stored = 110001111zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 149 | OPB =  78 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1785 ns Started: 1685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 128 185 1 3  3 0
#    Time: 1785 ns Started: 1775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1795 ns Started: 1695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  78 1 3  8 0
#    Time: 1795 ns Started: 1785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1805 ns Started: 1705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  78 1 3  8 0
#    Time: 1805 ns Started: 1795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 149 | OPB =  78 |
# Monitor @ 1815 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 1815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 149 | OPB =  78 |
# Monitor @ 1815 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 149 | OPB =  78 
#  time =                 1815 | reference_results_stored = zzzzzzzzzz1zzz
# time :                 1815 | monitor_results_stored = zzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 1815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 168 | OPB = 122 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1815 ns Started: 1715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  78 1 3  8 0
#    Time: 1815 ns Started: 1805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1825 ns Started: 1725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168 122 1 3  3 0
#    Time: 1825 ns Started: 1815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1835 ns Started: 1735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168 122 1 3  3 0
#    Time: 1835 ns Started: 1825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 168 | OPB = 122 |
# Monitor @ 1845 
#  RES =  46 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 168 | OPB = 122 |
# Monitor @ 1845 
#  RES =  46 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 168 | OPB = 122 
#  time =                 1845 | reference_results_stored = 001011100zzzzz
# time :                 1845 | monitor_results_stored = 001011100zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  98 | OPB = 113 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1845 ns Started: 1745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168 122 1 3  3 0
#    Time: 1845 ns Started: 1835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1855 ns Started: 1755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 113 1 3  8 0
#    Time: 1855 ns Started: 1845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1865 ns Started: 1765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 113 1 3  8 0
#    Time: 1865 ns Started: 1855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  98 | OPB = 113 |
# Monitor @ 1875 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 1875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  98 | OPB = 113 |
# Monitor @ 1875 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 1875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  98 | OPB = 113 
#  time =                 1875 | reference_results_stored = zzzzzzzzzzz1zz
# time :                 1875 | monitor_results_stored = zzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 1875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  85 | OPB = 231 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1875 ns Started: 1775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 113 1 3  8 0
#    Time: 1875 ns Started: 1865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1885 ns Started: 1785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 231 1 3  9 0
#    Time: 1885 ns Started: 1875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1895 ns Started: 1795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 231 1 3  9 0
#    Time: 1895 ns Started: 1885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1905 ns Started: 1805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 231 1 3  9 0
#    Time: 1905 ns Started: 1895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  85 | OPB = 231 |
# Monitor @ 1915 
#  RES = 240 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  85 | OPB = 231 |
# Monitor @ 1915 
#  RES = 240 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  85 | OPB = 231 
#  time =                 1915 | reference_results_stored = 11110000zzzzzz
# time :                 1915 | monitor_results_stored = 11110000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 153 | OPB = 176 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1915 ns Started: 1815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 231 1 3  9 0
#    Time: 1915 ns Started: 1905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1925 ns Started: 1825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 176 1 3  3 0
#    Time: 1925 ns Started: 1915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1935 ns Started: 1835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 176 1 3  3 0
#    Time: 1935 ns Started: 1925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 153 | OPB = 176 |
# Monitor @ 1945 
#  RES = 233 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 153 | OPB = 176 |
# Monitor @ 1945 
#  RES = 233 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 153 | OPB = 176 
#  time =                 1945 | reference_results_stored = 111010011zzzzz
# time :                 1945 | monitor_results_stored = 111010011zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 252 | OPB = 110 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1945 ns Started: 1845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 176 1 3  3 0
#    Time: 1945 ns Started: 1935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1955 ns Started: 1855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 110 0 3 12 1
#    Time: 1955 ns Started: 1945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1965 ns Started: 1865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 110 0 3 12 1
#    Time: 1965 ns Started: 1955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 252 | OPB = 110 |
# Monitor @ 1975 
#  RES =  63 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 1975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 252 | OPB = 110 |
# Monitor @ 1975 
#  RES =  63 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 1975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 252 | OPB = 110 
#  time =                 1975 | reference_results_stored = 00111111zzzzz1
# time :                 1975 | monitor_results_stored = 00111111zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 1975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  87 | OPB = 121 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1975 ns Started: 1875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 110 0 3 12 1
#    Time: 1975 ns Started: 1965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1985 ns Started: 1885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87 121 0 3  2 0
#    Time: 1985 ns Started: 1975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1995 ns Started: 1895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87 121 0 3  2 0
#    Time: 1995 ns Started: 1985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  87 | OPB = 121 |
# Monitor @ 2005 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  87 | OPB = 121 |
# Monitor @ 2005 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  87 | OPB = 121 
#  time =                 2005 | reference_results_stored = 01111111zzzzzz
# time :                 2005 | monitor_results_stored = 00000001zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 138 | OPB = 168 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2005 ns Started: 1905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87 121 0 3  2 0
#    Time: 2005 ns Started: 1995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2015 ns Started: 1915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 138 168 0 3  1 1
#    Time: 2015 ns Started: 2005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2025 ns Started: 1925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 138 168 0 3  1 1
#    Time: 2025 ns Started: 2015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 138 | OPB = 168 |
# Monitor @ 2035 
#  RES = 119 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 138 | OPB = 168 |
# Monitor @ 2035 
#  RES = 119 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 138 | OPB = 168 
#  time =                 2035 | reference_results_stored = 01110111zzzzzz
# time :                 2035 | monitor_results_stored = 01110111zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  18 | OPB = 252 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2035 ns Started: 1935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 138 168 0 3  1 1
#    Time: 2035 ns Started: 2025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2045 ns Started: 1945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  18 252 0 3  0 1
#    Time: 2045 ns Started: 2035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2055 ns Started: 1955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  18 252 0 3  0 1
#    Time: 2055 ns Started: 2045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  18 | OPB = 252 |
# Monitor @ 2065 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  18 | OPB = 252 |
# Monitor @ 2065 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  18 | OPB = 252 
#  time =                 2065 | reference_results_stored = 00010000zzzzzz
# time :                 2065 | monitor_results_stored = 00010000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 152 | OPB =  11 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2065 ns Started: 1965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  18 252 0 3  0 1
#    Time: 2065 ns Started: 2055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2075 ns Started: 1975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152  11 0 3  1 1
#    Time: 2075 ns Started: 2065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2085 ns Started: 1985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152  11 0 3  1 1
#    Time: 2085 ns Started: 2075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 152 | OPB =  11 |
# Monitor @ 2095 
#  RES = 247 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 152 | OPB =  11 |
# Monitor @ 2095 
#  RES = 247 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 152 | OPB =  11 
#  time =                 2095 | reference_results_stored = 11110111zzzzzz
# time :                 2095 | monitor_results_stored = 11110111zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =  14 | OPB =  71 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2095 ns Started: 1995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152  11 0 3  1 1
#    Time: 2095 ns Started: 2085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2105 ns Started: 2005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  71 0 3  4 0
#    Time: 2105 ns Started: 2095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2115 ns Started: 2015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  71 0 3  4 0
#    Time: 2115 ns Started: 2105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =  14 | OPB =  71 |
# Monitor @ 2125 
#  RES =  73 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =  14 | OPB =  71 |
# Monitor @ 2125 
#  RES =  73 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =  14 | OPB =  71 
#  time =                 2125 | reference_results_stored = 01001001zzzzzz
# time :                 2125 | monitor_results_stored = 01001001zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 150 | OPB =  67 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2125 ns Started: 2025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  71 0 3  4 0
#    Time: 2125 ns Started: 2115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2135 ns Started: 2035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150  67 0 3  5 1
#    Time: 2135 ns Started: 2125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2145 ns Started: 2045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150  67 0 3  5 1
#    Time: 2145 ns Started: 2135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 150 | OPB =  67 |
# Monitor @ 2155 
#  RES =  42 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 150 | OPB =  67 |
# Monitor @ 2155 
#  RES =  42 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 150 | OPB =  67 
#  time =                 2155 | reference_results_stored = 00101010zzzzzz
# time :                 2155 | monitor_results_stored = 00101010zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB =  15 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2155 ns Started: 2055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150  67 0 3  5 1
#    Time: 2155 ns Started: 2145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2165 ns Started: 2065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  15 0 3  5 1
#    Time: 2165 ns Started: 2155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2175 ns Started: 2075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  15 0 3  5 1
#    Time: 2175 ns Started: 2165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB =  15 |
# Monitor @ 2185 
#  RES = 140 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB =  15 |
# Monitor @ 2185 
#  RES = 140 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB =  15 
#  time =                 2185 | reference_results_stored = 10001100zzzzzz
# time :                 2185 | monitor_results_stored = 10001100zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  21 | OPB = 139 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2185 ns Started: 2085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  15 0 3  5 1
#    Time: 2185 ns Started: 2175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2195 ns Started: 2095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21 139 0 3  0 1
#    Time: 2195 ns Started: 2185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2205 ns Started: 2105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21 139 0 3  0 1
#    Time: 2205 ns Started: 2195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  21 | OPB = 139 |
# Monitor @ 2215 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  21 | OPB = 139 |
# Monitor @ 2215 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  21 | OPB = 139 
#  time =                 2215 | reference_results_stored = 00000001zzzzzz
# time :                 2215 | monitor_results_stored = 00000001zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 228 | OPB = 192 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2215 ns Started: 2115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21 139 0 3  0 1
#    Time: 2215 ns Started: 2205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2225 ns Started: 2125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 228 192 0 3  0 0
#    Time: 2225 ns Started: 2215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2235 ns Started: 2135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 228 192 0 3  0 0
#    Time: 2235 ns Started: 2225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 228 | OPB = 192 |
# Monitor @ 2245 
#  RES = 192 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 228 | OPB = 192 |
# Monitor @ 2245 
#  RES = 192 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 228 | OPB = 192 
#  time =                 2245 | reference_results_stored = 11000000zzzzzz
# time :                 2245 | monitor_results_stored = 11000000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 102 | OPB =  65 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2245 ns Started: 2145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 228 192 0 3  0 0
#    Time: 2245 ns Started: 2235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2255 ns Started: 2155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 102  65 0 3  1 0
#    Time: 2255 ns Started: 2245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2265 ns Started: 2165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 102  65 0 3  1 0
#    Time: 2265 ns Started: 2255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 102 | OPB =  65 |
# Monitor @ 2275 
#  RES = 191 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 102 | OPB =  65 |
# Monitor @ 2275 
#  RES = 191 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 102 | OPB =  65 
#  time =                 2275 | reference_results_stored = 10111111zzzzzz
# time :                 2275 | monitor_results_stored = 10111111zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 138 | OPB =  21 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2275 ns Started: 2175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 102  65 0 3  1 0
#    Time: 2275 ns Started: 2265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2285 ns Started: 2185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 138  21 0 3  1 1
#    Time: 2285 ns Started: 2275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2295 ns Started: 2195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 138  21 0 3  1 1
#    Time: 2295 ns Started: 2285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 138 | OPB =  21 |
# Monitor @ 2305 
#  RES = 255 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 138 | OPB =  21 |
# Monitor @ 2305 
#  RES = 255 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 138 | OPB =  21 
#  time =                 2305 | reference_results_stored = 11111111zzzzzz
# time :                 2305 | monitor_results_stored = 11111111zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 203 | OPB = 159 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2305 ns Started: 2205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 138  21 0 3  1 1
#    Time: 2305 ns Started: 2295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2315 ns Started: 2215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203 159 0 3 13 0
#    Time: 2315 ns Started: 2305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2325 ns Started: 2225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203 159 0 3 13 0
#    Time: 2325 ns Started: 2315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 203 | OPB = 159 |
# Monitor @ 2335 
#  RES = 151 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 2335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 203 | OPB = 159 |
# Monitor @ 2335 
#  RES = 151 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 2335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 203 | OPB = 159 
#  time =                 2335 | reference_results_stored = 10010111zzzzz1
# time :                 2335 | monitor_results_stored = 10010111zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 2335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =   7 | OPB = 213 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2335 ns Started: 2235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203 159 0 3 13 0
#    Time: 2335 ns Started: 2325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2345 ns Started: 2245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 213 0 3  4 0
#    Time: 2345 ns Started: 2335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2355 ns Started: 2255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 213 0 3  4 0
#    Time: 2355 ns Started: 2345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =   7 | OPB = 213 |
# Monitor @ 2365 
#  RES = 210 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =   7 | OPB = 213 |
# Monitor @ 2365 
#  RES = 210 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =   7 | OPB = 213 
#  time =                 2365 | reference_results_stored = 11010010zzzzzz
# time :                 2365 | monitor_results_stored = 11010010zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 153 | OPB =  11 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2365 ns Started: 2265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 213 0 3  4 0
#    Time: 2365 ns Started: 2355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2375 ns Started: 2275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153  11 0 3  4 1
#    Time: 2375 ns Started: 2365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2385 ns Started: 2285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153  11 0 3  4 1
#    Time: 2385 ns Started: 2375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 153 | OPB =  11 |
# Monitor @ 2395 
#  RES = 146 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 153 | OPB =  11 |
# Monitor @ 2395 
#  RES = 146 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 153 | OPB =  11 
#  time =                 2395 | reference_results_stored = 10010010zzzzzz
# time :                 2395 | monitor_results_stored = 10010010zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 104 | OPB = 163 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2395 ns Started: 2295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153  11 0 3  4 1
#    Time: 2395 ns Started: 2385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2405 ns Started: 2305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 163 0 3 12 1
#    Time: 2405 ns Started: 2395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2415 ns Started: 2315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 163 0 3 12 1
#    Time: 2415 ns Started: 2405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 104 | OPB = 163 |
# Monitor @ 2425 
#  RES =  67 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 2425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 104 | OPB = 163 |
# Monitor @ 2425 
#  RES =  67 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 2425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 104 | OPB = 163 
#  time =                 2425 | reference_results_stored = 01000011zzzzz1
# time :                 2425 | monitor_results_stored = 01000011zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 2425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA =  61 | OPB =  17 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2425 ns Started: 2325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 163 0 3 12 1
#    Time: 2425 ns Started: 2415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2435 ns Started: 2335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  61  17 0 3  1 1
#    Time: 2435 ns Started: 2425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2445 ns Started: 2345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  61  17 0 3  1 1
#    Time: 2445 ns Started: 2435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA =  61 | OPB =  17 |
# Monitor @ 2455 
#  RES = 238 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA =  61 | OPB =  17 |
# Monitor @ 2455 
#  RES = 238 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA =  61 | OPB =  17 
#  time =                 2455 | reference_results_stored = 11101110zzzzzz
# time :                 2455 | monitor_results_stored = 11101110zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 248 | OPB = 249 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2455 ns Started: 2355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  61  17 0 3  1 1
#    Time: 2455 ns Started: 2445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2465 ns Started: 2365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 249 0 3  2 1
#    Time: 2465 ns Started: 2455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2475 ns Started: 2375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 249 0 3  2 1
#    Time: 2475 ns Started: 2465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 248 | OPB = 249 |
# Monitor @ 2485 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 248 | OPB = 249 |
# Monitor @ 2485 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 248 | OPB = 249 
#  time =                 2485 | reference_results_stored = 11111001zzzzzz
# time :                 2485 | monitor_results_stored = 00000001zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 143 | OPB = 253 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2485 ns Started: 2385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 249 0 3  2 1
#    Time: 2485 ns Started: 2475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2495 ns Started: 2395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143 253 0 3 13 0
#    Time: 2495 ns Started: 2485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2505 ns Started: 2405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143 253 0 3 13 0
#    Time: 2505 ns Started: 2495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 143 | OPB = 253 |
# Monitor @ 2515 
#  RES = 124 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 2515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 143 | OPB = 253 |
# Monitor @ 2515 
#  RES = 124 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 2515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 143 | OPB = 253 
#  time =                 2515 | reference_results_stored = 01111100zzzzz1
# time :                 2515 | monitor_results_stored = 01111100zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 2515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =   3 | OPB =  72 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2515 ns Started: 2415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143 253 0 3 13 0
#    Time: 2515 ns Started: 2505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2525 ns Started: 2425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3  72 0 3  1 0
#    Time: 2525 ns Started: 2515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2535 ns Started: 2435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3  72 0 3  1 0
#    Time: 2535 ns Started: 2525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =   3 | OPB =  72 |
# Monitor @ 2545 
#  RES = 255 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =   3 | OPB =  72 |
# Monitor @ 2545 
#  RES = 255 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =   3 | OPB =  72 
#  time =                 2545 | reference_results_stored = 11111111zzzzzz
# time :                 2545 | monitor_results_stored = 11111111zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  27 | OPB =  68 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2545 ns Started: 2445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3  72 0 3  1 0
#    Time: 2545 ns Started: 2535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2555 ns Started: 2455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27  68 1 3  5 0
#    Time: 2555 ns Started: 2545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2565 ns Started: 2465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27  68 1 3  5 0
#    Time: 2565 ns Started: 2555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  27 | OPB =  68 |
# Monitor @ 2575 
#  RES =  26 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  27 | OPB =  68 |
# Monitor @ 2575 
#  RES =  26 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  27 | OPB =  68 
#  time =                 2575 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2575 | monitor_results_stored = 00011010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 164 | OPB = 113 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2575 ns Started: 2475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27  68 1 3  5 0
#    Time: 2575 ns Started: 2565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2585 ns Started: 2485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164 113 1 3  5 0
#    Time: 2585 ns Started: 2575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2595 ns Started: 2495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164 113 1 3  5 0
#    Time: 2595 ns Started: 2585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 164 | OPB = 113 |
# Monitor @ 2605 
#  RES = 163 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 164 | OPB = 113 |
# Monitor @ 2605 
#  RES = 163 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 164 | OPB = 113 
#  time =                 2605 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2605 | monitor_results_stored = 10100011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA = 240 | OPB =  56 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2605 ns Started: 2505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164 113 1 3  5 0
#    Time: 2605 ns Started: 2595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2615 ns Started: 2515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 240  56 1 3  6 1
#    Time: 2615 ns Started: 2605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2625 ns Started: 2525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 240  56 1 3  6 1
#    Time: 2625 ns Started: 2615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA = 240 | OPB =  56 |
# Monitor @ 2635 
#  RES =  55 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA = 240 | OPB =  56 |
# Monitor @ 2635 
#  RES =  55 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA = 240 | OPB =  56 
#  time =                 2635 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2635 | monitor_results_stored = 00110111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 164 | OPB =   1 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2635 ns Started: 2535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 240  56 1 3  6 1
#    Time: 2635 ns Started: 2625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2645 ns Started: 2545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164   1 1 3  7 0
#    Time: 2645 ns Started: 2635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2655 ns Started: 2555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164   1 1 3  7 0
#    Time: 2655 ns Started: 2645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 164 | OPB =   1 |
# Monitor @ 2665 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 164 | OPB =   1 |
# Monitor @ 2665 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 164 | OPB =   1 
#  time =                 2665 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2665 | monitor_results_stored = 00000010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA =  59 | OPB =  83 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2665 ns Started: 2565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164   1 1 3  7 0
#    Time: 2665 ns Started: 2655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2675 ns Started: 2575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  59  83 1 3  7 0
#    Time: 2675 ns Started: 2665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2685 ns Started: 2585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  59  83 1 3  7 0
#    Time: 2685 ns Started: 2675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA =  59 | OPB =  83 |
# Monitor @ 2695 
#  RES =  84 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA =  59 | OPB =  83 |
# Monitor @ 2695 
#  RES =  84 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA =  59 | OPB =  83 
#  time =                 2695 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2695 | monitor_results_stored = 01010100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 235 | OPB =  87 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2695 ns Started: 2595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  59  83 1 3  7 0
#    Time: 2695 ns Started: 2685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2705 ns Started: 2605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 235  87 1 0  7 0
#    Time: 2705 ns Started: 2695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2715 ns Started: 2615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 235  87 1 0  7 0
#    Time: 2715 ns Started: 2705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 235 | OPB =  87 |
# Monitor @ 2725 
#  RES =  84 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 235 | OPB =  87 |
# Monitor @ 2725 
#  RES =  84 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 235 | OPB =  87 
#  time =                 2725 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2725 | monitor_results_stored = 01010100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA = 151 | OPB = 149 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2725 ns Started: 2625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 235  87 1 0  7 0
#    Time: 2725 ns Started: 2715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2735 ns Started: 2635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151 149 1 0  7 1
#    Time: 2735 ns Started: 2725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2745 ns Started: 2645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151 149 1 0  7 1
#    Time: 2745 ns Started: 2735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA = 151 | OPB = 149 |
# Monitor @ 2755 
#  RES =  84 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA = 151 | OPB = 149 |
# Monitor @ 2755 
#  RES =  84 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA = 151 | OPB = 149 
#  time =                 2755 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2755 | monitor_results_stored = 01010100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA = 217 | OPB = 205 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2755 ns Started: 2655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151 149 1 0  7 1
#    Time: 2755 ns Started: 2745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2765 ns Started: 2665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217 205 1 0  7 1
#    Time: 2765 ns Started: 2755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2775 ns Started: 2675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217 205 1 0  7 1
#    Time: 2775 ns Started: 2765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA = 217 | OPB = 205 |
# Monitor @ 2785 
#  RES =  84 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA = 217 | OPB = 205 |
# Monitor @ 2785 
#  RES =  84 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA = 217 | OPB = 205 
#  time =                 2785 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2785 | monitor_results_stored = 01010100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 135 | OPB = 101 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2785 ns Started: 2685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217 205 1 0  7 1
#    Time: 2785 ns Started: 2775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2795 ns Started: 2695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135 101 1 0  5 1
#    Time: 2795 ns Started: 2785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2805 ns Started: 2705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135 101 1 0  5 1
#    Time: 2805 ns Started: 2795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 135 | OPB = 101 |
# Monitor @ 2815 
#  RES =  84 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 135 | OPB = 101 |
# Monitor @ 2815 
#  RES =  84 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 135 | OPB = 101 
#  time =                 2815 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2815 | monitor_results_stored = 01010100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 184 | OPB =  80 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2815 ns Started: 2715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135 101 1 0  5 1
#    Time: 2815 ns Started: 2805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2825 ns Started: 2725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 184  80 1 3  4 1
#    Time: 2825 ns Started: 2815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2835 ns Started: 2735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 184  80 1 3  4 1
#    Time: 2835 ns Started: 2825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 184 | OPB =  80 |
# Monitor @ 2845 
#  RES = 184 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 184 | OPB =  80 |
# Monitor @ 2845 
#  RES = 184 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 184 | OPB =  80 
#  time =                 2845 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2845 | monitor_results_stored = 10111000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =   6 | OPB = 175 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2845 ns Started: 2745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 184  80 1 3  4 1
#    Time: 2845 ns Started: 2835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2855 ns Started: 2755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6 175 1 3  4 1
#    Time: 2855 ns Started: 2845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2865 ns Started: 2765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6 175 1 3  4 1
#    Time: 2865 ns Started: 2855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =   6 | OPB = 175 |
# Monitor @ 2875 
#  RES =   6 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =   6 | OPB = 175 |
# Monitor @ 2875 
#  RES =   6 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =   6 | OPB = 175 
#  time =                 2875 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2875 | monitor_results_stored = 00000110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  76 | OPB = 219 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2875 ns Started: 2775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6 175 1 3  4 1
#    Time: 2875 ns Started: 2865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2885 ns Started: 2785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76 219 1 3  4 1
#    Time: 2885 ns Started: 2875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2895 ns Started: 2795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76 219 1 3  4 1
#    Time: 2895 ns Started: 2885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  76 | OPB = 219 |
# Monitor @ 2905 
#  RES =  76 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  76 | OPB = 219 |
# Monitor @ 2905 
#  RES =  76 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  76 | OPB = 219 
#  time =                 2905 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2905 | monitor_results_stored = 01001100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 0 | OPA = 104 | OPB = 226 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2905 ns Started: 2805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76 219 1 3  4 1
#    Time: 2905 ns Started: 2895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2915 ns Started: 2815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 226 1 0  6 0
#    Time: 2915 ns Started: 2905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2925 ns Started: 2825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 226 1 0  6 0
#    Time: 2925 ns Started: 2915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 0 | OPA = 104 | OPB = 226 |
# Monitor @ 2935 
#  RES =  76 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 0 | OPA = 104 | OPB = 226 |
# Monitor @ 2935 
#  RES =  76 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 0 | OPA = 104 | OPB = 226 
#  time =                 2935 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2935 | monitor_results_stored = 01001100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA =  33 | OPB = 100 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2935 ns Started: 2835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 226 1 0  6 0
#    Time: 2935 ns Started: 2925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2945 ns Started: 2845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 100 1 0  4 1
#    Time: 2945 ns Started: 2935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2955 ns Started: 2855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 100 1 0  4 1
#    Time: 2955 ns Started: 2945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA =  33 | OPB = 100 |
# Monitor @ 2965 
#  RES =  76 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA =  33 | OPB = 100 |
# Monitor @ 2965 
#  RES =  76 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA =  33 | OPB = 100 
#  time =                 2965 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2965 | monitor_results_stored = 01001100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 215 | OPB =   9 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2965 ns Started: 2865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 100 1 0  4 1
#    Time: 2965 ns Started: 2955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2975 ns Started: 2875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215   9 1 3  5 0
#    Time: 2975 ns Started: 2965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2985 ns Started: 2885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215   9 1 3  5 0
#    Time: 2985 ns Started: 2975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 215 | OPB =   9 |
# Monitor @ 2995 
#  RES = 214 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 215 | OPB =   9 |
# Monitor @ 2995 
#  RES = 214 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 215 | OPB =   9 
#  time =                 2995 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 2995 | monitor_results_stored = 11010110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 1 | OPA =  23 | OPB = 188 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2995 ns Started: 2895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215   9 1 3  5 0
#    Time: 2995 ns Started: 2985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3005 ns Started: 2905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  23 188 1 3  7 1
#    Time: 3005 ns Started: 2995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3015 ns Started: 2915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  23 188 1 3  7 1
#    Time: 3015 ns Started: 3005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 1 | OPA =  23 | OPB = 188 |
# Monitor @ 3025 
#  RES = 189 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 1 | OPA =  23 | OPB = 188 |
# Monitor @ 3025 
#  RES = 189 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 1 | OPA =  23 | OPB = 188 
#  time =                 3025 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3025 | monitor_results_stored = 10111101zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 192 | OPB = 201 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3025 ns Started: 2925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  23 188 1 3  7 1
#    Time: 3025 ns Started: 3015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3035 ns Started: 2935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 192 201 1 3  7 0
#    Time: 3035 ns Started: 3025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3045 ns Started: 2945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 192 201 1 3  7 0
#    Time: 3045 ns Started: 3035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 192 | OPB = 201 |
# Monitor @ 3055 
#  RES = 202 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 192 | OPB = 201 |
# Monitor @ 3055 
#  RES = 202 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 192 | OPB = 201 
#  time =                 3055 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3055 | monitor_results_stored = 11001010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA =  48 | OPB = 162 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3055 ns Started: 2955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 192 201 1 3  7 0
#    Time: 3055 ns Started: 3045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3065 ns Started: 2965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 162 1 3  6 1
#    Time: 3065 ns Started: 3055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3075 ns Started: 2975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 162 1 3  6 1
#    Time: 3075 ns Started: 3065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA =  48 | OPB = 162 |
# Monitor @ 3085 
#  RES = 161 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA =  48 | OPB = 162 |
# Monitor @ 3085 
#  RES = 161 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA =  48 | OPB = 162 
#  time =                 3085 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3085 | monitor_results_stored = 10100001zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 243 | OPB = 115 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3085 ns Started: 2985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 162 1 3  6 1
#    Time: 3085 ns Started: 3075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3095 ns Started: 2995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 115 1 0  6 1
#    Time: 3095 ns Started: 3085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3105 ns Started: 3005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 115 1 0  6 1
#    Time: 3105 ns Started: 3095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 243 | OPB = 115 |
# Monitor @ 3115 
#  RES = 161 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 243 | OPB = 115 |
# Monitor @ 3115 
#  RES = 161 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 243 | OPB = 115 
#  time =                 3115 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3115 | monitor_results_stored = 10100001zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  47 | OPB = 140 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3115 ns Started: 3015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 115 1 0  6 1
#    Time: 3115 ns Started: 3105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3125 ns Started: 3025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47 140 1 3  4 1
#    Time: 3125 ns Started: 3115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3135 ns Started: 3035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47 140 1 3  4 1
#    Time: 3135 ns Started: 3125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  47 | OPB = 140 |
# Monitor @ 3145 
#  RES =  47 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  47 | OPB = 140 |
# Monitor @ 3145 
#  RES =  47 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  47 | OPB = 140 
#  time =                 3145 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3145 | monitor_results_stored = 00101111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA = 176 | OPB =  86 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3145 ns Started: 3045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47 140 1 3  4 1
#    Time: 3145 ns Started: 3135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3155 ns Started: 3055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 176  86 0 0 11 1
#    Time: 3155 ns Started: 3145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3165 ns Started: 3065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 176  86 0 0 11 1
#    Time: 3165 ns Started: 3155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA = 176 | OPB =  86 |
# Monitor @ 3175 
#  RES = 163 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA = 176 | OPB =  86 |
# Monitor @ 3175 
#  RES = 163 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA = 176 | OPB =  86 
#  time =                 3175 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3175 | monitor_results_stored = 10100011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 1 | OPA =  99 | OPB =  82 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3175 ns Started: 3075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 176  86 0 0 11 1
#    Time: 3175 ns Started: 3165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3185 ns Started: 3085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99  82 0 3  7 1
#    Time: 3185 ns Started: 3175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3195 ns Started: 3095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99  82 0 3  7 1
#    Time: 3195 ns Started: 3185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 1 | OPA =  99 | OPB =  82 |
# Monitor @ 3205 
#  RES = 173 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 1 | OPA =  99 | OPB =  82 |
# Monitor @ 3205 
#  RES = 173 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 1 | OPA =  99 | OPB =  82 
#  time =                 3205 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3205 | monitor_results_stored = 10101101zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  31 | OPB =  81 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3205 ns Started: 3105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99  82 0 3  7 1
#    Time: 3205 ns Started: 3195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3215 ns Started: 3115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31  81 0 3 10 1
#    Time: 3215 ns Started: 3205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3225 ns Started: 3125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31  81 0 3 10 1
#    Time: 3225 ns Started: 3215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  31 | OPB =  81 |
# Monitor @ 3235 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  31 | OPB =  81 |
# Monitor @ 3235 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  31 | OPB =  81 
#  time =                 3235 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3235 | monitor_results_stored = 10100010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 233 | OPB = 165 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3235 ns Started: 3135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31  81 0 3 10 1
#    Time: 3235 ns Started: 3225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3245 ns Started: 3145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 233 165 0 0  8 0
#    Time: 3245 ns Started: 3235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3255 ns Started: 3155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 233 165 0 0  8 0
#    Time: 3255 ns Started: 3245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 233 | OPB = 165 |
# Monitor @ 3265 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 233 | OPB = 165 |
# Monitor @ 3265 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 233 | OPB = 165 
#  time =                 3265 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3265 | monitor_results_stored = 10100010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA =  48 | OPB = 107 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3265 ns Started: 3165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 233 165 0 0  8 0
#    Time: 3265 ns Started: 3255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3275 ns Started: 3175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 107 0 0  7 1
#    Time: 3275 ns Started: 3265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3285 ns Started: 3185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 107 0 0  7 1
#    Time: 3285 ns Started: 3275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA =  48 | OPB = 107 |
# Monitor @ 3295 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA =  48 | OPB = 107 |
# Monitor @ 3295 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA =  48 | OPB = 107 
#  time =                 3295 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3295 | monitor_results_stored = 10100010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  21 | OPB = 159 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3295 ns Started: 3195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 107 0 0  7 1
#    Time: 3295 ns Started: 3285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3305 ns Started: 3205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21 159 0 3 10 0
#    Time: 3305 ns Started: 3295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3315 ns Started: 3215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21 159 0 3 10 0
#    Time: 3315 ns Started: 3305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  21 | OPB = 159 |
# Monitor @ 3325 
#  RES =  62 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  21 | OPB = 159 |
# Monitor @ 3325 
#  RES =  62 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  21 | OPB = 159 
#  time =                 3325 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3325 | monitor_results_stored = 00111110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  19 | OPB = 129 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3325 ns Started: 3225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21 159 0 3 10 0
#    Time: 3325 ns Started: 3315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3335 ns Started: 3235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  19 129 0 0  8 1
#    Time: 3335 ns Started: 3325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3345 ns Started: 3245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  19 129 0 0  8 1
#    Time: 3345 ns Started: 3335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  19 | OPB = 129 |
# Monitor @ 3355 
#  RES =  62 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  19 | OPB = 129 |
# Monitor @ 3355 
#  RES =  62 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  19 | OPB = 129 
#  time =                 3355 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3355 | monitor_results_stored = 00111110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 215 | OPB = 118 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3355 ns Started: 3255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  19 129 0 0  8 1
#    Time: 3355 ns Started: 3345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3365 ns Started: 3265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215 118 0 3  9 1
#    Time: 3365 ns Started: 3355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3375 ns Started: 3275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215 118 0 3  9 1
#    Time: 3375 ns Started: 3365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 215 | OPB = 118 |
# Monitor @ 3385 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 215 | OPB = 118 |
# Monitor @ 3385 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 215 | OPB = 118 
#  time =                 3385 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3385 | monitor_results_stored = 10101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 156 | OPB = 240 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3385 ns Started: 3285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215 118 0 3  9 1
#    Time: 3385 ns Started: 3375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3395 ns Started: 3295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 156 240 0 3  7 0
#    Time: 3395 ns Started: 3385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3405 ns Started: 3305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 156 240 0 3  7 0
#    Time: 3405 ns Started: 3395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 156 | OPB = 240 |
# Monitor @ 3415 
#  RES =  15 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 156 | OPB = 240 |
# Monitor @ 3415 
#  RES =  15 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA = 156 | OPB = 240 
#  time =                 3415 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3415 | monitor_results_stored = 00001111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =  52 | OPB =  71 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3415 ns Started: 3315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 156 240 0 3  7 0
#    Time: 3415 ns Started: 3405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3425 ns Started: 3325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  52  71 0 0 10 1
#    Time: 3425 ns Started: 3415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3435 ns Started: 3335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  52  71 0 0 10 1
#    Time: 3435 ns Started: 3425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =  52 | OPB =  71 |
# Monitor @ 3445 
#  RES =  15 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =  52 | OPB =  71 |
# Monitor @ 3445 
#  RES =  15 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =  52 | OPB =  71 
#  time =                 3445 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3445 | monitor_results_stored = 00001111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  78 | OPB = 146 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3445 ns Started: 3345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  52  71 0 0 10 1
#    Time: 3445 ns Started: 3435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3455 ns Started: 3355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  78 146 0 0  8 0
#    Time: 3455 ns Started: 3445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3465 ns Started: 3365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  78 146 0 0  8 0
#    Time: 3465 ns Started: 3455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  78 | OPB = 146 |
# Monitor @ 3475 
#  RES =  15 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  78 | OPB = 146 |
# Monitor @ 3475 
#  RES =  15 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  78 | OPB = 146 
#  time =                 3475 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3475 | monitor_results_stored = 00001111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA =  82 | OPB =  71 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3475 ns Started: 3375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  78 146 0 0  8 0
#    Time: 3475 ns Started: 3465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3485 ns Started: 3385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  71 0 3  7 0
#    Time: 3485 ns Started: 3475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3495 ns Started: 3395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  71 0 3  7 0
#    Time: 3495 ns Started: 3485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA =  82 | OPB =  71 |
# Monitor @ 3505 
#  RES = 184 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA =  82 | OPB =  71 |
# Monitor @ 3505 
#  RES = 184 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA =  82 | OPB =  71 
#  time =                 3505 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3505 | monitor_results_stored = 10111000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 248 | OPB =  66 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3505 ns Started: 3405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  71 0 3  7 0
#    Time: 3505 ns Started: 3495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3515 ns Started: 3415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248  66 0 0  6 1
#    Time: 3515 ns Started: 3505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3525 ns Started: 3425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248  66 0 0  6 1
#    Time: 3525 ns Started: 3515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 248 | OPB =  66 |
# Monitor @ 3535 
#  RES = 184 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 248 | OPB =  66 |
# Monitor @ 3535 
#  RES = 184 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 248 | OPB =  66 
#  time =                 3535 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3535 | monitor_results_stored = 10111000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 153 | OPB = 231 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3535 ns Started: 3435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248  66 0 0  6 1
#    Time: 3535 ns Started: 3525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3545 ns Started: 3445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 231 0 0  6 1
#    Time: 3545 ns Started: 3535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3555 ns Started: 3455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 231 0 0  6 1
#    Time: 3555 ns Started: 3545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 153 | OPB = 231 |
# Monitor @ 3565 
#  RES = 184 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 153 | OPB = 231 |
# Monitor @ 3565 
#  RES = 184 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 153 | OPB = 231 
#  time =                 3565 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3565 | monitor_results_stored = 10111000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 172 | OPB = 143 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3565 ns Started: 3465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 231 0 0  6 1
#    Time: 3565 ns Started: 3555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3575 ns Started: 3475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172 143 0 0 10 0
#    Time: 3575 ns Started: 3565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3585 ns Started: 3485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172 143 0 0 10 0
#    Time: 3585 ns Started: 3575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 172 | OPB = 143 |
# Monitor @ 3595 
#  RES = 184 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 172 | OPB = 143 |
# Monitor @ 3595 
#  RES = 184 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 172 | OPB = 143 
#  time =                 3595 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3595 | monitor_results_stored = 10111000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 145 | OPB =  33 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3595 ns Started: 3495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172 143 0 0 10 0
#    Time: 3595 ns Started: 3585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3605 ns Started: 3505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145  33 0 3 10 0
#    Time: 3605 ns Started: 3595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3615 ns Started: 3515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145  33 0 3 10 0
#    Time: 3615 ns Started: 3605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 145 | OPB =  33 |
# Monitor @ 3625 
#  RES =  66 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 145 | OPB =  33 |
# Monitor @ 3625 
#  RES =  66 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 145 | OPB =  33 
#  time =                 3625 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3625 | monitor_results_stored = 01000010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA =  41 | OPB = 194 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3625 ns Started: 3525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145  33 0 3 10 0
#    Time: 3625 ns Started: 3615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3635 ns Started: 3535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  41 194 0 0  7 1
#    Time: 3635 ns Started: 3625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3645 ns Started: 3545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  41 194 0 0  7 1
#    Time: 3645 ns Started: 3635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA =  41 | OPB = 194 |
# Monitor @ 3655 
#  RES =  66 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA =  41 | OPB = 194 |
# Monitor @ 3655 
#  RES =  66 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA =  41 | OPB = 194 
#  time =                 3655 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3655 | monitor_results_stored = 01000010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 217 | OPB =  15 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3655 ns Started: 3555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  41 194 0 0  7 1
#    Time: 3655 ns Started: 3645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3665 ns Started: 3565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217  15 0 0  7 0
#    Time: 3665 ns Started: 3655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3675 ns Started: 3575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217  15 0 0  7 0
#    Time: 3675 ns Started: 3665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 217 | OPB =  15 |
# Monitor @ 3685 
#  RES =  66 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 217 | OPB =  15 |
# Monitor @ 3685 
#  RES =  66 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 217 | OPB =  15 
#  time =                 3685 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3685 | monitor_results_stored = 01000010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 3 | CIN = 0 | OPA = 163 | OPB =  52 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3685 ns Started: 3585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217  15 0 0  7 0
#    Time: 3685 ns Started: 3675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3695 ns Started: 3595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 163  52 0 3  6 0
#    Time: 3695 ns Started: 3685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3705 ns Started: 3605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 163  52 0 3  6 0
#    Time: 3705 ns Started: 3695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 3 | CIN = 0 | OPA = 163 | OPB =  52 |
# Monitor @ 3715 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 3 | CIN = 0 | OPA = 163 | OPB =  52 |
# Monitor @ 3715 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 3 | CIN = 0 | OPA = 163 | OPB =  52 
#  time =                 3715 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3715 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  32 | OPB = 217 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3715 ns Started: 3615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 163  52 0 3  6 0
#    Time: 3715 ns Started: 3705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3725 ns Started: 3625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32 217 0 0 10 0
#    Time: 3725 ns Started: 3715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3735 ns Started: 3635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32 217 0 0 10 0
#    Time: 3735 ns Started: 3725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  32 | OPB = 217 |
# Monitor @ 3745 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  32 | OPB = 217 |
# Monitor @ 3745 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  32 | OPB = 217 
#  time =                 3745 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3745 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3745 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 222 | OPB = 177 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3745 ns Started: 3645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32 217 0 0 10 0
#    Time: 3745 ns Started: 3735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3755 ns Started: 3655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 222 177 1 0  3 1
#    Time: 3755 ns Started: 3745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3765 ns Started: 3665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 222 177 1 0  3 1
#    Time: 3765 ns Started: 3755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3775 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 222 | OPB = 177 |
# Monitor @ 3775 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3775 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 222 | OPB = 177 |
# Monitor @ 3775 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3775 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 222 | OPB = 177 
#  time =                 3775 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3775 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3775 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =  43 | OPB =  74 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3775 ns Started: 3675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 222 177 1 0  3 1
#    Time: 3775 ns Started: 3765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3785 ns Started: 3685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  74 1 0 10 1
#    Time: 3785 ns Started: 3775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3795 ns Started: 3695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  74 1 0 10 1
#    Time: 3795 ns Started: 3785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3805 ns Started: 3705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  74 1 0 10 1
#    Time: 3805 ns Started: 3795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =  43 | OPB =  74 |
# Monitor @ 3815 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =  43 | OPB =  74 |
# Monitor @ 3815 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =  43 | OPB =  74 
#  time =                 3815 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3815 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 0 | CIN = 0 | OPA = 216 | OPB =  87 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3815 ns Started: 3715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  74 1 0 10 1
#    Time: 3815 ns Started: 3805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3825 ns Started: 3725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 216  87 1 0  9 0
#    Time: 3825 ns Started: 3815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3835 ns Started: 3735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 216  87 1 0  9 0
#    Time: 3835 ns Started: 3825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3845 ns Started: 3745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 216  87 1 0  9 0
#    Time: 3845 ns Started: 3835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 0 | CIN = 0 | OPA = 216 | OPB =  87 |
# Monitor @ 3855 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 0 | CIN = 0 | OPA = 216 | OPB =  87 |
# Monitor @ 3855 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 0 | CIN = 0 | OPA = 216 | OPB =  87 
#  time =                 3855 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3855 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 142 | OPB =  31 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3855 ns Started: 3755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 216  87 1 0  9 0
#    Time: 3855 ns Started: 3845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3865 ns Started: 3765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142  31 1 0  2 1
#    Time: 3865 ns Started: 3855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3875 ns Started: 3775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142  31 1 0  2 1
#    Time: 3875 ns Started: 3865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 142 | OPB =  31 |
# Monitor @ 3885 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 142 | OPB =  31 |
# Monitor @ 3885 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 142 | OPB =  31 
#  time =                 3885 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3885 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  24 | OPB =  60 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3885 ns Started: 3785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142  31 1 0  2 1
#    Time: 3885 ns Started: 3875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3895 ns Started: 3795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24  60 1 0  1 0
#    Time: 3895 ns Started: 3885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3905 ns Started: 3805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24  60 1 0  1 0
#    Time: 3905 ns Started: 3895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  24 | OPB =  60 |
# Monitor @ 3915 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  24 | OPB =  60 |
# Monitor @ 3915 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  24 | OPB =  60 
#  time =                 3915 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3915 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 150 | OPB = 225 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3915 ns Started: 3815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24  60 1 0  1 0
#    Time: 3915 ns Started: 3905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3925 ns Started: 3825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 225 1 0  8 0
#    Time: 3925 ns Started: 3915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3935 ns Started: 3835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 225 1 0  8 0
#    Time: 3935 ns Started: 3925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 150 | OPB = 225 |
# Monitor @ 3945 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 150 | OPB = 225 |
# Monitor @ 3945 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 150 | OPB = 225 
#  time =                 3945 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3945 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  88 | OPB =   4 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3945 ns Started: 3845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 225 1 0  8 0
#    Time: 3945 ns Started: 3935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3955 ns Started: 3855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88   4 1 0  3 0
#    Time: 3955 ns Started: 3945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3965 ns Started: 3865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88   4 1 0  3 0
#    Time: 3965 ns Started: 3955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  88 | OPB =   4 |
# Monitor @ 3975 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  88 | OPB =   4 |
# Monitor @ 3975 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  88 | OPB =   4 
#  time =                 3975 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 3975 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 248 | OPB =  64 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3975 ns Started: 3875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88   4 1 0  3 0
#    Time: 3975 ns Started: 3965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3985 ns Started: 3885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248  64 1 0  0 0
#    Time: 3985 ns Started: 3975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3995 ns Started: 3895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248  64 1 0  0 0
#    Time: 3995 ns Started: 3985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 248 | OPB =  64 |
# Monitor @ 4005 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 248 | OPB =  64 |
# Monitor @ 4005 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 248 | OPB =  64 
#  time =                 4005 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4005 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  14 | OPB =  42 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4005 ns Started: 3905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248  64 1 0  0 0
#    Time: 4005 ns Started: 3995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4015 ns Started: 3915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  42 1 0  0 1
#    Time: 4015 ns Started: 4005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4025 ns Started: 3925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  42 1 0  0 1
#    Time: 4025 ns Started: 4015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  14 | OPB =  42 |
# Monitor @ 4035 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  14 | OPB =  42 |
# Monitor @ 4035 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  14 | OPB =  42 
#  time =                 4035 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4035 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =   6 | OPB =   0 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4035 ns Started: 3935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  42 1 0  0 1
#    Time: 4035 ns Started: 4025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4045 ns Started: 3945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6   0 1 0  1 0
#    Time: 4045 ns Started: 4035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4055 ns Started: 3955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6   0 1 0  1 0
#    Time: 4055 ns Started: 4045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =   6 | OPB =   0 |
# Monitor @ 4065 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =   6 | OPB =   0 |
# Monitor @ 4065 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =   6 | OPB =   0 
#  time =                 4065 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4065 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 211 | OPB =  24 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4065 ns Started: 3965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6   0 1 0  1 0
#    Time: 4065 ns Started: 4055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4075 ns Started: 3975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 211  24 1 0  8 0
#    Time: 4075 ns Started: 4065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4085 ns Started: 3985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 211  24 1 0  8 0
#    Time: 4085 ns Started: 4075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 211 | OPB =  24 |
# Monitor @ 4095 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 211 | OPB =  24 |
# Monitor @ 4095 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 211 | OPB =  24 
#  time =                 4095 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4095 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 116 | OPB = 159 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4095 ns Started: 3995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 211  24 1 0  8 0
#    Time: 4095 ns Started: 4085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4105 ns Started: 4005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 116 159 1 0 10 0
#    Time: 4105 ns Started: 4095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4115 ns Started: 4015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 116 159 1 0 10 0
#    Time: 4115 ns Started: 4105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4125 ns Started: 4025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 116 159 1 0 10 0
#    Time: 4125 ns Started: 4115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4135 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 116 | OPB = 159 |
# Monitor @ 4135 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4135 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 116 | OPB = 159 |
# Monitor @ 4135 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4135 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 116 | OPB = 159 
#  time =                 4135 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4135 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4135 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  21 | OPB =  57 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4135 ns Started: 4035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 116 159 1 0 10 0
#    Time: 4135 ns Started: 4125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4145 ns Started: 4045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21  57 1 0  0 0
#    Time: 4145 ns Started: 4135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4155 ns Started: 4055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21  57 1 0  0 0
#    Time: 4155 ns Started: 4145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4165 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  21 | OPB =  57 |
# Monitor @ 4165 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4165 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  21 | OPB =  57 |
# Monitor @ 4165 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4165 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  21 | OPB =  57 
#  time =                 4165 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4165 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4165 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA =  21 | OPB =  23 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4165 ns Started: 4065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21  57 1 0  0 0
#    Time: 4165 ns Started: 4155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4175 ns Started: 4075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21  23 1 0  1 1
#    Time: 4175 ns Started: 4165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4185 ns Started: 4085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21  23 1 0  1 1
#    Time: 4185 ns Started: 4175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4195 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA =  21 | OPB =  23 |
# Monitor @ 4195 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4195 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA =  21 | OPB =  23 |
# Monitor @ 4195 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4195 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA =  21 | OPB =  23 
#  time =                 4195 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4195 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4195 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 232 | OPB =  35 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4195 ns Started: 4095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21  23 1 0  1 1
#    Time: 4195 ns Started: 4185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4205 ns Started: 4105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 232  35 1 0  2 0
#    Time: 4205 ns Started: 4195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4215 ns Started: 4115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 232  35 1 0  2 0
#    Time: 4215 ns Started: 4205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4225 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 232 | OPB =  35 |
# Monitor @ 4225 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4225 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 232 | OPB =  35 |
# Monitor @ 4225 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4225 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 232 | OPB =  35 
#  time =                 4225 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4225 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4225 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA = 161 | OPB = 139 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4225 ns Started: 4125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 232  35 1 0  2 0
#    Time: 4225 ns Started: 4215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4235 ns Started: 4135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 139 1 0  8 1
#    Time: 4235 ns Started: 4225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4245 ns Started: 4145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 139 1 0  8 1
#    Time: 4245 ns Started: 4235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4255 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA = 161 | OPB = 139 |
# Monitor @ 4255 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4255 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA = 161 | OPB = 139 |
# Monitor @ 4255 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4255 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA = 161 | OPB = 139 
#  time =                 4255 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4255 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4255 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 106 | OPB =  70 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4255 ns Started: 4155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 139 1 0  8 1
#    Time: 4255 ns Started: 4245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4265 ns Started: 4165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 106  70 1 0  8 0
#    Time: 4265 ns Started: 4255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4275 ns Started: 4175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 106  70 1 0  8 0
#    Time: 4275 ns Started: 4265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 106 | OPB =  70 |
# Monitor @ 4285 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 106 | OPB =  70 |
# Monitor @ 4285 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 106 | OPB =  70 
#  time =                 4285 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4285 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 170 | OPB =  86 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4285 ns Started: 4185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 106  70 1 0  8 0
#    Time: 4285 ns Started: 4275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4295 ns Started: 4195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 170  86 1 0  0 1
#    Time: 4295 ns Started: 4285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4305 ns Started: 4205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 170  86 1 0  0 1
#    Time: 4305 ns Started: 4295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 170 | OPB =  86 |
# Monitor @ 4315 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 170 | OPB =  86 |
# Monitor @ 4315 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 170 | OPB =  86 
#  time =                 4315 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4315 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  55 | OPB =  69 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4315 ns Started: 4215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 170  86 1 0  0 1
#    Time: 4315 ns Started: 4305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4325 ns Started: 4225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55  69 1 0  3 0
#    Time: 4325 ns Started: 4315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4335 ns Started: 4235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55  69 1 0  3 0
#    Time: 4335 ns Started: 4325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  55 | OPB =  69 |
# Monitor @ 4345 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  55 | OPB =  69 |
# Monitor @ 4345 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  55 | OPB =  69 
#  time =                 4345 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4345 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =   1 | OPB = 160 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4345 ns Started: 4245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55  69 1 0  3 0
#    Time: 4345 ns Started: 4335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4355 ns Started: 4255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 160 1 0 10 0
#    Time: 4355 ns Started: 4345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4365 ns Started: 4265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 160 1 0 10 0
#    Time: 4365 ns Started: 4355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4375 ns Started: 4275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 160 1 0 10 0
#    Time: 4375 ns Started: 4365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =   1 | OPB = 160 |
# Monitor @ 4385 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =   1 | OPB = 160 |
# Monitor @ 4385 
#  RES =  51 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =   1 | OPB = 160 
#  time =                 4385 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4385 | monitor_results_stored = 00110011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  47 | OPB =  11 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4385 ns Started: 4285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 160 1 0 10 0
#    Time: 4385 ns Started: 4375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4395 ns Started: 4295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  11 0 0  1 0
#    Time: 4395 ns Started: 4385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4405 ns Started: 4305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  11 0 0  1 0
#    Time: 4405 ns Started: 4395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  47 | OPB =  11 |
# Monitor @ 4415 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  47 | OPB =  11 |
# Monitor @ 4415 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  47 | OPB =  11 
#  time =                 4415 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4415 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  45 | OPB = 117 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4415 ns Started: 4315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  11 0 0  1 0
#    Time: 4415 ns Started: 4405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4425 ns Started: 4325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45 117 0 0  3 1
#    Time: 4425 ns Started: 4415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4435 ns Started: 4335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45 117 0 0  3 1
#    Time: 4435 ns Started: 4425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  45 | OPB = 117 |
# Monitor @ 4445 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  45 | OPB = 117 |
# Monitor @ 4445 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  45 | OPB = 117 
#  time =                 4445 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4445 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  94 | OPB = 115 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4445 ns Started: 4345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45 117 0 0  3 1
#    Time: 4445 ns Started: 4435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4455 ns Started: 4355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94 115 0 0  3 1
#    Time: 4455 ns Started: 4445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4465 ns Started: 4365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94 115 0 0  3 1
#    Time: 4465 ns Started: 4455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  94 | OPB = 115 |
# Monitor @ 4475 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  94 | OPB = 115 |
# Monitor @ 4475 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  94 | OPB = 115 
#  time =                 4475 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4475 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA =  84 | OPB =  39 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4475 ns Started: 4375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94 115 0 0  3 1
#    Time: 4475 ns Started: 4465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4485 ns Started: 4385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  39 0 0 12 0
#    Time: 4485 ns Started: 4475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4495 ns Started: 4395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  39 0 0 12 0
#    Time: 4495 ns Started: 4485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA =  84 | OPB =  39 |
# Monitor @ 4505 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA =  84 | OPB =  39 |
# Monitor @ 4505 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA =  84 | OPB =  39 
#  time =                 4505 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4505 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 178 | OPB = 134 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4505 ns Started: 4405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  39 0 0 12 0
#    Time: 4505 ns Started: 4495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4515 ns Started: 4415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 178 134 0 0  3 0
#    Time: 4515 ns Started: 4505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4525 ns Started: 4425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 178 134 0 0  3 0
#    Time: 4525 ns Started: 4515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 178 | OPB = 134 |
# Monitor @ 4535 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 178 | OPB = 134 |
# Monitor @ 4535 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 178 | OPB = 134 
#  time =                 4535 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4535 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  28 | OPB = 248 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4535 ns Started: 4435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 178 134 0 0  3 0
#    Time: 4535 ns Started: 4525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4545 ns Started: 4445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28 248 0 0  3 0
#    Time: 4545 ns Started: 4535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4555 ns Started: 4455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28 248 0 0  3 0
#    Time: 4555 ns Started: 4545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  28 | OPB = 248 |
# Monitor @ 4565 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  28 | OPB = 248 |
# Monitor @ 4565 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  28 | OPB = 248 
#  time =                 4565 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4565 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =   0 | OPB =  77 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4565 ns Started: 4465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28 248 0 0  3 0
#    Time: 4565 ns Started: 4555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4575 ns Started: 4475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0  77 0 0  5 0
#    Time: 4575 ns Started: 4565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4585 ns Started: 4485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0  77 0 0  5 0
#    Time: 4585 ns Started: 4575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =   0 | OPB =  77 |
# Monitor @ 4595 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =   0 | OPB =  77 |
# Monitor @ 4595 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =   0 | OPB =  77 
#  time =                 4595 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4595 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 134 | OPB =   4 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4595 ns Started: 4495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0  77 0 0  5 0
#    Time: 4595 ns Started: 4585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4605 ns Started: 4505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 134   4 0 0  3 1
#    Time: 4605 ns Started: 4595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4615 ns Started: 4515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 134   4 0 0  3 1
#    Time: 4615 ns Started: 4605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 134 | OPB =   4 |
# Monitor @ 4625 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 134 | OPB =   4 |
# Monitor @ 4625 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 134 | OPB =   4 
#  time =                 4625 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4625 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 175 | OPB = 184 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4625 ns Started: 4525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 134   4 0 0  3 1
#    Time: 4625 ns Started: 4615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4635 ns Started: 4535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 175 184 0 0  0 1
#    Time: 4635 ns Started: 4625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4645 ns Started: 4545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 175 184 0 0  0 1
#    Time: 4645 ns Started: 4635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 175 | OPB = 184 |
# Monitor @ 4655 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 175 | OPB = 184 |
# Monitor @ 4655 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 175 | OPB = 184 
#  time =                 4655 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4655 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 128 | OPB =  80 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4655 ns Started: 4555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 175 184 0 0  0 1
#    Time: 4655 ns Started: 4645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4665 ns Started: 4565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 128  80 0 0  1 0
#    Time: 4665 ns Started: 4655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4675 ns Started: 4575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 128  80 0 0  1 0
#    Time: 4675 ns Started: 4665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 128 | OPB =  80 |
# Monitor @ 4685 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 128 | OPB =  80 |
# Monitor @ 4685 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 128 | OPB =  80 
#  time =                 4685 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4685 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB = 213 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4685 ns Started: 4585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 128  80 0 0  1 0
#    Time: 4685 ns Started: 4675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4695 ns Started: 4595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  97 213 0 0  2 0
#    Time: 4695 ns Started: 4685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4705 ns Started: 4605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  97 213 0 0  2 0
#    Time: 4705 ns Started: 4695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB = 213 |
# Monitor @ 4715 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB = 213 |
# Monitor @ 4715 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB = 213 
#  time =                 4715 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4715 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =   7 | OPB = 149 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4715 ns Started: 4615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  97 213 0 0  2 0
#    Time: 4715 ns Started: 4705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4725 ns Started: 4625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 149 0 0  2 0
#    Time: 4725 ns Started: 4715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4735 ns Started: 4635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 149 0 0  2 0
#    Time: 4735 ns Started: 4725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =   7 | OPB = 149 |
# Monitor @ 4745 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =   7 | OPB = 149 |
# Monitor @ 4745 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =   7 | OPB = 149 
#  time =                 4745 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4745 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 190 | OPB = 247 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4745 ns Started: 4645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 149 0 0  2 0
#    Time: 4745 ns Started: 4735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4755 ns Started: 4655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190 247 0 0  4 0
#    Time: 4755 ns Started: 4745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4765 ns Started: 4665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190 247 0 0  4 0
#    Time: 4765 ns Started: 4755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 190 | OPB = 247 |
# Monitor @ 4775 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 190 | OPB = 247 |
# Monitor @ 4775 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 190 | OPB = 247 
#  time =                 4775 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4775 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 160 | OPB = 128 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4775 ns Started: 4675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190 247 0 0  4 0
#    Time: 4775 ns Started: 4765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4785 ns Started: 4685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 128 0 0  1 1
#    Time: 4785 ns Started: 4775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4795 ns Started: 4695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 128 0 0  1 1
#    Time: 4795 ns Started: 4785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 160 | OPB = 128 |
# Monitor @ 4805 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 160 | OPB = 128 |
# Monitor @ 4805 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 160 | OPB = 128 
#  time =                 4805 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4805 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA = 159 | OPB = 246 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4805 ns Started: 4705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 128 0 0  1 1
#    Time: 4805 ns Started: 4795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4815 ns Started: 4715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 159 246 0 0 13 0
#    Time: 4815 ns Started: 4805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4825 ns Started: 4725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 159 246 0 0 13 0
#    Time: 4825 ns Started: 4815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA = 159 | OPB = 246 |
# Monitor @ 4835 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA = 159 | OPB = 246 |
# Monitor @ 4835 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA = 159 | OPB = 246 
#  time =                 4835 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4835 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 157 | OPB = 234 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4835 ns Started: 4735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 159 246 0 0 13 0
#    Time: 4835 ns Started: 4825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4845 ns Started: 4745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 157 234 0 0  0 0
#    Time: 4845 ns Started: 4835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4855 ns Started: 4755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 157 234 0 0  0 0
#    Time: 4855 ns Started: 4845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 157 | OPB = 234 |
# Monitor @ 4865 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 157 | OPB = 234 |
# Monitor @ 4865 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 157 | OPB = 234 
#  time =                 4865 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4865 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA = 253 | OPB = 188 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4865 ns Started: 4765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 157 234 0 0  0 0
#    Time: 4865 ns Started: 4855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4875 ns Started: 4775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 253 188 0 0 13 0
#    Time: 4875 ns Started: 4865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4885 ns Started: 4785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 253 188 0 0 13 0
#    Time: 4885 ns Started: 4875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA = 253 | OPB = 188 |
# Monitor @ 4895 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA = 253 | OPB = 188 |
# Monitor @ 4895 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA = 253 | OPB = 188 
#  time =                 4895 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4895 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 186 | OPB = 117 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4895 ns Started: 4795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 253 188 0 0 13 0
#    Time: 4895 ns Started: 4885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4905 ns Started: 4805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186 117 0 0  0 0
#    Time: 4905 ns Started: 4895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4915 ns Started: 4815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186 117 0 0  0 0
#    Time: 4915 ns Started: 4905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 186 | OPB = 117 |
# Monitor @ 4925 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 186 | OPB = 117 |
# Monitor @ 4925 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 186 | OPB = 117 
#  time =                 4925 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4925 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 254 | OPB = 131 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4925 ns Started: 4825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186 117 0 0  0 0
#    Time: 4925 ns Started: 4915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4935 ns Started: 4835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 254 131 0 0  2 0
#    Time: 4935 ns Started: 4925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4945 ns Started: 4845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 254 131 0 0  2 0
#    Time: 4945 ns Started: 4935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 254 | OPB = 131 |
# Monitor @ 4955 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 254 | OPB = 131 |
# Monitor @ 4955 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 254 | OPB = 131 
#  time =                 4955 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4955 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA = 202 | OPB = 251 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4955 ns Started: 4855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 254 131 0 0  2 0
#    Time: 4955 ns Started: 4945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4965 ns Started: 4865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 202 251 0 0 12 0
#    Time: 4965 ns Started: 4955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4975 ns Started: 4875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 202 251 0 0 12 0
#    Time: 4975 ns Started: 4965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA = 202 | OPB = 251 |
# Monitor @ 4985 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA = 202 | OPB = 251 |
# Monitor @ 4985 
#  RES =  92 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA = 202 | OPB = 251 
#  time =                 4985 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 4985 | monitor_results_stored = 01011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 135 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4985 ns Started: 4885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 202 251 0 0 12 0
#    Time: 4985 ns Started: 4975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4995 ns Started: 4895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 135 0 3 13 1
#    Time: 4995 ns Started: 4985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5005 ns Started: 4905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 135 0 3 13 1
#    Time: 5005 ns Started: 4995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 135 |
# Monitor @ 5015 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 135 |
# Monitor @ 5015 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 135 
#  time =                 5015 | reference_results_stored = 00000010zzzzz1
# time :                 5015 | monitor_results_stored = 00000010zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 204 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5015 ns Started: 4915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 135 0 3 13 1
#    Time: 5015 ns Started: 5005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5025 ns Started: 4925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 204 0 3 13 0
#    Time: 5025 ns Started: 5015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5035 ns Started: 4935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 204 0 3 13 0
#    Time: 5035 ns Started: 5025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 204 |
# Monitor @ 5045 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 204 |
# Monitor @ 5045 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 204 
#  time =                 5045 | reference_results_stored = 00010000zzzzz1
# time :                 5045 | monitor_results_stored = 00010000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 173 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5045 ns Started: 4945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 204 0 3 13 0
#    Time: 5045 ns Started: 5035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5055 ns Started: 4955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 173 0 3 13 1
#    Time: 5055 ns Started: 5045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5065 ns Started: 4965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 173 0 3 13 1
#    Time: 5065 ns Started: 5055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 173 |
# Monitor @ 5075 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 173 |
# Monitor @ 5075 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 173 
#  time =                 5075 | reference_results_stored = 00001000zzzzz1
# time :                 5075 | monitor_results_stored = 00001000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 212 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5075 ns Started: 4975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 173 0 3 13 1
#    Time: 5075 ns Started: 5065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5085 ns Started: 4985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 212 0 3 13 1
#    Time: 5085 ns Started: 5075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5095 ns Started: 4995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 212 0 3 13 1
#    Time: 5095 ns Started: 5085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 212 |
# Monitor @ 5105 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 212 |
# Monitor @ 5105 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 212 
#  time =                 5105 | reference_results_stored = 00010000zzzzz1
# time :                 5105 | monitor_results_stored = 00010000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  26 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5105 ns Started: 5005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 212 0 3 13 1
#    Time: 5105 ns Started: 5095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5115 ns Started: 5015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  26 0 3 13 1
#    Time: 5115 ns Started: 5105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5125 ns Started: 5025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  26 0 3 13 1
#    Time: 5125 ns Started: 5115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  26 |
# Monitor @ 5135 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  26 |
# Monitor @ 5135 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  26 
#  time =                 5135 | reference_results_stored = 01000000zzzzz1
# time :                 5135 | monitor_results_stored = 01000000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 129 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5135 ns Started: 5035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  26 0 3 13 1
#    Time: 5135 ns Started: 5125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5145 ns Started: 5045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 129 0 3 13 0
#    Time: 5145 ns Started: 5135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5155 ns Started: 5055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 129 0 3 13 0
#    Time: 5155 ns Started: 5145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 129 |
# Monitor @ 5165 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 129 |
# Monitor @ 5165 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 129 
#  time =                 5165 | reference_results_stored = 10000000zzzzz1
# time :                 5165 | monitor_results_stored = 10000000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 131 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5165 ns Started: 5065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 129 0 3 13 0
#    Time: 5165 ns Started: 5155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5175 ns Started: 5075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 131 0 3 13 0
#    Time: 5175 ns Started: 5165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5185 ns Started: 5085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 131 0 3 13 0
#    Time: 5185 ns Started: 5175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 131 |
# Monitor @ 5195 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 131 |
# Monitor @ 5195 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 131 
#  time =                 5195 | reference_results_stored = 00100000zzzzz1
# time :                 5195 | monitor_results_stored = 00100000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 182 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5195 ns Started: 5095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 131 0 3 13 0
#    Time: 5195 ns Started: 5185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5205 ns Started: 5105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 182 0 3 13 0
#    Time: 5205 ns Started: 5195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5215 ns Started: 5115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 182 0 3 13 0
#    Time: 5215 ns Started: 5205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 182 |
# Monitor @ 5225 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 182 |
# Monitor @ 5225 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 182 
#  time =                 5225 | reference_results_stored = 00000100zzzzz1
# time :                 5225 | monitor_results_stored = 00000100zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 204 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5225 ns Started: 5125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 182 0 3 13 0
#    Time: 5225 ns Started: 5215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5235 ns Started: 5135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 204 0 3 13 1
#    Time: 5235 ns Started: 5225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5245 ns Started: 5145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 204 0 3 13 1
#    Time: 5245 ns Started: 5235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 204 |
# Monitor @ 5255 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 204 |
# Monitor @ 5255 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 204 
#  time =                 5255 | reference_results_stored = 00010000zzzzz1
# time :                 5255 | monitor_results_stored = 00010000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  14 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5255 ns Started: 5155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 204 0 3 13 1
#    Time: 5255 ns Started: 5245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5265 ns Started: 5165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  14 0 3 13 0
#    Time: 5265 ns Started: 5255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5275 ns Started: 5175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  14 0 3 13 0
#    Time: 5275 ns Started: 5265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  14 |
# Monitor @ 5285 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 5285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  14 |
# Monitor @ 5285 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 5285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  14 
#  time =                 5285 | reference_results_stored = 00000100zzzzz0
# time :                 5285 | monitor_results_stored = 00000100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 5285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 174 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5285 ns Started: 5185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  14 0 3 13 0
#    Time: 5285 ns Started: 5275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5295 ns Started: 5195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 174 0 3 13 0
#    Time: 5295 ns Started: 5285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5305 ns Started: 5205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 174 0 3 13 0
#    Time: 5305 ns Started: 5295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 174 |
# Monitor @ 5315 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 174 |
# Monitor @ 5315 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 174 
#  time =                 5315 | reference_results_stored = 00000100zzzzz1
# time :                 5315 | monitor_results_stored = 00000100zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 172 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5315 ns Started: 5215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 174 0 3 13 0
#    Time: 5315 ns Started: 5305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5325 ns Started: 5225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 172 0 3 13 0
#    Time: 5325 ns Started: 5315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5335 ns Started: 5235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 172 0 3 13 0
#    Time: 5335 ns Started: 5325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 172 |
# Monitor @ 5345 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 172 |
# Monitor @ 5345 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 172 
#  time =                 5345 | reference_results_stored = 00010000zzzzz1
# time :                 5345 | monitor_results_stored = 00010000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  91 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5345 ns Started: 5245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 172 0 3 13 0
#    Time: 5345 ns Started: 5335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5355 ns Started: 5255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  91 0 3 13 0
#    Time: 5355 ns Started: 5345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5365 ns Started: 5265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  91 0 3 13 0
#    Time: 5365 ns Started: 5355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  91 |
# Monitor @ 5375 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  91 |
# Monitor @ 5375 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  91 
#  time =                 5375 | reference_results_stored = 00100000zzzzz1
# time :                 5375 | monitor_results_stored = 00100000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  99 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5375 ns Started: 5275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  91 0 3 13 0
#    Time: 5375 ns Started: 5365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5385 ns Started: 5285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  99 0 3 13 0
#    Time: 5385 ns Started: 5375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5395 ns Started: 5295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  99 0 3 13 0
#    Time: 5395 ns Started: 5385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  99 |
# Monitor @ 5405 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  99 |
# Monitor @ 5405 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  99 
#  time =                 5405 | reference_results_stored = 00100000zzzzz1
# time :                 5405 | monitor_results_stored = 00100000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  55 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5405 ns Started: 5305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  99 0 3 13 0
#    Time: 5405 ns Started: 5395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5415 ns Started: 5315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  55 0 3 13 0
#    Time: 5415 ns Started: 5405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5425 ns Started: 5325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  55 0 3 13 0
#    Time: 5425 ns Started: 5415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  55 |
# Monitor @ 5435 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  55 |
# Monitor @ 5435 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  55 
#  time =                 5435 | reference_results_stored = 00000010zzzzz1
# time :                 5435 | monitor_results_stored = 00000010zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 233 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5435 ns Started: 5335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  55 0 3 13 0
#    Time: 5435 ns Started: 5425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5445 ns Started: 5345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 233 0 3 13 0
#    Time: 5445 ns Started: 5435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5455 ns Started: 5355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 233 0 3 13 0
#    Time: 5455 ns Started: 5445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 233 |
# Monitor @ 5465 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 233 |
# Monitor @ 5465 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 233 
#  time =                 5465 | reference_results_stored = 10000000zzzzz1
# time :                 5465 | monitor_results_stored = 10000000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  37 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5465 ns Started: 5365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 233 0 3 13 0
#    Time: 5465 ns Started: 5455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5475 ns Started: 5375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  37 0 3 13 1
#    Time: 5475 ns Started: 5465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5485 ns Started: 5385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  37 0 3 13 1
#    Time: 5485 ns Started: 5475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  37 |
# Monitor @ 5495 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  37 |
# Monitor @ 5495 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  37 
#  time =                 5495 | reference_results_stored = 00001000zzzzz1
# time :                 5495 | monitor_results_stored = 00001000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 247 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5495 ns Started: 5395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  37 0 3 13 1
#    Time: 5495 ns Started: 5485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5505 ns Started: 5405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 247 0 3 13 1
#    Time: 5505 ns Started: 5495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5515 ns Started: 5415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 247 0 3 13 1
#    Time: 5515 ns Started: 5505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 247 |
# Monitor @ 5525 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 247 |
# Monitor @ 5525 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 247 
#  time =                 5525 | reference_results_stored = 00000010zzzzz1
# time :                 5525 | monitor_results_stored = 00000010zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 201 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5525 ns Started: 5425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 247 0 3 13 1
#    Time: 5525 ns Started: 5515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5535 ns Started: 5435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 201 0 3 13 0
#    Time: 5535 ns Started: 5525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5545 ns Started: 5445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 201 0 3 13 0
#    Time: 5545 ns Started: 5535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 201 |
# Monitor @ 5555 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 201 |
# Monitor @ 5555 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 201 
#  time =                 5555 | reference_results_stored = 10000000zzzzz1
# time :                 5555 | monitor_results_stored = 10000000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 202 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5555 ns Started: 5455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 201 0 3 13 0
#    Time: 5555 ns Started: 5545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5565 ns Started: 5465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 202 0 3 13 1
#    Time: 5565 ns Started: 5555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5575 ns Started: 5475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 202 0 3 13 1
#    Time: 5575 ns Started: 5565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 202 |
# Monitor @ 5585 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 202 |
# Monitor @ 5585 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 202 
#  time =                 5585 | reference_results_stored = 01000000zzzzz1
# time :                 5585 | monitor_results_stored = 01000000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =   8 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5585 ns Started: 5485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 202 0 3 13 1
#    Time: 5585 ns Started: 5575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5595 ns Started: 5495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1   8 0 3 12 1
#    Time: 5595 ns Started: 5585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5605 ns Started: 5505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1   8 0 3 12 1
#    Time: 5605 ns Started: 5595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =   8 |
# Monitor @ 5615 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 5615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =   8 |
# Monitor @ 5615 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 5615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =   8 
#  time =                 5615 | reference_results_stored = 00000001zzzzz0
# time :                 5615 | monitor_results_stored = 00000001zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 5615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  67 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5615 ns Started: 5515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1   8 0 3 12 1
#    Time: 5615 ns Started: 5605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5625 ns Started: 5525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  67 0 3 12 0
#    Time: 5625 ns Started: 5615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5635 ns Started: 5535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  67 0 3 12 0
#    Time: 5635 ns Started: 5625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  67 |
# Monitor @ 5645 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  67 |
# Monitor @ 5645 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  67 
#  time =                 5645 | reference_results_stored = 00001000zzzzz1
# time :                 5645 | monitor_results_stored = 00001000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 207 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5645 ns Started: 5545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  67 0 3 12 0
#    Time: 5645 ns Started: 5635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5655 ns Started: 5555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 207 0 3 12 1
#    Time: 5655 ns Started: 5645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5665 ns Started: 5565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 207 0 3 12 1
#    Time: 5665 ns Started: 5655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 207 |
# Monitor @ 5675 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 207 |
# Monitor @ 5675 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 207 
#  time =                 5675 | reference_results_stored = 10000000zzzzz1
# time :                 5675 | monitor_results_stored = 10000000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 180 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5675 ns Started: 5575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 207 0 3 12 1
#    Time: 5675 ns Started: 5665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5685 ns Started: 5585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 12 1
#    Time: 5685 ns Started: 5675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5695 ns Started: 5595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 12 1
#    Time: 5695 ns Started: 5685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 180 |
# Monitor @ 5705 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 180 |
# Monitor @ 5705 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 180 
#  time =                 5705 | reference_results_stored = 00010000zzzzz1
# time :                 5705 | monitor_results_stored = 00010000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 247 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5705 ns Started: 5605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 12 1
#    Time: 5705 ns Started: 5695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5715 ns Started: 5615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 247 0 3 12 0
#    Time: 5715 ns Started: 5705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5725 ns Started: 5625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 247 0 3 12 0
#    Time: 5725 ns Started: 5715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 247 |
# Monitor @ 5735 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 247 |
# Monitor @ 5735 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 247 
#  time =                 5735 | reference_results_stored = 10000000zzzzz1
# time :                 5735 | monitor_results_stored = 10000000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  67 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5735 ns Started: 5635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 247 0 3 12 0
#    Time: 5735 ns Started: 5725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5745 ns Started: 5645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  67 0 3 12 1
#    Time: 5745 ns Started: 5735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5755 ns Started: 5655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  67 0 3 12 1
#    Time: 5755 ns Started: 5745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  67 |
# Monitor @ 5765 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  67 |
# Monitor @ 5765 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  67 
#  time =                 5765 | reference_results_stored = 00001000zzzzz1
# time :                 5765 | monitor_results_stored = 00001000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 104 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5765 ns Started: 5665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  67 0 3 12 1
#    Time: 5765 ns Started: 5755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5775 ns Started: 5675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 104 0 3 12 1
#    Time: 5775 ns Started: 5765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5785 ns Started: 5685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 104 0 3 12 1
#    Time: 5785 ns Started: 5775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 104 |
# Monitor @ 5795 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 104 |
# Monitor @ 5795 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 104 
#  time =                 5795 | reference_results_stored = 00000001zzzzz1
# time :                 5795 | monitor_results_stored = 00000001zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  69 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5795 ns Started: 5695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 104 0 3 12 1
#    Time: 5795 ns Started: 5785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5805 ns Started: 5705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  69 0 3 12 0
#    Time: 5805 ns Started: 5795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5815 ns Started: 5715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  69 0 3 12 0
#    Time: 5815 ns Started: 5805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  69 |
# Monitor @ 5825 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  69 |
# Monitor @ 5825 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  69 
#  time =                 5825 | reference_results_stored = 00100000zzzzz1
# time :                 5825 | monitor_results_stored = 00100000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 229 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5825 ns Started: 5725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  69 0 3 12 0
#    Time: 5825 ns Started: 5815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5835 ns Started: 5735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 229 0 3 12 0
#    Time: 5835 ns Started: 5825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5845 ns Started: 5745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 229 0 3 12 0
#    Time: 5845 ns Started: 5835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 229 |
# Monitor @ 5855 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 229 |
# Monitor @ 5855 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 229 
#  time =                 5855 | reference_results_stored = 00100000zzzzz1
# time :                 5855 | monitor_results_stored = 00100000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  81 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5855 ns Started: 5755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 229 0 3 12 0
#    Time: 5855 ns Started: 5845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5865 ns Started: 5765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  81 0 3 12 0
#    Time: 5865 ns Started: 5855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5875 ns Started: 5775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  81 0 3 12 0
#    Time: 5875 ns Started: 5865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  81 |
# Monitor @ 5885 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  81 |
# Monitor @ 5885 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  81 
#  time =                 5885 | reference_results_stored = 00000010zzzzz1
# time :                 5885 | monitor_results_stored = 00000010zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 169 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5885 ns Started: 5785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  81 0 3 12 0
#    Time: 5885 ns Started: 5875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5895 ns Started: 5795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 169 0 3 12 0
#    Time: 5895 ns Started: 5885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5905 ns Started: 5805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 169 0 3 12 0
#    Time: 5905 ns Started: 5895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 169 |
# Monitor @ 5915 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 169 |
# Monitor @ 5915 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 169 
#  time =                 5915 | reference_results_stored = 00000010zzzzz1
# time :                 5915 | monitor_results_stored = 00000010zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 179 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5915 ns Started: 5815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 169 0 3 12 0
#    Time: 5915 ns Started: 5905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5925 ns Started: 5825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 179 0 3 12 0
#    Time: 5925 ns Started: 5915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5935 ns Started: 5835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 179 0 3 12 0
#    Time: 5935 ns Started: 5925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 179 |
# Monitor @ 5945 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 179 |
# Monitor @ 5945 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 179 
#  time =                 5945 | reference_results_stored = 00001000zzzzz1
# time :                 5945 | monitor_results_stored = 00001000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  12 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5945 ns Started: 5845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 179 0 3 12 0
#    Time: 5945 ns Started: 5935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5955 ns Started: 5855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  12 0 3 12 0
#    Time: 5955 ns Started: 5945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5965 ns Started: 5865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  12 0 3 12 0
#    Time: 5965 ns Started: 5955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  12 |
# Monitor @ 5975 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 5975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  12 |
# Monitor @ 5975 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 5975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  12 
#  time =                 5975 | reference_results_stored = 00010000zzzzz0
# time :                 5975 | monitor_results_stored = 00010000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 5975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  44 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5975 ns Started: 5875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  12 0 3 12 0
#    Time: 5975 ns Started: 5965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5985 ns Started: 5885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  44 0 3 12 1
#    Time: 5985 ns Started: 5975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5995 ns Started: 5895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  44 0 3 12 1
#    Time: 5995 ns Started: 5985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  44 |
# Monitor @ 6005 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 6005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  44 |
# Monitor @ 6005 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 6005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  44 
#  time =                 6005 | reference_results_stored = 00010000zzzzz1
# time :                 6005 | monitor_results_stored = 00010000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  84 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6005 ns Started: 5905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  44 0 3 12 1
#    Time: 6005 ns Started: 5995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6015 ns Started: 5915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  84 0 3 12 1
#    Time: 6015 ns Started: 6005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6025 ns Started: 5925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  84 0 3 12 1
#    Time: 6025 ns Started: 6015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  84 |
# Monitor @ 6035 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 6035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  84 |
# Monitor @ 6035 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 6035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  84 
#  time =                 6035 | reference_results_stored = 00010000zzzzz1
# time :                 6035 | monitor_results_stored = 00010000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 180 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6035 ns Started: 5935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  84 0 3 12 1
#    Time: 6035 ns Started: 6025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6045 ns Started: 5945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 12 0
#    Time: 6045 ns Started: 6035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6055 ns Started: 5955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 12 0
#    Time: 6055 ns Started: 6045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 180 |
# Monitor @ 6065 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 6065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 180 |
# Monitor @ 6065 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 6065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 180 
#  time =                 6065 | reference_results_stored = 00010000zzzzz1
# time :                 6065 | monitor_results_stored = 00010000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  61 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6065 ns Started: 5965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 12 0
#    Time: 6065 ns Started: 6055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6075 ns Started: 5975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  61 0 3 12 0
#    Time: 6075 ns Started: 6065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6085 ns Started: 5985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  61 0 3 12 0
#    Time: 6085 ns Started: 6075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  61 |
# Monitor @ 6095 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 6095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  61 |
# Monitor @ 6095 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 6095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  61 
#  time =                 6095 | reference_results_stored = 00100000zzzzz1
# time :                 6095 | monitor_results_stored = 00100000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  39 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6095 ns Started: 5995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  61 0 3 12 0
#    Time: 6095 ns Started: 6085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6105 ns Started: 6005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  39 0 3 12 1
#    Time: 6105 ns Started: 6095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6115 ns Started: 6015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  39 0 3 12 1
#    Time: 6115 ns Started: 6105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  39 |
# Monitor @ 6125 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 6125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  39 |
# Monitor @ 6125 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 6125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  39 
#  time =                 6125 | reference_results_stored = 10000000zzzzz1
# time :                 6125 | monitor_results_stored = 10000000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 248 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6125 ns Started: 6025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  39 0 3 12 1
#    Time: 6125 ns Started: 6115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6135 ns Started: 6035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 248 0 3 12 0
#    Time: 6135 ns Started: 6125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6145 ns Started: 6045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 248 0 3 12 0
#    Time: 6145 ns Started: 6135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 248 |
# Monitor @ 6155 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 6155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 248 |
# Monitor @ 6155 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 6155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 248 
#  time =                 6155 | reference_results_stored = 00000001zzzzz1
# time :                 6155 | monitor_results_stored = 00000001zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 210 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6155 ns Started: 6055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 248 0 3 12 0
#    Time: 6155 ns Started: 6145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6165 ns Started: 6065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 210 0 3 12 0
#    Time: 6165 ns Started: 6155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6175 ns Started: 6075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 210 0 3 12 0
#    Time: 6175 ns Started: 6165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 210 |
# Monitor @ 6185 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 6185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 210 |
# Monitor @ 6185 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 6185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 210 
#  time =                 6185 | reference_results_stored = 00000100zzzzz1
# time :                 6185 | monitor_results_stored = 00000100zzzzz1
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 104 | OPB =  24 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6185 ns Started: 6085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 210 0 3 12 0
#    Time: 6185 ns Started: 6175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6195 ns Started: 6095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104  24 1 1  0 1
#    Time: 6195 ns Started: 6185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6205 ns Started: 6105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104  24 1 1  0 1
#    Time: 6205 ns Started: 6195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 6215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  65 | OPB = 159 
# Monitor @ 6215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 104 | OPB =  24 |
# Monitor @ 6215 
#  RES =  58 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 104 | OPB =  24 |
# Monitor @ 6215 
#  RES =  58 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  65 | OPB = 159 
#  time =                 6215 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6215 | monitor_results_stored = 00111010z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6215 ns Started: 6115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104  24 1 1  0 1
#    Time: 6215 ns Started: 6205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6225 ns Started: 6125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  65 159 1 0  0 0
#    Time: 6225 ns Started: 6215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6235 ns Started: 6135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  65 159 1 0  0 0
#    Time: 6235 ns Started: 6225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 6245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 172 | OPB = 181 
# Monitor @ 6245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  65 | OPB = 159 |
# Monitor @ 6245 
#  RES =  58 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  65 | OPB = 159 |
# Monitor @ 6245 
#  RES =  58 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 172 | OPB = 181 
#  time =                 6245 | reference_results_stored = 01100001z1zzzz
# time :                 6245 | monitor_results_stored = 00111010z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6245 ns Started: 6145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  65 159 1 0  0 0
#    Time: 6245 ns Started: 6235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6255 ns Started: 6155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172 181 1 3  0 0
#    Time: 6255 ns Started: 6245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6265 ns Started: 6165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172 181 1 3  0 0
#    Time: 6265 ns Started: 6255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 172 | OPB = 181 |
# Monitor @ 6275 
#  RES =  97 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 172 | OPB = 181 |
# Monitor @ 6275 
#  RES =  97 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 172 | OPB = 181 
#  time =                 6275 | reference_results_stored = 01100001z1zzzz
# time :                 6275 | monitor_results_stored = 01100001z1zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  39 | OPB =  18 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6275 ns Started: 6175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172 181 1 3  0 0
#    Time: 6275 ns Started: 6265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6285 ns Started: 6185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39  18 1 3  9 0
#    Time: 6285 ns Started: 6275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6295 ns Started: 6195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39  18 1 3  9 0
#    Time: 6295 ns Started: 6285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6305 ns Started: 6205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39  18 1 3  9 0
#    Time: 6305 ns Started: 6295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  39 | OPB =  18 |
# Monitor @ 6315 
#  RES = 248 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  39 | OPB =  18 |
# Monitor @ 6315 
#  RES = 248 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA =  39 | OPB =  18 
#  time =                 6315 | reference_results_stored = 11111000zzzzzz
# time :                 6315 | monitor_results_stored = 11111000zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA =   7 | OPB = 162 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6315 ns Started: 6215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39  18 1 3  9 0
#    Time: 6315 ns Started: 6305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6325 ns Started: 6225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 162 1 2  1 0
#    Time: 6325 ns Started: 6315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6335 ns Started: 6235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 162 1 2  1 0
#    Time: 6335 ns Started: 6325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 6345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 1 | OPA = 175 | OPB =  38 
# Monitor @ 6345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA =   7 | OPB = 162 |
# Monitor @ 6345 
#  RES = 133 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA =   7 | OPB = 162 |
# Monitor @ 6345 
#  RES = 133 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 1 | OPA = 175 | OPB =  38 
#  time =                 6345 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6345 | monitor_results_stored = 100001011zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6345 ns Started: 6245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 162 1 2  1 0
#    Time: 6345 ns Started: 6335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6355 ns Started: 6255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 175  38 1 1  1 1
#    Time: 6355 ns Started: 6345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6365 ns Started: 6265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 175  38 1 1  1 1
#    Time: 6365 ns Started: 6355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 6375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA =  53 | OPB =  45 
# Monitor @ 6375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 1 | OPA = 175 | OPB =  38 |
# Monitor @ 6375 
#  RES =  13 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 1 | OPA = 175 | OPB =  38 |
# Monitor @ 6375 
#  RES =  13 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA =  53 | OPB =  45 
#  time =                 6375 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6375 | monitor_results_stored = 000011010zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6375 ns Started: 6275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 175  38 1 1  1 1
#    Time: 6375 ns Started: 6365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6385 ns Started: 6285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  45 1 1  1 0
#    Time: 6385 ns Started: 6375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6395 ns Started: 6295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  45 1 1  1 0
#    Time: 6395 ns Started: 6385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 6405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA = 188 | OPB = 228 
# Monitor @ 6405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA =  53 | OPB =  45 |
# Monitor @ 6405 
#  RES = 147 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA =  53 | OPB =  45 |
# Monitor @ 6405 
#  RES = 147 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA = 188 | OPB = 228 
#  time =                 6405 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6405 | monitor_results_stored = 100100111zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6405 ns Started: 6305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  45 1 1  1 0
#    Time: 6405 ns Started: 6395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6415 ns Started: 6315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 228 1 1  1 0
#    Time: 6415 ns Started: 6405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6425 ns Started: 6325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 228 1 1  1 0
#    Time: 6425 ns Started: 6415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 6435 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 127 | OPB =  43 
# Monitor @ 6435 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA = 188 | OPB = 228 |
# Monitor @ 6435 
#  RES =  26 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6435 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA = 188 | OPB = 228 |
# Monitor @ 6435 
#  RES =  26 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6435 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 127 | OPB =  43 
#  time =                 6435 | reference_results_stored = 010101000zzzzz
# time :                 6435 | monitor_results_stored = 000110100zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6435 ns Started: 6335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 228 1 1  1 0
#    Time: 6435 ns Started: 6425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6445 ns Started: 6345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 127  43 1 3  1 1
#    Time: 6445 ns Started: 6435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6455 ns Started: 6355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 127  43 1 3  1 1
#    Time: 6455 ns Started: 6445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 127 | OPB =  43 |
# Monitor @ 6465 
#  RES =  84 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 127 | OPB =  43 |
# Monitor @ 6465 
#  RES =  84 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 127 | OPB =  43 
#  time =                 6465 | reference_results_stored = 010101000zzzzz
# time :                 6465 | monitor_results_stored = 010101000zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 120 | OPB =  38 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6465 ns Started: 6365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 127  43 1 3  1 1
#    Time: 6465 ns Started: 6455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6475 ns Started: 6375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 120  38 1 0 10 0
#    Time: 6475 ns Started: 6465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6485 ns Started: 6385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 120  38 1 0 10 0
#    Time: 6485 ns Started: 6475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6495 ns Started: 6395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 120  38 1 0 10 0
#    Time: 6495 ns Started: 6485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 6505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  43 | OPB =  75 
# Monitor @ 6505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 120 | OPB =  38 |
# Monitor @ 6505 
#  RES =  84 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 120 | OPB =  38 |
# Monitor @ 6505 
#  RES =  84 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  43 | OPB =  75 
#  time =                 6505 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6505 | monitor_results_stored = 010101000zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6505 ns Started: 6405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 120  38 1 0 10 0
#    Time: 6505 ns Started: 6495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6515 ns Started: 6415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  75 1 2 10 1
#    Time: 6515 ns Started: 6505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6525 ns Started: 6425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  75 1 2 10 1
#    Time: 6525 ns Started: 6515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6535 ns Started: 6435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  75 1 2 10 1
#    Time: 6535 ns Started: 6525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 6545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 232 | OPB =  85 
# Monitor @ 6545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  43 | OPB =  75 |
# Monitor @ 6545 
#  RES = 179 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  43 | OPB =  75 |
# Monitor @ 6545 
#  RES = 179 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 232 | OPB =  85 
#  time =                 6545 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6545 | monitor_results_stored = 10110011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6545 ns Started: 6445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  75 1 2 10 1
#    Time: 6545 ns Started: 6535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6555 ns Started: 6455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 232  85 1 2 10 0
#    Time: 6555 ns Started: 6545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6565 ns Started: 6465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 232  85 1 2 10 0
#    Time: 6565 ns Started: 6555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6575 ns Started: 6475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 232  85 1 2 10 0
#    Time: 6575 ns Started: 6565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 6585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 133 | OPB =  27 
# Monitor @ 6585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 232 | OPB =  85 |
# Monitor @ 6585 
#  RES = 169 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 232 | OPB =  85 |
# Monitor @ 6585 
#  RES = 169 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 133 | OPB =  27 
#  time =                 6585 | reference_results_stored = 00001110zzzzzz
# time :                 6585 | monitor_results_stored = 10101001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6585 ns Started: 6485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 232  85 1 2 10 0
#    Time: 6585 ns Started: 6575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6595 ns Started: 6495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 133  27 1 3 10 0
#    Time: 6595 ns Started: 6585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6605 ns Started: 6505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 133  27 1 3 10 0
#    Time: 6605 ns Started: 6595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6615 ns Started: 6515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 133  27 1 3 10 0
#    Time: 6615 ns Started: 6605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 133 | OPB =  27 |
# Monitor @ 6625 
#  RES = 239 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 133 | OPB =  27 |
# Monitor @ 6625 
#  RES = 239 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 133 | OPB =  27 
#  time =                 6625 | reference_results_stored = 00001110zzzzzz
# time :                 6625 | monitor_results_stored = 11101111zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 6625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 199 | OPB = 157 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6625 ns Started: 6525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 133  27 1 3 10 0
#    Time: 6625 ns Started: 6615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6635 ns Started: 6535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199 157 1 1  3 1
#    Time: 6635 ns Started: 6625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6645 ns Started: 6545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199 157 1 1  3 1
#    Time: 6645 ns Started: 6635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 6655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  80 | OPB = 118 
# Monitor @ 6655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 199 | OPB = 157 |
# Monitor @ 6655 
#  RES = 171 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 199 | OPB = 157 |
# Monitor @ 6655 
#  RES = 171 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  80 | OPB = 118 
#  time =                 6655 | reference_results_stored = 110110101zzzzz
# time :                 6655 | monitor_results_stored = 101010110zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6655 ns Started: 6555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199 157 1 1  3 1
#    Time: 6655 ns Started: 6645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6665 ns Started: 6565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80 118 1 3  3 0
#    Time: 6665 ns Started: 6655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6675 ns Started: 6575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80 118 1 3  3 0
#    Time: 6675 ns Started: 6665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  80 | OPB = 118 |
# Monitor @ 6685 
#  RES = 218 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  80 | OPB = 118 |
# Monitor @ 6685 
#  RES = 218 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  80 | OPB = 118 
#  time =                 6685 | reference_results_stored = 110110101zzzzz
# time :                 6685 | monitor_results_stored = 110110101zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 127 | OPB =  36 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6685 ns Started: 6585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80 118 1 3  3 0
#    Time: 6685 ns Started: 6675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6695 ns Started: 6595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 127  36 1 3  9 1
#    Time: 6695 ns Started: 6685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6705 ns Started: 6605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 127  36 1 3  9 1
#    Time: 6705 ns Started: 6695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6715 ns Started: 6615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 127  36 1 3  9 1
#    Time: 6715 ns Started: 6705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 127 | OPB =  36 |
# Monitor @ 6725 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 127 | OPB =  36 |
# Monitor @ 6725 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 127 | OPB =  36 
#  time =                 6725 | reference_results_stored = 10000000zzzzzz
# time :                 6725 | monitor_results_stored = 10000000zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  85 | OPB = 211 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6725 ns Started: 6625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 127  36 1 3  9 1
#    Time: 6725 ns Started: 6715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6735 ns Started: 6635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 211 1 0  0 1
#    Time: 6735 ns Started: 6725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6745 ns Started: 6645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 211 1 0  0 1
#    Time: 6745 ns Started: 6735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 6755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA = 121 | OPB = 118 
# Monitor @ 6755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  85 | OPB = 211 |
# Monitor @ 6755 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  85 | OPB = 211 |
# Monitor @ 6755 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA = 121 | OPB = 118 
#  time =                 6755 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6755 | monitor_results_stored = 10000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6755 ns Started: 6655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 211 1 0  0 1
#    Time: 6755 ns Started: 6745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6765 ns Started: 6665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 118 1 2  0 0
#    Time: 6765 ns Started: 6755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6775 ns Started: 6675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 118 1 2  0 0
#    Time: 6775 ns Started: 6765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 6785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 123 | OPB = 213 
# Monitor @ 6785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA = 121 | OPB = 118 |
# Monitor @ 6785 
#  RES = 245 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA = 121 | OPB = 118 |
# Monitor @ 6785 
#  RES = 245 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 123 | OPB = 213 
#  time =                 6785 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6785 | monitor_results_stored = 11110101z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6785 ns Started: 6685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 118 1 2  0 0
#    Time: 6785 ns Started: 6775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6795 ns Started: 6695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123 213 1 1  0 0
#    Time: 6795 ns Started: 6785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6805 ns Started: 6705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123 213 1 1  0 0
#    Time: 6805 ns Started: 6795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 6815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 199 | OPB = 250 
# Monitor @ 6815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 123 | OPB = 213 |
# Monitor @ 6815 
#  RES = 241 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 123 | OPB = 213 |
# Monitor @ 6815 
#  RES = 241 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 199 | OPB = 250 
#  time =                 6815 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6815 | monitor_results_stored = 11110001z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6815 ns Started: 6715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123 213 1 1  0 0
#    Time: 6815 ns Started: 6805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6825 ns Started: 6725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199 250 1 1  0 0
#    Time: 6825 ns Started: 6815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6835 ns Started: 6735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199 250 1 1  0 0
#    Time: 6835 ns Started: 6825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 6845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =  53 | OPB =  99 
# Monitor @ 6845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 199 | OPB = 250 |
# Monitor @ 6845 
#  RES =  61 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 199 | OPB = 250 |
# Monitor @ 6845 
#  RES =  61 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =  53 | OPB =  99 
#  time =                 6845 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6845 | monitor_results_stored = 00111101z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6845 ns Started: 6745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199 250 1 1  0 0
#    Time: 6845 ns Started: 6835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6855 ns Started: 6755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  99 1 1  0 0
#    Time: 6855 ns Started: 6845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6865 ns Started: 6765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  99 1 1  0 0
#    Time: 6865 ns Started: 6855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 6875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 121 | OPB = 175 
# Monitor @ 6875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =  53 | OPB =  99 |
# Monitor @ 6875 
#  RES = 171 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =  53 | OPB =  99 |
# Monitor @ 6875 
#  RES = 171 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 121 | OPB = 175 
#  time =                 6875 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6875 | monitor_results_stored = 10101011z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6875 ns Started: 6775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  99 1 1  0 0
#    Time: 6875 ns Started: 6865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6885 ns Started: 6785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 175 1 1  0 1
#    Time: 6885 ns Started: 6875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6895 ns Started: 6795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 175 1 1  0 1
#    Time: 6895 ns Started: 6885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 6905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 177 | OPB = 122 
# Monitor @ 6905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 121 | OPB = 175 |
# Monitor @ 6905 
#  RES = 239 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 121 | OPB = 175 |
# Monitor @ 6905 
#  RES = 239 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 177 | OPB = 122 
#  time =                 6905 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6905 | monitor_results_stored = 11101111z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6905 ns Started: 6805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 175 1 1  0 1
#    Time: 6905 ns Started: 6895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6915 ns Started: 6815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 177 122 1 2  0 1
#    Time: 6915 ns Started: 6905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6925 ns Started: 6825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 177 122 1 2  0 1
#    Time: 6925 ns Started: 6915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 6935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 228 | OPB =  31 
# Monitor @ 6935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 177 | OPB = 122 |
# Monitor @ 6935 
#  RES = 243 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 177 | OPB = 122 |
# Monitor @ 6935 
#  RES = 243 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 228 | OPB =  31 
#  time =                 6935 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6935 | monitor_results_stored = 11110011z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6935 ns Started: 6835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 177 122 1 2  0 1
#    Time: 6935 ns Started: 6925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6945 ns Started: 6845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 228  31 1 0  0 0
#    Time: 6945 ns Started: 6935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6955 ns Started: 6855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 228  31 1 0  0 0
#    Time: 6955 ns Started: 6945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 6965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 132 | OPB = 209 
# Monitor @ 6965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 228 | OPB =  31 |
# Monitor @ 6965 
#  RES = 243 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 228 | OPB =  31 |
# Monitor @ 6965 
#  RES = 243 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 132 | OPB = 209 
#  time =                 6965 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6965 | monitor_results_stored = 11110011z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6965 ns Started: 6865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 228  31 1 0  0 0
#    Time: 6965 ns Started: 6955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6975 ns Started: 6875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132 209 1 2  0 1
#    Time: 6975 ns Started: 6965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6985 ns Started: 6885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132 209 1 2  0 1
#    Time: 6985 ns Started: 6975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          10 
# Driver @ 6995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 130 | OPB =  14 
# Monitor @ 6995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 132 | OPB = 209 |
# Monitor @ 6995 
#  RES =  74 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 132 | OPB = 209 |
# Monitor @ 6995 
#  RES =  74 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 130 | OPB =  14 
#  time =                 6995 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 6995 | monitor_results_stored = 01001010z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6995 ns Started: 6895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132 209 1 2  0 1
#    Time: 6995 ns Started: 6985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7005 ns Started: 6905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130  14 1 0  0 1
#    Time: 7005 ns Started: 6995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7015 ns Started: 6915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130  14 1 0  0 1
#    Time: 7015 ns Started: 7005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          11 
# Driver @ 7025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA =   1 | OPB =  48 
# Monitor @ 7025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 130 | OPB =  14 |
# Monitor @ 7025 
#  RES =  74 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 130 | OPB =  14 |
# Monitor @ 7025 
#  RES =  74 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA =   1 | OPB =  48 
#  time =                 7025 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7025 | monitor_results_stored = 01001010z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7025 ns Started: 6925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130  14 1 0  0 1
#    Time: 7025 ns Started: 7015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7035 ns Started: 6935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  48 1 2  0 1
#    Time: 7035 ns Started: 7025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7045 ns Started: 6945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  48 1 2  0 1
#    Time: 7045 ns Started: 7035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          12 
# Driver @ 7055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  12 | OPB =  70 
# Monitor @ 7055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA =   1 | OPB =  48 |
# Monitor @ 7055 
#  RES = 169 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA =   1 | OPB =  48 |
# Monitor @ 7055 
#  RES = 169 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  12 | OPB =  70 
#  time =                 7055 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7055 | monitor_results_stored = 10101001z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7055 ns Started: 6955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  48 1 2  0 1
#    Time: 7055 ns Started: 7045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7065 ns Started: 6965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  12  70 1 1  0 1
#    Time: 7065 ns Started: 7055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7075 ns Started: 6975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  12  70 1 1  0 1
#    Time: 7075 ns Started: 7065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          13 
# Driver @ 7085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA = 145 | OPB =  62 
# Monitor @ 7085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  12 | OPB =  70 |
# Monitor @ 7085 
#  RES =  60 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  12 | OPB =  70 |
# Monitor @ 7085 
#  RES =  60 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA = 145 | OPB =  62 
#  time =                 7085 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7085 | monitor_results_stored = 00111100z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7085 ns Started: 6985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  12  70 1 1  0 1
#    Time: 7085 ns Started: 7075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7095 ns Started: 6995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145  62 1 2  0 0
#    Time: 7095 ns Started: 7085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7105 ns Started: 7005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145  62 1 2  0 0
#    Time: 7105 ns Started: 7095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          14 
# Driver @ 7115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 188 | OPB = 208 
# Monitor @ 7115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA = 145 | OPB =  62 |
# Monitor @ 7115 
#  RES =  74 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA = 145 | OPB =  62 |
# Monitor @ 7115 
#  RES =  74 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 188 | OPB = 208 
#  time =                 7115 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7115 | monitor_results_stored = 01001010z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7115 ns Started: 7015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145  62 1 2  0 0
#    Time: 7115 ns Started: 7105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7125 ns Started: 7025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 208 1 1  0 0
#    Time: 7125 ns Started: 7115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7135 ns Started: 7035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 208 1 1  0 0
#    Time: 7135 ns Started: 7125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          15 
# Driver @ 7145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 214 | OPB = 138 
# Monitor @ 7145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 188 | OPB = 208 |
# Monitor @ 7145 
#  RES = 250 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 188 | OPB = 208 |
# Monitor @ 7145 
#  RES = 250 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 214 | OPB = 138 
#  time =                 7145 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7145 | monitor_results_stored = 11111010z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7145 ns Started: 7045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 208 1 1  0 0
#    Time: 7145 ns Started: 7135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7155 ns Started: 7055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 138 1 2  0 1
#    Time: 7155 ns Started: 7145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7165 ns Started: 7065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 138 1 2  0 1
#    Time: 7165 ns Started: 7155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          16 
# Driver @ 7175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  76 | OPB = 185 
# Monitor @ 7175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 214 | OPB = 138 |
# Monitor @ 7175 
#  RES =  70 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 214 | OPB = 138 |
# Monitor @ 7175 
#  RES =  70 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  76 | OPB = 185 
#  time =                 7175 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7175 | monitor_results_stored = 01000110z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7175 ns Started: 7075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 138 1 2  0 1
#    Time: 7175 ns Started: 7165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7185 ns Started: 7085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76 185 1 0  0 1
#    Time: 7185 ns Started: 7175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7195 ns Started: 7095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76 185 1 0  0 1
#    Time: 7195 ns Started: 7185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  76 | OPB = 185 |
# Monitor @ 7205 
#  RES =  70 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  76 | OPB = 185 |
# Monitor @ 7205 
#  RES =  70 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  76 | OPB = 185 
#  time =                 7205 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7205 | monitor_results_stored = 01000110z1zzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 7205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 103 | OPB =   5 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7205 ns Started: 7105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76 185 1 0  0 1
#    Time: 7205 ns Started: 7195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7215 ns Started: 7115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103   5 1 2  2 1
#    Time: 7215 ns Started: 7205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7225 ns Started: 7125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103   5 1 2  2 1
#    Time: 7225 ns Started: 7215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  63 | OPB = 108 
# Monitor @ 7235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 103 | OPB =   5 |
# Monitor @ 7235 
#  RES = 194 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 103 | OPB =   5 |
# Monitor @ 7235 
#  RES = 194 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  63 | OPB = 108 
#  time =                 7235 | reference_results_stored = 10101011z0zzzz
# time :                 7235 | monitor_results_stored = 11000010z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7235 ns Started: 7135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103   5 1 2  2 1
#    Time: 7235 ns Started: 7225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7245 ns Started: 7145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 108 1 3  2 0
#    Time: 7245 ns Started: 7235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7255 ns Started: 7155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 108 1 3  2 0
#    Time: 7255 ns Started: 7245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  63 | OPB = 108 |
# Monitor @ 7265 
#  RES = 171 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  63 | OPB = 108 |
# Monitor @ 7265 
#  RES = 171 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  63 | OPB = 108 
#  time =                 7265 | reference_results_stored = 10101011z0zzzz
# time :                 7265 | monitor_results_stored = 10101011z0zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 7265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  37 | OPB = 225 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7265 ns Started: 7165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 108 1 3  2 0
#    Time: 7265 ns Started: 7255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7275 ns Started: 7175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  37 225 1 2 10 1
#    Time: 7275 ns Started: 7265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7285 ns Started: 7185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  37 225 1 2 10 1
#    Time: 7285 ns Started: 7275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7295 ns Started: 7195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  37 225 1 2 10 1
#    Time: 7295 ns Started: 7285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 1 | OPA = 207 | OPB =  37 
# Monitor @ 7305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  37 | OPB = 225 |
# Monitor @ 7305 
#  RES = 157 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  37 | OPB = 225 |
# Monitor @ 7305 
#  RES = 157 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 1 | OPA = 207 | OPB =  37 
#  time =                 7305 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7305 | monitor_results_stored = 10011101zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7305 ns Started: 7205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  37 225 1 2 10 1
#    Time: 7305 ns Started: 7295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7315 ns Started: 7215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 207  37 1 1 10 1
#    Time: 7315 ns Started: 7305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7325 ns Started: 7225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 207  37 1 1 10 1
#    Time: 7325 ns Started: 7315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7335 ns Started: 7235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 207  37 1 1 10 1
#    Time: 7335 ns Started: 7325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 7345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 150 | OPB = 252 
# Monitor @ 7345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 1 | OPA = 207 | OPB =  37 |
# Monitor @ 7345 
#  RES = 189 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 1 | OPA = 207 | OPB =  37 |
# Monitor @ 7345 
#  RES = 189 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 150 | OPB = 252 
#  time =                 7345 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7345 | monitor_results_stored = 10111101zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7345 ns Started: 7245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 207  37 1 1 10 1
#    Time: 7345 ns Started: 7335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7355 ns Started: 7255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 252 1 2 10 0
#    Time: 7355 ns Started: 7345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7365 ns Started: 7265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 252 1 2 10 0
#    Time: 7365 ns Started: 7355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7375 ns Started: 7275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 252 1 2 10 0
#    Time: 7375 ns Started: 7365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 7385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  34 | OPB = 190 
# Monitor @ 7385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 150 | OPB = 252 |
# Monitor @ 7385 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 150 | OPB = 252 |
# Monitor @ 7385 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  34 | OPB = 190 
#  time =                 7385 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7385 | monitor_results_stored = 10100010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7385 ns Started: 7285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 252 1 2 10 0
#    Time: 7385 ns Started: 7375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7395 ns Started: 7295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  34 190 1 2 10 1
#    Time: 7395 ns Started: 7385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7405 ns Started: 7305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  34 190 1 2 10 1
#    Time: 7405 ns Started: 7395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7415 ns Started: 7315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  34 190 1 2 10 1
#    Time: 7415 ns Started: 7405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 7425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 252 | OPB =  25 
# Monitor @ 7425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  34 | OPB = 190 |
# Monitor @ 7425 
#  RES = 224 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  34 | OPB = 190 |
# Monitor @ 7425 
#  RES = 224 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 252 | OPB =  25 
#  time =                 7425 | reference_results_stored = 00111000zzzzzz
# time :                 7425 | monitor_results_stored = 11100000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7425 ns Started: 7325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  34 190 1 2 10 1
#    Time: 7425 ns Started: 7415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7435 ns Started: 7335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252  25 1 3 10 0
#    Time: 7435 ns Started: 7425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7445 ns Started: 7345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252  25 1 3 10 0
#    Time: 7445 ns Started: 7435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7455 ns Started: 7355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252  25 1 3 10 0
#    Time: 7455 ns Started: 7445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 252 | OPB =  25 |
# Monitor @ 7465 
#  RES = 223 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 252 | OPB =  25 |
# Monitor @ 7465 
#  RES = 223 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 252 | OPB =  25 
#  time =                 7465 | reference_results_stored = 00111000zzzzzz
# time :                 7465 | monitor_results_stored = 11011111zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 7465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB = 203 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7465 ns Started: 7365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252  25 1 3 10 0
#    Time: 7465 ns Started: 7455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7475 ns Started: 7375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124 203 1 3  9 1
#    Time: 7475 ns Started: 7465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7485 ns Started: 7385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124 203 1 3  9 1
#    Time: 7485 ns Started: 7475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7495 ns Started: 7395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124 203 1 3  9 1
#    Time: 7495 ns Started: 7485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB = 203 |
# Monitor @ 7505 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB = 203 |
# Monitor @ 7505 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB = 203 
#  time =                 7505 | reference_results_stored = 10011100zzzzzz
# time :                 7505 | monitor_results_stored = 10011100zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 7505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =   6 | OPB = 222 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7505 ns Started: 7405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124 203 1 3  9 1
#    Time: 7505 ns Started: 7495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7515 ns Started: 7415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6 222 1 0 10 1
#    Time: 7515 ns Started: 7505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7525 ns Started: 7425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6 222 1 0 10 1
#    Time: 7525 ns Started: 7515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7535 ns Started: 7435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6 222 1 0 10 1
#    Time: 7535 ns Started: 7525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 1 | OPA = 239 | OPB =   2 
# Monitor @ 7545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =   6 | OPB = 222 |
# Monitor @ 7545 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =   6 | OPB = 222 |
# Monitor @ 7545 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 1 | OPA = 239 | OPB =   2 
#  time =                 7545 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7545 | monitor_results_stored = 10011100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7545 ns Started: 7445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6 222 1 0 10 1
#    Time: 7545 ns Started: 7535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7555 ns Started: 7455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 239   2 1 1 10 1
#    Time: 7555 ns Started: 7545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7565 ns Started: 7465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 239   2 1 1 10 1
#    Time: 7565 ns Started: 7555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7575 ns Started: 7475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 239   2 1 1 10 1
#    Time: 7575 ns Started: 7565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 7585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 231 | OPB =  38 
# Monitor @ 7585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 1 | OPA = 239 | OPB =   2 |
# Monitor @ 7585 
#  RES =  19 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 1 | OPA = 239 | OPB =   2 |
# Monitor @ 7585 
#  RES =  19 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 231 | OPB =  38 
#  time =                 7585 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7585 | monitor_results_stored = 00010011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7585 ns Started: 7485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 239   2 1 1 10 1
#    Time: 7585 ns Started: 7575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7595 ns Started: 7495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 231  38 1 0 10 1
#    Time: 7595 ns Started: 7585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7605 ns Started: 7505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 231  38 1 0 10 1
#    Time: 7605 ns Started: 7595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7615 ns Started: 7515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 231  38 1 0 10 1
#    Time: 7615 ns Started: 7605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 7625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  48 | OPB =  53 
# Monitor @ 7625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 231 | OPB =  38 |
# Monitor @ 7625 
#  RES =  19 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 231 | OPB =  38 |
# Monitor @ 7625 
#  RES =  19 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  48 | OPB =  53 
#  time =                 7625 | reference_results_stored = 11100000zzzzzz
# time :                 7625 | monitor_results_stored = 00010011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7625 ns Started: 7525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 231  38 1 0 10 1
#    Time: 7625 ns Started: 7615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7635 ns Started: 7535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48  53 1 3 10 0
#    Time: 7635 ns Started: 7625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7645 ns Started: 7545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48  53 1 3 10 0
#    Time: 7645 ns Started: 7635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7655 ns Started: 7555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48  53 1 3 10 0
#    Time: 7655 ns Started: 7645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  48 | OPB =  53 |
# Monitor @ 7665 
#  RES =  43 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  48 | OPB =  53 |
# Monitor @ 7665 
#  RES =  43 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  48 | OPB =  53 
#  time =                 7665 | reference_results_stored = 11100000zzzzzz
# time :                 7665 | monitor_results_stored = 00101011zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 7665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 189 | OPB =  68 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7665 ns Started: 7565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48  53 1 3 10 0
#    Time: 7665 ns Started: 7655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7675 ns Started: 7575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189  68 1 0  3 0
#    Time: 7675 ns Started: 7665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7685 ns Started: 7585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189  68 1 0  3 0
#    Time: 7685 ns Started: 7675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 208 | OPB =  92 
# Monitor @ 7695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 189 | OPB =  68 |
# Monitor @ 7695 
#  RES =  43 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 189 | OPB =  68 |
# Monitor @ 7695 
#  RES =  43 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 208 | OPB =  92 
#  time =                 7695 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7695 | monitor_results_stored = 00101011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7695 ns Started: 7595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189  68 1 0  3 0
#    Time: 7695 ns Started: 7685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7705 ns Started: 7605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 208  92 1 1  3 0
#    Time: 7705 ns Started: 7695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7715 ns Started: 7615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 208  92 1 1  3 0
#    Time: 7715 ns Started: 7705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 7725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 118 | OPB = 204 
# Monitor @ 7725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 208 | OPB =  92 |
# Monitor @ 7725 
#  RES = 155 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 208 | OPB =  92 |
# Monitor @ 7725 
#  RES = 155 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 118 | OPB = 204 
#  time =                 7725 | reference_results_stored = 101010011zzzzz
# time :                 7725 | monitor_results_stored = 100110110zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7725 ns Started: 7625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 208  92 1 1  3 0
#    Time: 7725 ns Started: 7715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7735 ns Started: 7635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 118 204 1 3  3 1
#    Time: 7735 ns Started: 7725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7745 ns Started: 7645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 118 204 1 3  3 1
#    Time: 7745 ns Started: 7735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 118 | OPB = 204 |
# Monitor @ 7755 
#  RES = 169 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 118 | OPB = 204 |
# Monitor @ 7755 
#  RES = 169 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 118 | OPB = 204 
#  time =                 7755 | reference_results_stored = 101010011zzzzz
# time :                 7755 | monitor_results_stored = 101010011zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 7755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA =  32 | OPB = 150 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7755 ns Started: 7655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 118 204 1 3  3 1
#    Time: 7755 ns Started: 7745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7765 ns Started: 7665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32 150 1 1  8 1
#    Time: 7765 ns Started: 7755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7775 ns Started: 7675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32 150 1 1  8 1
#    Time: 7775 ns Started: 7765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB = 209 
# Monitor @ 7785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA =  32 | OPB = 150 |
# Monitor @ 7785 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 7785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA =  32 | OPB = 150 |
# Monitor @ 7785 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 7785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB = 209 
#  time =                 7785 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7785 | monitor_results_stored = zzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7785 ns Started: 7685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32 150 1 1  8 1
#    Time: 7785 ns Started: 7775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7795 ns Started: 7695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  97 209 1 0  8 0
#    Time: 7795 ns Started: 7785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7805 ns Started: 7705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  97 209 1 0  8 0
#    Time: 7805 ns Started: 7795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 7815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  66 | OPB =   8 
# Monitor @ 7815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB = 209 |
# Monitor @ 7815 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 7815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB = 209 |
# Monitor @ 7815 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 7815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  66 | OPB =   8 
#  time =                 7815 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7815 | monitor_results_stored = zzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7815 ns Started: 7715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  97 209 1 0  8 0
#    Time: 7815 ns Started: 7805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7825 ns Started: 7725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66   8 1 0  8 1
#    Time: 7825 ns Started: 7815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7835 ns Started: 7735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66   8 1 0  8 1
#    Time: 7835 ns Started: 7825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 7845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  89 | OPB = 177 
# Monitor @ 7845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  66 | OPB =   8 |
# Monitor @ 7845 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 7845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  66 | OPB =   8 |
# Monitor @ 7845 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 7845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  89 | OPB = 177 
#  time =                 7845 | reference_results_stored = zzzzzzzzzzz1zz
# time :                 7845 | monitor_results_stored = zzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7845 ns Started: 7745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66   8 1 0  8 1
#    Time: 7845 ns Started: 7835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7855 ns Started: 7755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  89 177 1 3  8 1
#    Time: 7855 ns Started: 7845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7865 ns Started: 7765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  89 177 1 3  8 1
#    Time: 7865 ns Started: 7855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  89 | OPB = 177 |
# Monitor @ 7875 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 7875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  89 | OPB = 177 |
# Monitor @ 7875 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 7875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  89 | OPB = 177 
#  time =                 7875 | reference_results_stored = zzzzzzzzzzz1zz
# time :                 7875 | monitor_results_stored = zzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 7875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 124 | OPB =  44 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7875 ns Started: 7775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  89 177 1 3  8 1
#    Time: 7875 ns Started: 7865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7885 ns Started: 7785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  44 1 2  3 1
#    Time: 7885 ns Started: 7875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7895 ns Started: 7795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  44 1 2  3 1
#    Time: 7895 ns Started: 7885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA = 244 | OPB = 116 
# Monitor @ 7905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 124 | OPB =  44 |
# Monitor @ 7905 
#  RES =  44 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 124 | OPB =  44 |
# Monitor @ 7905 
#  RES =  44 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA = 244 | OPB = 116 
#  time =                 7905 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7905 | monitor_results_stored = 001011000zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7905 ns Started: 7805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  44 1 2  3 1
#    Time: 7905 ns Started: 7895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7915 ns Started: 7815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244 116 1 2  3 0
#    Time: 7915 ns Started: 7905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7925 ns Started: 7825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244 116 1 2  3 0
#    Time: 7925 ns Started: 7915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 7935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  93 | OPB =  48 
# Monitor @ 7935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA = 244 | OPB = 116 |
# Monitor @ 7935 
#  RES = 229 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA = 244 | OPB = 116 |
# Monitor @ 7935 
#  RES = 229 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  93 | OPB =  48 
#  time =                 7935 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7935 | monitor_results_stored = 111001011zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7935 ns Started: 7835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244 116 1 2  3 0
#    Time: 7935 ns Started: 7925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7945 ns Started: 7845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93  48 1 1  3 1
#    Time: 7945 ns Started: 7935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7955 ns Started: 7855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93  48 1 1  3 1
#    Time: 7955 ns Started: 7945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 7965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  96 | OPB =  82 
# Monitor @ 7965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  93 | OPB =  48 |
# Monitor @ 7965 
#  RES = 232 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  93 | OPB =  48 |
# Monitor @ 7965 
#  RES = 232 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  96 | OPB =  82 
#  time =                 7965 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7965 | monitor_results_stored = 111010001zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7965 ns Started: 7865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93  48 1 1  3 1
#    Time: 7965 ns Started: 7955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7975 ns Started: 7875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96  82 1 1  3 0
#    Time: 7975 ns Started: 7965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7985 ns Started: 7885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96  82 1 1  3 0
#    Time: 7985 ns Started: 7975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 7995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 152 | OPB = 192 
# Monitor @ 7995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  96 | OPB =  82 |
# Monitor @ 7995 
#  RES = 236 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  96 | OPB =  82 |
# Monitor @ 7995 
#  RES = 236 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 152 | OPB = 192 
#  time =                 7995 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 7995 | monitor_results_stored = 111011001zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7995 ns Started: 7895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96  82 1 1  3 0
#    Time: 7995 ns Started: 7985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8005 ns Started: 7905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 192 1 2  3 1
#    Time: 8005 ns Started: 7995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8015 ns Started: 7915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 192 1 2  3 1
#    Time: 8015 ns Started: 8005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 8025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 117 | OPB = 104 
# Monitor @ 8025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 152 | OPB = 192 |
# Monitor @ 8025 
#  RES = 159 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 152 | OPB = 192 |
# Monitor @ 8025 
#  RES = 159 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 117 | OPB = 104 
#  time =                 8025 | reference_results_stored = 000011000zzzzz
# time :                 8025 | monitor_results_stored = 100111111zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8025 ns Started: 7925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 192 1 2  3 1
#    Time: 8025 ns Started: 8015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8035 ns Started: 7935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 117 104 1 3  3 1
#    Time: 8035 ns Started: 8025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8045 ns Started: 7945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 117 104 1 3  3 1
#    Time: 8045 ns Started: 8035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 117 | OPB = 104 |
# Monitor @ 8055 
#  RES =  12 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 117 | OPB = 104 |
# Monitor @ 8055 
#  RES =  12 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 117 | OPB = 104 
#  time =                 8055 | reference_results_stored = 000011000zzzzz
# time :                 8055 | monitor_results_stored = 000011000zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA = 203 | OPB =  25 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8055 ns Started: 7955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 117 104 1 3  3 1
#    Time: 8055 ns Started: 8045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8065 ns Started: 7965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203  25 1 1  2 0
#    Time: 8065 ns Started: 8055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8075 ns Started: 7975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203  25 1 1  2 0
#    Time: 8075 ns Started: 8065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 225 | OPB = 109 
# Monitor @ 8085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA = 203 | OPB =  25 |
# Monitor @ 8085 
#  RES =  51 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA = 203 | OPB =  25 |
# Monitor @ 8085 
#  RES =  51 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 225 | OPB = 109 
#  time =                 8085 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8085 | monitor_results_stored = 00110011z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8085 ns Started: 7985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203  25 1 1  2 0
#    Time: 8085 ns Started: 8075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8095 ns Started: 7995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 225 109 1 0  2 1
#    Time: 8095 ns Started: 8085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8105 ns Started: 8005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 225 109 1 0  2 1
#    Time: 8105 ns Started: 8095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 8115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =  58 | OPB = 250 
# Monitor @ 8115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 225 | OPB = 109 |
# Monitor @ 8115 
#  RES =  52 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 225 | OPB = 109 |
# Monitor @ 8115 
#  RES =  52 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =  58 | OPB = 250 
#  time =                 8115 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8115 | monitor_results_stored = 00110100z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8115 ns Started: 8015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 225 109 1 0  2 1
#    Time: 8115 ns Started: 8105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8125 ns Started: 8025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 250 1 1  2 1
#    Time: 8125 ns Started: 8115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8135 ns Started: 8035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 250 1 1  2 1
#    Time: 8135 ns Started: 8125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 8145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =   0 | OPB =   5 
# Monitor @ 8145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =  58 | OPB = 250 |
# Monitor @ 8145 
#  RES = 163 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =  58 | OPB = 250 |
# Monitor @ 8145 
#  RES = 163 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =   0 | OPB =   5 
#  time =                 8145 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8145 | monitor_results_stored = 10100011z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8145 ns Started: 8045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 250 1 1  2 1
#    Time: 8145 ns Started: 8135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8155 ns Started: 8055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0   5 1 1  2 1
#    Time: 8155 ns Started: 8145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8165 ns Started: 8065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0   5 1 1  2 1
#    Time: 8165 ns Started: 8155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 8175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 102 | OPB = 135 
# Monitor @ 8175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =   0 | OPB =   5 |
# Monitor @ 8175 
#  RES = 105 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =   0 | OPB =   5 |
# Monitor @ 8175 
#  RES = 105 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 102 | OPB = 135 
#  time =                 8175 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8175 | monitor_results_stored = 01101001z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8175 ns Started: 8075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0   5 1 1  2 1
#    Time: 8175 ns Started: 8165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8185 ns Started: 8085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 102 135 1 1  2 1
#    Time: 8185 ns Started: 8175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8195 ns Started: 8095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 102 135 1 1  2 1
#    Time: 8195 ns Started: 8185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 8205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 206 | OPB = 192 
# Monitor @ 8205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 102 | OPB = 135 |
# Monitor @ 8205 
#  RES = 207 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 102 | OPB = 135 |
# Monitor @ 8205 
#  RES = 207 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 206 | OPB = 192 
#  time =                 8205 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8205 | monitor_results_stored = 11001111z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8205 ns Started: 8105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 102 135 1 1  2 1
#    Time: 8205 ns Started: 8195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8215 ns Started: 8115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206 192 1 0  2 0
#    Time: 8215 ns Started: 8205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8225 ns Started: 8125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206 192 1 0  2 0
#    Time: 8225 ns Started: 8215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 8235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 205 | OPB = 231 
# Monitor @ 8235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 206 | OPB = 192 |
# Monitor @ 8235 
#  RES = 206 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 206 | OPB = 192 |
# Monitor @ 8235 
#  RES = 206 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 205 | OPB = 231 
#  time =                 8235 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8235 | monitor_results_stored = 11001110z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8235 ns Started: 8135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206 192 1 0  2 0
#    Time: 8235 ns Started: 8225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8245 ns Started: 8145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 205 231 1 1  2 1
#    Time: 8245 ns Started: 8235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8255 ns Started: 8155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 205 231 1 1  2 1
#    Time: 8255 ns Started: 8245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 8265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 159 | OPB =  41 
# Monitor @ 8265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 205 | OPB = 231 |
# Monitor @ 8265 
#  RES =  54 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 205 | OPB = 231 |
# Monitor @ 8265 
#  RES =  54 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 159 | OPB =  41 
#  time =                 8265 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8265 | monitor_results_stored = 00110110z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8265 ns Started: 8165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 205 231 1 1  2 1
#    Time: 8265 ns Started: 8255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8275 ns Started: 8175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 159  41 1 0  2 0
#    Time: 8275 ns Started: 8265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8285 ns Started: 8185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 159  41 1 0  2 0
#    Time: 8285 ns Started: 8275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 8295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 140 | OPB = 204 
# Monitor @ 8295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 159 | OPB =  41 |
# Monitor @ 8295 
#  RES =  53 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 159 | OPB =  41 |
# Monitor @ 8295 
#  RES =  53 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 140 | OPB = 204 
#  time =                 8295 | reference_results_stored = 01011000z1zzzz
# time :                 8295 | monitor_results_stored = 00110101z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8295 ns Started: 8195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 159  41 1 0  2 0
#    Time: 8295 ns Started: 8285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8305 ns Started: 8205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140 204 1 3  2 0
#    Time: 8305 ns Started: 8295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8315 ns Started: 8215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140 204 1 3  2 0
#    Time: 8315 ns Started: 8305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 140 | OPB = 204 |
# Monitor @ 8325 
#  RES =  88 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 140 | OPB = 204 |
# Monitor @ 8325 
#  RES =  88 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 140 | OPB = 204 
#  time =                 8325 | reference_results_stored = 01011000z1zzzz
# time :                 8325 | monitor_results_stored = 01011000z1zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 159 | OPB = 129 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8325 ns Started: 8225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140 204 1 3  2 0
#    Time: 8325 ns Started: 8315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8335 ns Started: 8235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 159 129 1 1  0 0
#    Time: 8335 ns Started: 8325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8345 ns Started: 8245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 159 129 1 1  0 0
#    Time: 8345 ns Started: 8335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  93 | OPB = 119 
# Monitor @ 8355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 159 | OPB = 129 |
# Monitor @ 8355 
#  RES = 107 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 159 | OPB = 129 |
# Monitor @ 8355 
#  RES = 107 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  93 | OPB = 119 
#  time =                 8355 | reference_results_stored = 11010100z0zzzz
# time :                 8355 | monitor_results_stored = 01101011z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8355 ns Started: 8255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 159 129 1 1  0 0
#    Time: 8355 ns Started: 8345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8365 ns Started: 8265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93 119 1 3  0 1
#    Time: 8365 ns Started: 8355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8375 ns Started: 8275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93 119 1 3  0 1
#    Time: 8375 ns Started: 8365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  93 | OPB = 119 |
# Monitor @ 8385 
#  RES = 212 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  93 | OPB = 119 |
# Monitor @ 8385 
#  RES = 212 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  93 | OPB = 119 
#  time =                 8385 | reference_results_stored = 11010100z0zzzz
# time :                 8385 | monitor_results_stored = 11010100z0zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  80 | OPB =   9 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8385 ns Started: 8285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93 119 1 3  0 1
#    Time: 8385 ns Started: 8375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8395 ns Started: 8295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80   9 1 3  1 0
#    Time: 8395 ns Started: 8385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8405 ns Started: 8305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80   9 1 3  1 0
#    Time: 8405 ns Started: 8395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  80 | OPB =   9 |
# Monitor @ 8415 
#  RES =  71 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  80 | OPB =   9 |
# Monitor @ 8415 
#  RES =  71 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  80 | OPB =   9 
#  time =                 8415 | reference_results_stored = 010001110zzzzz
# time :                 8415 | monitor_results_stored = 010001110zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  57 | OPB = 171 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8415 ns Started: 8315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80   9 1 3  1 0
#    Time: 8415 ns Started: 8405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8425 ns Started: 8325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  57 171 1 1  3 0
#    Time: 8425 ns Started: 8415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8435 ns Started: 8335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  57 171 1 1  3 0
#    Time: 8435 ns Started: 8425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  73 | OPB =  34 
# Monitor @ 8445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  57 | OPB = 171 |
# Monitor @ 8445 
#  RES =  48 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  57 | OPB = 171 |
# Monitor @ 8445 
#  RES =  48 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  73 | OPB =  34 
#  time =                 8445 | reference_results_stored = 001001100zzzzz
# time :                 8445 | monitor_results_stored = 001100000zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8445 ns Started: 8345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  57 171 1 1  3 0
#    Time: 8445 ns Started: 8435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8455 ns Started: 8355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  73  34 1 3  3 1
#    Time: 8455 ns Started: 8445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8465 ns Started: 8365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  73  34 1 3  3 1
#    Time: 8465 ns Started: 8455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  73 | OPB =  34 |
# Monitor @ 8475 
#  RES =  38 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  73 | OPB =  34 |
# Monitor @ 8475 
#  RES =  38 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  73 | OPB =  34 
#  time =                 8475 | reference_results_stored = 001001100zzzzz
# time :                 8475 | monitor_results_stored = 001001100zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  89 | OPB =  98 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8475 ns Started: 8375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  73  34 1 3  3 1
#    Time: 8475 ns Started: 8465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8485 ns Started: 8385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  89  98 1 0 10 0
#    Time: 8485 ns Started: 8475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8495 ns Started: 8395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  89  98 1 0 10 0
#    Time: 8495 ns Started: 8485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8505 ns Started: 8405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  89  98 1 0 10 0
#    Time: 8505 ns Started: 8495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA =  84 | OPB = 142 
# Monitor @ 8515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  89 | OPB =  98 |
# Monitor @ 8515 
#  RES =  39 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  89 | OPB =  98 |
# Monitor @ 8515 
#  RES =  39 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA =  84 | OPB = 142 
#  time =                 8515 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8515 | monitor_results_stored = 001001110zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8515 ns Started: 8415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  89  98 1 0 10 0
#    Time: 8515 ns Started: 8505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8525 ns Started: 8425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84 142 1 2 10 0
#    Time: 8525 ns Started: 8515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8535 ns Started: 8435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84 142 1 2 10 0
#    Time: 8535 ns Started: 8525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8545 ns Started: 8445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84 142 1 2 10 0
#    Time: 8545 ns Started: 8535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 8555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 211 | OPB = 163 
# Monitor @ 8555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA =  84 | OPB = 142 |
# Monitor @ 8555 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA =  84 | OPB = 142 |
# Monitor @ 8555 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 211 | OPB = 163 
#  time =                 8555 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8555 | monitor_results_stored = 00000100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8555 ns Started: 8455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84 142 1 2 10 0
#    Time: 8555 ns Started: 8545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8565 ns Started: 8465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 211 163 1 0 10 1
#    Time: 8565 ns Started: 8555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8575 ns Started: 8475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 211 163 1 0 10 1
#    Time: 8575 ns Started: 8565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8585 ns Started: 8485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 211 163 1 0 10 1
#    Time: 8585 ns Started: 8575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 8595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 143 | OPB = 113 
# Monitor @ 8595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 211 | OPB = 163 |
# Monitor @ 8595 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 211 | OPB = 163 |
# Monitor @ 8595 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 143 | OPB = 113 
#  time =                 8595 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8595 | monitor_results_stored = 00000100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8595 ns Started: 8495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 211 163 1 0 10 1
#    Time: 8595 ns Started: 8585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8605 ns Started: 8505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143 113 1 2 10 0
#    Time: 8605 ns Started: 8595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8615 ns Started: 8515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143 113 1 2 10 0
#    Time: 8615 ns Started: 8605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8625 ns Started: 8525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143 113 1 2 10 0
#    Time: 8625 ns Started: 8615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 8635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  53 | OPB = 218 
# Monitor @ 8635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 143 | OPB = 113 |
# Monitor @ 8635 
#  RES =  33 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 143 | OPB = 113 |
# Monitor @ 8635 
#  RES =  33 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  53 | OPB = 218 
#  time =                 8635 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8635 | monitor_results_stored = 00100001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8635 ns Started: 8535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143 113 1 2 10 0
#    Time: 8635 ns Started: 8625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8645 ns Started: 8545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53 218 1 0 10 0
#    Time: 8645 ns Started: 8635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8655 ns Started: 8555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53 218 1 0 10 0
#    Time: 8655 ns Started: 8645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8665 ns Started: 8565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53 218 1 0 10 0
#    Time: 8665 ns Started: 8655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 8675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA =  39 | OPB = 150 
# Monitor @ 8675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  53 | OPB = 218 |
# Monitor @ 8675 
#  RES =  33 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  53 | OPB = 218 |
# Monitor @ 8675 
#  RES =  33 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA =  39 | OPB = 150 
#  time =                 8675 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8675 | monitor_results_stored = 00100001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8675 ns Started: 8575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53 218 1 0 10 0
#    Time: 8675 ns Started: 8665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8685 ns Started: 8585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39 150 1 1 10 0
#    Time: 8685 ns Started: 8675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8695 ns Started: 8595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39 150 1 1 10 0
#    Time: 8695 ns Started: 8685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8705 ns Started: 8605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39 150 1 1 10 0
#    Time: 8705 ns Started: 8695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 8715 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 201 | OPB =  98 
# Monitor @ 8715 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA =  39 | OPB = 150 |
# Monitor @ 8715 
#  RES = 221 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8715 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA =  39 | OPB = 150 |
# Monitor @ 8715 
#  RES = 221 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8715 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 201 | OPB =  98 
#  time =                 8715 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8715 | monitor_results_stored = 11011101zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8715 ns Started: 8615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39 150 1 1 10 0
#    Time: 8715 ns Started: 8705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8725 ns Started: 8625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201  98 1 2 10 0
#    Time: 8725 ns Started: 8715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8735 ns Started: 8635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201  98 1 2 10 0
#    Time: 8735 ns Started: 8725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8745 ns Started: 8645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201  98 1 2 10 0
#    Time: 8745 ns Started: 8735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 8755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA =  73 | OPB = 200 
# Monitor @ 8755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 201 | OPB =  98 |
# Monitor @ 8755 
#  RES = 236 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 201 | OPB =  98 |
# Monitor @ 8755 
#  RES = 236 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA =  73 | OPB = 200 
#  time =                 8755 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8755 | monitor_results_stored = 11101100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8755 ns Started: 8655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201  98 1 2 10 0
#    Time: 8755 ns Started: 8745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8765 ns Started: 8665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  73 200 1 1 10 0
#    Time: 8765 ns Started: 8755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8775 ns Started: 8675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  73 200 1 1 10 0
#    Time: 8775 ns Started: 8765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8785 ns Started: 8685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  73 200 1 1 10 0
#    Time: 8785 ns Started: 8775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 8795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  24 | OPB = 134 
# Monitor @ 8795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA =  73 | OPB = 200 |
# Monitor @ 8795 
#  RES =  48 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA =  73 | OPB = 200 |
# Monitor @ 8795 
#  RES =  48 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  24 | OPB = 134 
#  time =                 8795 | reference_results_stored = 00100000zzzzzz
# time :                 8795 | monitor_results_stored = 00110000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8795 ns Started: 8695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  73 200 1 1 10 0
#    Time: 8795 ns Started: 8785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8805 ns Started: 8705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 134 1 3 10 1
#    Time: 8805 ns Started: 8795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8815 ns Started: 8715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 134 1 3 10 1
#    Time: 8815 ns Started: 8805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8825 ns Started: 8725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 134 1 3 10 1
#    Time: 8825 ns Started: 8815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8835 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  24 | OPB = 134 |
# Monitor @ 8835 
#  RES = 170 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8835 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  24 | OPB = 134 |
# Monitor @ 8835 
#  RES = 170 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8835 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA =  24 | OPB = 134 
#  time =                 8835 | reference_results_stored = 00100000zzzzzz
# time :                 8835 | monitor_results_stored = 10101010zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 8835 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 2 | CIN = 1 | OPA = 166 | OPB =  88 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8835 ns Started: 8735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 134 1 3 10 1
#    Time: 8835 ns Started: 8825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8845 ns Started: 8745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 166  88 1 2  8 1
#    Time: 8845 ns Started: 8835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8855 ns Started: 8755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 166  88 1 2  8 1
#    Time: 8855 ns Started: 8845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8865 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  44 | OPB = 117 
# Monitor @ 8865 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 2 | CIN = 1 | OPA = 166 | OPB =  88 |
# Monitor @ 8865 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 8865 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 2 | CIN = 1 | OPA = 166 | OPB =  88 |
# Monitor @ 8865 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 8865 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  44 | OPB = 117 
#  time =                 8865 | reference_results_stored = zzzzzzzzzzz1zz
# time :                 8865 | monitor_results_stored = zzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8865 ns Started: 8765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 166  88 1 2  8 1
#    Time: 8865 ns Started: 8855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8875 ns Started: 8775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  44 117 1 3  8 1
#    Time: 8875 ns Started: 8865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8885 ns Started: 8785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  44 117 1 3  8 1
#    Time: 8885 ns Started: 8875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8895 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  44 | OPB = 117 |
# Monitor @ 8895 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 8895 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  44 | OPB = 117 |
# Monitor @ 8895 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 8895 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  44 | OPB = 117 
#  time =                 8895 | reference_results_stored = zzzzzzzzzzz1zz
# time :                 8895 | monitor_results_stored = zzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 134 | OPB =  20 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8895 ns Started: 8795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  44 117 1 3  8 1
#    Time: 8895 ns Started: 8885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8905 ns Started: 8805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 134  20 0 0  0 0
#    Time: 8905 ns Started: 8895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8915 ns Started: 8815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 134  20 0 0  0 0
#    Time: 8915 ns Started: 8905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  53 | OPB =  55 
# Monitor @ 8925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 134 | OPB =  20 |
# Monitor @ 8925 
#  RES =  44 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 134 | OPB =  20 |
# Monitor @ 8925 
#  RES =  44 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  53 | OPB =  55 
#  time =                 8925 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8925 | monitor_results_stored = 00101100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8925 ns Started: 8825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 134  20 0 0  0 0
#    Time: 8925 ns Started: 8915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8935 ns Started: 8835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  55 0 0  0 1
#    Time: 8935 ns Started: 8925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8945 ns Started: 8845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  55 0 0  0 1
#    Time: 8945 ns Started: 8935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 8955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 130 | OPB = 132 
# Monitor @ 8955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  53 | OPB =  55 |
# Monitor @ 8955 
#  RES =  44 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  53 | OPB =  55 |
# Monitor @ 8955 
#  RES =  44 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 130 | OPB = 132 
#  time =                 8955 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 8955 | monitor_results_stored = 00101100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8955 ns Started: 8855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  55 0 0  0 1
#    Time: 8955 ns Started: 8945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8965 ns Started: 8865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130 132 0 0  0 0
#    Time: 8965 ns Started: 8955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8975 ns Started: 8875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130 132 0 0  0 0
#    Time: 8975 ns Started: 8965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 8985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  55 | OPB =  53 
# Monitor @ 8985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 130 | OPB = 132 |
# Monitor @ 8985 
#  RES =  44 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 130 | OPB = 132 |
# Monitor @ 8985 
#  RES =  44 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  55 | OPB =  53 
#  time =                 8985 | reference_results_stored = 00110101zzzzzz
# time :                 8985 | monitor_results_stored = 00101100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8985 ns Started: 8885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130 132 0 0  0 0
#    Time: 8985 ns Started: 8975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8995 ns Started: 8895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55  53 0 3  0 0
#    Time: 8995 ns Started: 8985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9005 ns Started: 8905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55  53 0 3  0 0
#    Time: 9005 ns Started: 8995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  55 | OPB =  53 |
# Monitor @ 9015 
#  RES =  53 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  55 | OPB =  53 |
# Monitor @ 9015 
#  RES =  53 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  55 | OPB =  53 
#  time =                 9015 | reference_results_stored = 00110101zzzzzz
# time :                 9015 | monitor_results_stored = 00110101zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 139 | OPB =  35 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9015 ns Started: 8915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55  53 0 3  0 0
#    Time: 9015 ns Started: 9005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9025 ns Started: 8925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 139  35 0 0  1 0
#    Time: 9025 ns Started: 9015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9035 ns Started: 8935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 139  35 0 0  1 0
#    Time: 9035 ns Started: 9025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  67 | OPB =  64 
# Monitor @ 9045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 139 | OPB =  35 |
# Monitor @ 9045 
#  RES =  53 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 139 | OPB =  35 |
# Monitor @ 9045 
#  RES =  53 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  67 | OPB =  64 
#  time =                 9045 | reference_results_stored = 10111111zzzzzz
# time :                 9045 | monitor_results_stored = 00110101zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9045 ns Started: 8945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 139  35 0 0  1 0
#    Time: 9045 ns Started: 9035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9055 ns Started: 8955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  67  64 0 3  1 0
#    Time: 9055 ns Started: 9045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9065 ns Started: 8965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  67  64 0 3  1 0
#    Time: 9065 ns Started: 9055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  67 | OPB =  64 |
# Monitor @ 9075 
#  RES = 191 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  67 | OPB =  64 |
# Monitor @ 9075 
#  RES = 191 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  67 | OPB =  64 
#  time =                 9075 | reference_results_stored = 10111111zzzzzz
# time :                 9075 | monitor_results_stored = 10111111zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 249 | OPB = 103 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9075 ns Started: 8975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  67  64 0 3  1 0
#    Time: 9075 ns Started: 9065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9085 ns Started: 8985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 103 0 1  4 0
#    Time: 9085 ns Started: 9075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9095 ns Started: 8995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 103 0 1  4 0
#    Time: 9095 ns Started: 9085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 174 | OPB =  58 
# Monitor @ 9105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 249 | OPB = 103 |
# Monitor @ 9105 
#  RES = 185 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 249 | OPB = 103 |
# Monitor @ 9105 
#  RES = 185 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 174 | OPB =  58 
#  time =                 9105 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9105 | monitor_results_stored = 10111001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9105 ns Started: 9005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 103 0 1  4 0
#    Time: 9105 ns Started: 9095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9115 ns Started: 9015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 174  58 0 0  4 0
#    Time: 9115 ns Started: 9105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9125 ns Started: 9025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 174  58 0 0  4 0
#    Time: 9125 ns Started: 9115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 197 | OPB = 227 
# Monitor @ 9135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 174 | OPB =  58 |
# Monitor @ 9135 
#  RES = 185 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 174 | OPB =  58 |
# Monitor @ 9135 
#  RES = 185 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 197 | OPB = 227 
#  time =                 9135 | reference_results_stored = 00100110zzzzzz
# time :                 9135 | monitor_results_stored = 10111001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9135 ns Started: 9035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 174  58 0 0  4 0
#    Time: 9135 ns Started: 9125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9145 ns Started: 9045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 197 227 0 3  4 1
#    Time: 9145 ns Started: 9135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9155 ns Started: 9055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 197 227 0 3  4 1
#    Time: 9155 ns Started: 9145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 197 | OPB = 227 |
# Monitor @ 9165 
#  RES =  38 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 197 | OPB = 227 |
# Monitor @ 9165 
#  RES =  38 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 197 | OPB = 227 
#  time =                 9165 | reference_results_stored = 00100110zzzzzz
# time :                 9165 | monitor_results_stored = 00100110zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 191 | OPB = 145 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9165 ns Started: 9065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 197 227 0 3  4 1
#    Time: 9165 ns Started: 9155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9175 ns Started: 9075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 191 145 0 0  1 1
#    Time: 9175 ns Started: 9165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9185 ns Started: 9085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 191 145 0 0  1 1
#    Time: 9185 ns Started: 9175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  83 | OPB =  55 
# Monitor @ 9195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 191 | OPB = 145 |
# Monitor @ 9195 
#  RES =  38 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 191 | OPB = 145 |
# Monitor @ 9195 
#  RES =  38 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  83 | OPB =  55 
#  time =                 9195 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9195 | monitor_results_stored = 00100110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9195 ns Started: 9095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 191 145 0 0  1 1
#    Time: 9195 ns Started: 9185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9205 ns Started: 9105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  83  55 0 0  1 0
#    Time: 9205 ns Started: 9195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9215 ns Started: 9115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  83  55 0 0  1 0
#    Time: 9215 ns Started: 9205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 1 | OPA =  15 | OPB =  79 
# Monitor @ 9225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  83 | OPB =  55 |
# Monitor @ 9225 
#  RES =  38 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  83 | OPB =  55 |
# Monitor @ 9225 
#  RES =  38 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 1 | OPA =  15 | OPB =  79 
#  time =                 9225 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9225 | monitor_results_stored = 00100110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9225 ns Started: 9125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  83  55 0 0  1 0
#    Time: 9225 ns Started: 9215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9235 ns Started: 9135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  15  79 0 2  1 1
#    Time: 9235 ns Started: 9225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9245 ns Started: 9145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  15  79 0 2  1 1
#    Time: 9245 ns Started: 9235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 9255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 238 | OPB = 153 
# Monitor @ 9255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 1 | OPA =  15 | OPB =  79 |
# Monitor @ 9255 
#  RES = 186 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 1 | OPA =  15 | OPB =  79 |
# Monitor @ 9255 
#  RES = 186 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 238 | OPB = 153 
#  time =                 9255 | reference_results_stored = 01110111zzzzzz
# time :                 9255 | monitor_results_stored = 10111010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9255 ns Started: 9155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  15  79 0 2  1 1
#    Time: 9255 ns Started: 9245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9265 ns Started: 9165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 238 153 0 3  1 0
#    Time: 9265 ns Started: 9255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9275 ns Started: 9175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 238 153 0 3  1 0
#    Time: 9275 ns Started: 9265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 238 | OPB = 153 |
# Monitor @ 9285 
#  RES = 119 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 238 | OPB = 153 |
# Monitor @ 9285 
#  RES = 119 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 238 | OPB = 153 
#  time =                 9285 | reference_results_stored = 01110111zzzzzz
# time :                 9285 | monitor_results_stored = 01110111zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 101 | OPB = 182 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9285 ns Started: 9185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 238 153 0 3  1 0
#    Time: 9285 ns Started: 9275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9295 ns Started: 9195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101 182 0 0  5 0
#    Time: 9295 ns Started: 9285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9305 ns Started: 9205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101 182 0 0  5 0
#    Time: 9305 ns Started: 9295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 140 | OPB =  71 
# Monitor @ 9315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 101 | OPB = 182 |
# Monitor @ 9315 
#  RES = 119 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 101 | OPB = 182 |
# Monitor @ 9315 
#  RES = 119 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 140 | OPB =  71 
#  time =                 9315 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9315 | monitor_results_stored = 01110111zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9315 ns Started: 9215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101 182 0 0  5 0
#    Time: 9315 ns Started: 9305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9325 ns Started: 9225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140  71 0 2  5 0
#    Time: 9325 ns Started: 9315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9335 ns Started: 9235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140  71 0 2  5 0
#    Time: 9335 ns Started: 9325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  42 | OPB =   2 
# Monitor @ 9345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 140 | OPB =  71 |
# Monitor @ 9345 
#  RES =  86 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 140 | OPB =  71 |
# Monitor @ 9345 
#  RES =  86 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  42 | OPB =   2 
#  time =                 9345 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9345 | monitor_results_stored = 01010110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9345 ns Started: 9245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140  71 0 2  5 0
#    Time: 9345 ns Started: 9335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9355 ns Started: 9255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42   2 0 0  5 1
#    Time: 9355 ns Started: 9345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9365 ns Started: 9265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42   2 0 0  5 1
#    Time: 9365 ns Started: 9355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 9375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA = 154 | OPB =  98 
# Monitor @ 9375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  42 | OPB =   2 |
# Monitor @ 9375 
#  RES =  86 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  42 | OPB =   2 |
# Monitor @ 9375 
#  RES =  86 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA = 154 | OPB =  98 
#  time =                 9375 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9375 | monitor_results_stored = 01010110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9375 ns Started: 9275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42   2 0 0  5 1
#    Time: 9375 ns Started: 9365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9385 ns Started: 9285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 154  98 0 1  5 0
#    Time: 9385 ns Started: 9375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9395 ns Started: 9295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 154  98 0 1  5 0
#    Time: 9395 ns Started: 9385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 9405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 233 | OPB =  61 
# Monitor @ 9405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA = 154 | OPB =  98 |
# Monitor @ 9405 
#  RES =  34 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA = 154 | OPB =  98 |
# Monitor @ 9405 
#  RES =  34 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 233 | OPB =  61 
#  time =                 9405 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9405 | monitor_results_stored = 00100010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9405 ns Started: 9305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 154  98 0 1  5 0
#    Time: 9405 ns Started: 9395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9415 ns Started: 9315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 233  61 0 2  5 0
#    Time: 9415 ns Started: 9405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9425 ns Started: 9325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 233  61 0 2  5 0
#    Time: 9425 ns Started: 9415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 9435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 117 | OPB =  77 
# Monitor @ 9435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 233 | OPB =  61 |
# Monitor @ 9435 
#  RES =  88 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 0 | OPA = 233 | OPB =  61 |
# Monitor @ 9435 
#  RES =  88 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 117 | OPB =  77 
#  time =                 9435 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9435 | monitor_results_stored = 01011000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9435 ns Started: 9335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 233  61 0 2  5 0
#    Time: 9435 ns Started: 9425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9445 ns Started: 9345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 117  77 0 1  5 1
#    Time: 9445 ns Started: 9435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9455 ns Started: 9355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 117  77 0 1  5 1
#    Time: 9455 ns Started: 9445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 9465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 255 | OPB = 171 
# Monitor @ 9465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 117 | OPB =  77 |
# Monitor @ 9465 
#  RES = 183 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 117 | OPB =  77 |
# Monitor @ 9465 
#  RES = 183 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 255 | OPB = 171 
#  time =                 9465 | reference_results_stored = 10101011zzzzzz
# time :                 9465 | monitor_results_stored = 10110111zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9465 ns Started: 9365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 117  77 0 1  5 1
#    Time: 9465 ns Started: 9455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9475 ns Started: 9375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 255 171 0 3  5 1
#    Time: 9475 ns Started: 9465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9485 ns Started: 9385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 255 171 0 3  5 1
#    Time: 9485 ns Started: 9475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 255 | OPB = 171 |
# Monitor @ 9495 
#  RES = 171 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 255 | OPB = 171 |
# Monitor @ 9495 
#  RES = 171 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 255 | OPB = 171 
#  time =                 9495 | reference_results_stored = 10101011zzzzzz
# time :                 9495 | monitor_results_stored = 10101011zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 187 | OPB =  54 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9495 ns Started: 9395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 255 171 0 3  5 1
#    Time: 9495 ns Started: 9485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9505 ns Started: 9405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187  54 0 2  4 0
#    Time: 9505 ns Started: 9495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9515 ns Started: 9415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187  54 0 2  4 0
#    Time: 9515 ns Started: 9505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA = 237 | OPB =  23 
# Monitor @ 9525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 187 | OPB =  54 |
# Monitor @ 9525 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 187 | OPB =  54 |
# Monitor @ 9525 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA = 237 | OPB =  23 
#  time =                 9525 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9525 | monitor_results_stored = 11001001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9525 ns Started: 9425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187  54 0 2  4 0
#    Time: 9525 ns Started: 9515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9535 ns Started: 9435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237  23 0 0  4 1
#    Time: 9535 ns Started: 9525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9545 ns Started: 9445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237  23 0 0  4 1
#    Time: 9545 ns Started: 9535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA =  98 | OPB = 120 
# Monitor @ 9555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA = 237 | OPB =  23 |
# Monitor @ 9555 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA = 237 | OPB =  23 |
# Monitor @ 9555 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA =  98 | OPB = 120 
#  time =                 9555 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9555 | monitor_results_stored = 11001001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9555 ns Started: 9455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237  23 0 0  4 1
#    Time: 9555 ns Started: 9545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9565 ns Started: 9465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 120 0 0  4 0
#    Time: 9565 ns Started: 9555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9575 ns Started: 9475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 120 0 0  4 0
#    Time: 9575 ns Started: 9565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 9585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  84 | OPB =  59 
# Monitor @ 9585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA =  98 | OPB = 120 |
# Monitor @ 9585 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA =  98 | OPB = 120 |
# Monitor @ 9585 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  84 | OPB =  59 
#  time =                 9585 | reference_results_stored = 01101111zzzzzz
# time :                 9585 | monitor_results_stored = 11001001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9585 ns Started: 9485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 120 0 0  4 0
#    Time: 9585 ns Started: 9575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9595 ns Started: 9495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  59 0 3  4 1
#    Time: 9595 ns Started: 9585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9605 ns Started: 9505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  59 0 3  4 1
#    Time: 9605 ns Started: 9595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  84 | OPB =  59 |
# Monitor @ 9615 
#  RES = 111 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  84 | OPB =  59 |
# Monitor @ 9615 
#  RES = 111 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  84 | OPB =  59 
#  time =                 9615 | reference_results_stored = 01101111zzzzzz
# time :                 9615 | monitor_results_stored = 01101111zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  66 | OPB =  31 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9615 ns Started: 9515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  59 0 3  4 1
#    Time: 9615 ns Started: 9605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9625 ns Started: 9525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66  31 0 0  3 0
#    Time: 9625 ns Started: 9615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9635 ns Started: 9535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66  31 0 0  3 0
#    Time: 9635 ns Started: 9625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  48 | OPB = 115 
# Monitor @ 9645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  66 | OPB =  31 |
# Monitor @ 9645 
#  RES = 111 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  66 | OPB =  31 |
# Monitor @ 9645 
#  RES = 111 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  48 | OPB = 115 
#  time =                 9645 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9645 | monitor_results_stored = 01101111zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9645 ns Started: 9545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66  31 0 0  3 0
#    Time: 9645 ns Started: 9635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9655 ns Started: 9555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 115 0 1  3 0
#    Time: 9655 ns Started: 9645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9665 ns Started: 9565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 115 0 1  3 0
#    Time: 9665 ns Started: 9655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 125 | OPB = 197 
# Monitor @ 9675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  48 | OPB = 115 |
# Monitor @ 9675 
#  RES = 196 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  48 | OPB = 115 |
# Monitor @ 9675 
#  RES = 196 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 125 | OPB = 197 
#  time =                 9675 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9675 | monitor_results_stored = 11000100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9675 ns Started: 9575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 115 0 1  3 0
#    Time: 9675 ns Started: 9665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9685 ns Started: 9585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 125 197 0 1  3 0
#    Time: 9685 ns Started: 9675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9695 ns Started: 9595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 125 197 0 1  3 0
#    Time: 9695 ns Started: 9685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 9705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  28 | OPB = 210 
# Monitor @ 9705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 125 | OPB = 197 |
# Monitor @ 9705 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 125 | OPB = 197 |
# Monitor @ 9705 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  28 | OPB = 210 
#  time =                 9705 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9705 | monitor_results_stored = 10000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9705 ns Started: 9605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 125 197 0 1  3 0
#    Time: 9705 ns Started: 9695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9715 ns Started: 9615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28 210 0 0  3 1
#    Time: 9715 ns Started: 9705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9725 ns Started: 9625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28 210 0 0  3 1
#    Time: 9725 ns Started: 9715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 9735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 152 | OPB = 246 
# Monitor @ 9735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  28 | OPB = 210 |
# Monitor @ 9735 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  28 | OPB = 210 |
# Monitor @ 9735 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 152 | OPB = 246 
#  time =                 9735 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9735 | monitor_results_stored = 10000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9735 ns Started: 9635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28 210 0 0  3 1
#    Time: 9735 ns Started: 9725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9745 ns Started: 9645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 246 0 2  3 1
#    Time: 9745 ns Started: 9735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9755 ns Started: 9655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 246 0 2  3 1
#    Time: 9755 ns Started: 9745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 9765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 252 | OPB = 255 
# Monitor @ 9765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 152 | OPB = 246 |
# Monitor @ 9765 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 152 | OPB = 246 |
# Monitor @ 9765 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 252 | OPB = 255 
#  time =                 9765 | reference_results_stored = 00000000zzzzzz
# time :                 9765 | monitor_results_stored = 00000000zzzzzz
# <-----------------------------PASS----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9765 ns Started: 9665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 246 0 2  3 1
#    Time: 9765 ns Started: 9755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9775 ns Started: 9675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 255 0 3  3 1
#    Time: 9775 ns Started: 9765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9785 ns Started: 9685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 255 0 3  3 1
#    Time: 9785 ns Started: 9775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 252 | OPB = 255 |
# Monitor @ 9795 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 252 | OPB = 255 |
# Monitor @ 9795 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 252 | OPB = 255 
#  time =                 9795 | reference_results_stored = 00000000zzzzzz
# time :                 9795 | monitor_results_stored = 00000000zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 164 | OPB = 110 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9795 ns Started: 9695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 255 0 3  3 1
#    Time: 9795 ns Started: 9785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9805 ns Started: 9705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164 110 0 2  2 1
#    Time: 9805 ns Started: 9795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9815 ns Started: 9715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164 110 0 2  2 1
#    Time: 9815 ns Started: 9805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =   2 | OPB =  94 
# Monitor @ 9825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 164 | OPB = 110 |
# Monitor @ 9825 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 164 | OPB = 110 |
# Monitor @ 9825 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =   2 | OPB =  94 
#  time =                 9825 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9825 | monitor_results_stored = 00000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9825 ns Started: 9725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164 110 0 2  2 1
#    Time: 9825 ns Started: 9815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9835 ns Started: 9735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2  94 0 0  2 1
#    Time: 9835 ns Started: 9825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9845 ns Started: 9745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2  94 0 0  2 1
#    Time: 9845 ns Started: 9835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 180 | OPB = 130 
# Monitor @ 9855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =   2 | OPB =  94 |
# Monitor @ 9855 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =   2 | OPB =  94 |
# Monitor @ 9855 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 180 | OPB = 130 
#  time =                 9855 | reference_results_stored = 10110110zzzzzz
# time :                 9855 | monitor_results_stored = 00000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9855 ns Started: 9755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2  94 0 0  2 1
#    Time: 9855 ns Started: 9845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9865 ns Started: 9765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 180 130 0 3  2 1
#    Time: 9865 ns Started: 9855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9875 ns Started: 9775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 180 130 0 3  2 1
#    Time: 9875 ns Started: 9865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 180 | OPB = 130 |
# Monitor @ 9885 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 180 | OPB = 130 |
# Monitor @ 9885 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 180 | OPB = 130 
#  time =                 9885 | reference_results_stored = 10110110zzzzzz
# time :                 9885 | monitor_results_stored = 00000001zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 9885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA = 221 | OPB =  79 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9885 ns Started: 9785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 180 130 0 3  2 1
#    Time: 9885 ns Started: 9875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9895 ns Started: 9795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 221  79 0 2  1 0
#    Time: 9895 ns Started: 9885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9905 ns Started: 9805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 221  79 0 2  1 0
#    Time: 9905 ns Started: 9895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA = 251 | OPB = 182 
# Monitor @ 9915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA = 221 | OPB =  79 |
# Monitor @ 9915 
#  RES = 251 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA = 221 | OPB =  79 |
# Monitor @ 9915 
#  RES = 251 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA = 251 | OPB = 182 
#  time =                 9915 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9915 | monitor_results_stored = 11111011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9915 ns Started: 9815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 221  79 0 2  1 0
#    Time: 9915 ns Started: 9905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9925 ns Started: 9825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 251 182 0 2  1 0
#    Time: 9925 ns Started: 9915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9935 ns Started: 9835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 251 182 0 2  1 0
#    Time: 9935 ns Started: 9925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 152 | OPB =  81 
# Monitor @ 9945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA = 251 | OPB = 182 |
# Monitor @ 9945 
#  RES =  75 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA = 251 | OPB = 182 |
# Monitor @ 9945 
#  RES =  75 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 152 | OPB =  81 
#  time =                 9945 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9945 | monitor_results_stored = 01001011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9945 ns Started: 9845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 251 182 0 2  1 0
#    Time: 9945 ns Started: 9935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9955 ns Started: 9855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152  81 0 0  1 1
#    Time: 9955 ns Started: 9945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9965 ns Started: 9865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152  81 0 0  1 1
#    Time: 9965 ns Started: 9955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 9975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 1 | CIN = 1 | OPA = 181 | OPB = 102 
# Monitor @ 9975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 152 | OPB =  81 |
# Monitor @ 9975 
#  RES =  75 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 152 | OPB =  81 |
# Monitor @ 9975 
#  RES =  75 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 1 | CIN = 1 | OPA = 181 | OPB = 102 
#  time =                 9975 | reference_results_stored = zzzzzzzzzzzzz1
# time :                 9975 | monitor_results_stored = 01001011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9975 ns Started: 9875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152  81 0 0  1 1
#    Time: 9975 ns Started: 9965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9985 ns Started: 9885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 181 102 0 1  1 1
#    Time: 9985 ns Started: 9975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9995 ns Started: 9895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 181 102 0 1  1 1
#    Time: 9995 ns Started: 9985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 10005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 242 | OPB =  21 
# Monitor @ 10005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 1 | CIN = 1 | OPA = 181 | OPB = 102 |
# Monitor @ 10005 
#  RES =  75 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 1 | CIN = 1 | OPA = 181 | OPB = 102 |
# Monitor @ 10005 
#  RES =  75 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 242 | OPB =  21 
#  time =                10005 | reference_results_stored = 11101111zzzzzz
# time :                10005 | monitor_results_stored = 01001011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10005 ns Started: 9905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 181 102 0 1  1 1
#    Time: 10005 ns Started: 9995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10015 ns Started: 9915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  21 0 3  1 1
#    Time: 10015 ns Started: 10005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10025 ns Started: 9925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  21 0 3  1 1
#    Time: 10025 ns Started: 10015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 242 | OPB =  21 |
# Monitor @ 10035 
#  RES = 239 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 242 | OPB =  21 |
# Monitor @ 10035 
#  RES = 239 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 242 | OPB =  21 
#  time =                10035 | reference_results_stored = 11101111zzzzzz
# time :                10035 | monitor_results_stored = 11101111zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 10035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  49 | OPB = 113 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10035 ns Started: 9935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  21 0 3  1 1
#    Time: 10035 ns Started: 10025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10045 ns Started: 9945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  49 113 0 1  5 0
#    Time: 10045 ns Started: 10035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10055 ns Started: 9955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  49 113 0 1  5 0
#    Time: 10055 ns Started: 10045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 10065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  72 | OPB = 171 
# Monitor @ 10065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  49 | OPB = 113 |
# Monitor @ 10065 
#  RES = 219 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  49 | OPB = 113 |
# Monitor @ 10065 
#  RES = 219 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  72 | OPB = 171 
#  time =                10065 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10065 | monitor_results_stored = 11011011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10065 ns Started: 9965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  49 113 0 1  5 0
#    Time: 10065 ns Started: 10055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10075 ns Started: 9975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 171 0 1  5 0
#    Time: 10075 ns Started: 10065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10085 ns Started: 9985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 171 0 1  5 0
#    Time: 10085 ns Started: 10075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 10095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 162 | OPB =  40 
# Monitor @ 10095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  72 | OPB = 171 |
# Monitor @ 10095 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  72 | OPB = 171 |
# Monitor @ 10095 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 162 | OPB =  40 
#  time =                10095 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10095 | monitor_results_stored = 10100010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10095 ns Started: 9995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 171 0 1  5 0
#    Time: 10095 ns Started: 10085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10105 ns Started: 10005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162  40 0 1  5 1
#    Time: 10105 ns Started: 10095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10115 ns Started: 10015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162  40 0 1  5 1
#    Time: 10115 ns Started: 10105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 10125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA =  10 | OPB = 248 
# Monitor @ 10125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 162 | OPB =  40 |
# Monitor @ 10125 
#  RES =  72 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 162 | OPB =  40 |
# Monitor @ 10125 
#  RES =  72 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA =  10 | OPB = 248 
#  time =                10125 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10125 | monitor_results_stored = 01001000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10125 ns Started: 10025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162  40 0 1  5 1
#    Time: 10125 ns Started: 10115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10135 ns Started: 10035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  10 248 0 1  5 1
#    Time: 10135 ns Started: 10125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10145 ns Started: 10045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  10 248 0 1  5 1
#    Time: 10145 ns Started: 10135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 10155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA = 240 | OPB =  39 
# Monitor @ 10155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA =  10 | OPB = 248 |
# Monitor @ 10155 
#  RES = 224 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA =  10 | OPB = 248 |
# Monitor @ 10155 
#  RES = 224 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA = 240 | OPB =  39 
#  time =                10155 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10155 | monitor_results_stored = 11100000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10155 ns Started: 10055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  10 248 0 1  5 1
#    Time: 10155 ns Started: 10145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10165 ns Started: 10065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 240  39 0 1  5 0
#    Time: 10165 ns Started: 10155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10175 ns Started: 10075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 240  39 0 1  5 0
#    Time: 10175 ns Started: 10165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 10185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 213 | OPB =  36 
# Monitor @ 10185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA = 240 | OPB =  39 |
# Monitor @ 10185 
#  RES =  26 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA = 240 | OPB =  39 |
# Monitor @ 10185 
#  RES =  26 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 213 | OPB =  36 
#  time =                10185 | reference_results_stored = 00001110zzzzzz
# time :                10185 | monitor_results_stored = 00011010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10185 ns Started: 10085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 240  39 0 1  5 0
#    Time: 10185 ns Started: 10175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10195 ns Started: 10095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 213  36 0 3  5 1
#    Time: 10195 ns Started: 10185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10205 ns Started: 10105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 213  36 0 3  5 1
#    Time: 10205 ns Started: 10195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 213 | OPB =  36 |
# Monitor @ 10215 
#  RES =  14 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 213 | OPB =  36 |
# Monitor @ 10215 
#  RES =  14 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 213 | OPB =  36 
#  time =                10215 | reference_results_stored = 00001110zzzzzz
# time :                10215 | monitor_results_stored = 00001110zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 10215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 186 | OPB = 200 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10215 ns Started: 10115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 213  36 0 3  5 1
#    Time: 10215 ns Started: 10205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10225 ns Started: 10125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186 200 0 3 12 1
#    Time: 10225 ns Started: 10215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10235 ns Started: 10135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186 200 0 3 12 1
#    Time: 10235 ns Started: 10225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 186 | OPB = 200 |
# Monitor @ 10245 
#  RES = 186 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 10245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 186 | OPB = 200 |
# Monitor @ 10245 
#  RES = 186 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 10245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 186 | OPB = 200 
#  time =                10245 | reference_results_stored = 10111010zzzzz1
# time :                10245 | monitor_results_stored = 10111010zzzzz1
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 10245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 249 | OPB = 133 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10245 ns Started: 10145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186 200 0 3 12 1
#    Time: 10245 ns Started: 10235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10255 ns Started: 10155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 133 0 0  0 0
#    Time: 10255 ns Started: 10245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10265 ns Started: 10165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 133 0 0  0 0
#    Time: 10265 ns Started: 10255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 10275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 196 | OPB = 145 
# Monitor @ 10275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 249 | OPB = 133 |
# Monitor @ 10275 
#  RES = 186 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 10275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 249 | OPB = 133 |
# Monitor @ 10275 
#  RES = 186 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 10275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 196 | OPB = 145 
#  time =                10275 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10275 | monitor_results_stored = 10111010zzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10275 ns Started: 10175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 133 0 0  0 0
#    Time: 10275 ns Started: 10265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10285 ns Started: 10185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 196 145 0 1  0 0
#    Time: 10285 ns Started: 10275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10295 ns Started: 10195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 196 145 0 1  0 0
#    Time: 10295 ns Started: 10285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 10305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 201 | OPB = 197 
# Monitor @ 10305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 196 | OPB = 145 |
# Monitor @ 10305 
#  RES = 192 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 196 | OPB = 145 |
# Monitor @ 10305 
#  RES = 192 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 201 | OPB = 197 
#  time =                10305 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10305 | monitor_results_stored = 11000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10305 ns Started: 10205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 196 145 0 1  0 0
#    Time: 10305 ns Started: 10295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10315 ns Started: 10215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201 197 0 1  0 1
#    Time: 10315 ns Started: 10305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10325 ns Started: 10225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201 197 0 1  0 1
#    Time: 10325 ns Started: 10315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 10335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA =  45 | OPB =  62 
# Monitor @ 10335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 201 | OPB = 197 |
# Monitor @ 10335 
#  RES = 200 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 201 | OPB = 197 |
# Monitor @ 10335 
#  RES = 200 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA =  45 | OPB =  62 
#  time =                10335 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10335 | monitor_results_stored = 11001000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10335 ns Started: 10235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201 197 0 1  0 1
#    Time: 10335 ns Started: 10325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10345 ns Started: 10245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45  62 0 2  0 0
#    Time: 10345 ns Started: 10335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10355 ns Started: 10255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45  62 0 2  0 0
#    Time: 10355 ns Started: 10345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 10365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =  22 | OPB = 140 
# Monitor @ 10365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA =  45 | OPB =  62 |
# Monitor @ 10365 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA =  45 | OPB =  62 |
# Monitor @ 10365 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =  22 | OPB = 140 
#  time =                10365 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10365 | monitor_results_stored = 00001000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10365 ns Started: 10265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45  62 0 2  0 0
#    Time: 10365 ns Started: 10355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10375 ns Started: 10275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  22 140 0 1  0 0
#    Time: 10375 ns Started: 10365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10385 ns Started: 10285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  22 140 0 1  0 0
#    Time: 10385 ns Started: 10375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 10395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  69 | OPB =  98 
# Monitor @ 10395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =  22 | OPB = 140 |
# Monitor @ 10395 
#  RES =  22 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =  22 | OPB = 140 |
# Monitor @ 10395 
#  RES =  22 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  69 | OPB =  98 
#  time =                10395 | reference_results_stored = 01000000zzzzzz
# time :                10395 | monitor_results_stored = 00010110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10395 ns Started: 10295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  22 140 0 1  0 0
#    Time: 10395 ns Started: 10385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10405 ns Started: 10305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  69  98 0 3  0 0
#    Time: 10405 ns Started: 10395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10415 ns Started: 10315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  69  98 0 3  0 0
#    Time: 10415 ns Started: 10405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  69 | OPB =  98 |
# Monitor @ 10425 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  69 | OPB =  98 |
# Monitor @ 10425 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  69 | OPB =  98 
#  time =                10425 | reference_results_stored = 01000000zzzzzz
# time :                10425 | monitor_results_stored = 01000000zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 10425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =  33 | OPB =  82 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10425 ns Started: 10325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  69  98 0 3  0 0
#    Time: 10425 ns Started: 10415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10435 ns Started: 10335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33  82 0 0  5 0
#    Time: 10435 ns Started: 10425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10445 ns Started: 10345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33  82 0 0  5 0
#    Time: 10445 ns Started: 10435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 10455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 255 | OPB = 187 
# Monitor @ 10455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =  33 | OPB =  82 |
# Monitor @ 10455 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =  33 | OPB =  82 |
# Monitor @ 10455 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 255 | OPB = 187 
#  time =                10455 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10455 | monitor_results_stored = 01000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10455 ns Started: 10355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33  82 0 0  5 0
#    Time: 10455 ns Started: 10445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10465 ns Started: 10365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 255 187 0 1  5 1
#    Time: 10465 ns Started: 10455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10475 ns Started: 10375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 255 187 0 1  5 1
#    Time: 10475 ns Started: 10465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 10485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 199 | OPB =  33 
# Monitor @ 10485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 255 | OPB = 187 |
# Monitor @ 10485 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 255 | OPB = 187 |
# Monitor @ 10485 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 199 | OPB =  33 
#  time =                10485 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10485 | monitor_results_stored = 01100010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10485 ns Started: 10385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 255 187 0 1  5 1
#    Time: 10485 ns Started: 10475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10495 ns Started: 10395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199  33 0 0  5 1
#    Time: 10495 ns Started: 10485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10505 ns Started: 10405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199  33 0 0  5 1
#    Time: 10505 ns Started: 10495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 10515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 185 | OPB = 169 
# Monitor @ 10515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 199 | OPB =  33 |
# Monitor @ 10515 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 199 | OPB =  33 |
# Monitor @ 10515 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 185 | OPB = 169 
#  time =                10515 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10515 | monitor_results_stored = 01100010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10515 ns Started: 10415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199  33 0 0  5 1
#    Time: 10515 ns Started: 10505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10525 ns Started: 10425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 185 169 0 0  5 1
#    Time: 10525 ns Started: 10515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10535 ns Started: 10435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 185 169 0 0  5 1
#    Time: 10535 ns Started: 10525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 10545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 194 | OPB = 163 
# Monitor @ 10545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 185 | OPB = 169 |
# Monitor @ 10545 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 185 | OPB = 169 |
# Monitor @ 10545 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 194 | OPB = 163 
#  time =                10545 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10545 | monitor_results_stored = 01100010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10545 ns Started: 10445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 185 169 0 0  5 1
#    Time: 10545 ns Started: 10535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10555 ns Started: 10455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 194 163 0 0  5 0
#    Time: 10555 ns Started: 10545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10565 ns Started: 10465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 194 163 0 0  5 0
#    Time: 10565 ns Started: 10555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 10575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB = 141 
# Monitor @ 10575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 194 | OPB = 163 |
# Monitor @ 10575 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 194 | OPB = 163 |
# Monitor @ 10575 
#  RES =  98 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB = 141 
#  time =                10575 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10575 | monitor_results_stored = 01100010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10575 ns Started: 10475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 194 163 0 0  5 0
#    Time: 10575 ns Started: 10565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10585 ns Started: 10485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96 141 0 2  5 1
#    Time: 10585 ns Started: 10575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10595 ns Started: 10495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96 141 0 2  5 1
#    Time: 10595 ns Started: 10585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 10605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  51 | OPB = 123 
# Monitor @ 10605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB = 141 |
# Monitor @ 10605 
#  RES = 141 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB = 141 |
# Monitor @ 10605 
#  RES = 141 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  51 | OPB = 123 
#  time =                10605 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10605 | monitor_results_stored = 10001101zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10605 ns Started: 10505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96 141 0 2  5 1
#    Time: 10605 ns Started: 10595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10615 ns Started: 10515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 123 0 1  5 0
#    Time: 10615 ns Started: 10605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10625 ns Started: 10525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 123 0 1  5 0
#    Time: 10625 ns Started: 10615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 10635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 171 | OPB = 125 
# Monitor @ 10635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  51 | OPB = 123 |
# Monitor @ 10635 
#  RES =  65 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  51 | OPB = 123 |
# Monitor @ 10635 
#  RES =  65 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 171 | OPB = 125 
#  time =                10635 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10635 | monitor_results_stored = 01000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10635 ns Started: 10535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 123 0 1  5 0
#    Time: 10635 ns Started: 10625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10645 ns Started: 10545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 171 125 0 0  5 1
#    Time: 10645 ns Started: 10635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10655 ns Started: 10555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 171 125 0 0  5 1
#    Time: 10655 ns Started: 10645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 10665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 161 | OPB = 128 
# Monitor @ 10665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 171 | OPB = 125 |
# Monitor @ 10665 
#  RES =  65 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 171 | OPB = 125 |
# Monitor @ 10665 
#  RES =  65 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 161 | OPB = 128 
#  time =                10665 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10665 | monitor_results_stored = 01000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10665 ns Started: 10565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 171 125 0 0  5 1
#    Time: 10665 ns Started: 10655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10675 ns Started: 10575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 128 0 0  5 0
#    Time: 10675 ns Started: 10665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10685 ns Started: 10585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 128 0 0  5 0
#    Time: 10685 ns Started: 10675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          10 
# Driver @ 10695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  62 | OPB = 111 
# Monitor @ 10695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 161 | OPB = 128 |
# Monitor @ 10695 
#  RES =  65 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 161 | OPB = 128 |
# Monitor @ 10695 
#  RES =  65 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  62 | OPB = 111 
#  time =                10695 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10695 | monitor_results_stored = 01000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10695 ns Started: 10595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 128 0 0  5 0
#    Time: 10695 ns Started: 10685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10705 ns Started: 10605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  62 111 0 2  5 1
#    Time: 10705 ns Started: 10695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10715 ns Started: 10615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  62 111 0 2  5 1
#    Time: 10715 ns Started: 10705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          11 
# Driver @ 10725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB =  82 
# Monitor @ 10725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  62 | OPB = 111 |
# Monitor @ 10725 
#  RES = 163 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  62 | OPB = 111 |
# Monitor @ 10725 
#  RES = 163 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB =  82 
#  time =                10725 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10725 | monitor_results_stored = 10100011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10725 ns Started: 10625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  62 111 0 2  5 1
#    Time: 10725 ns Started: 10715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10735 ns Started: 10635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96  82 0 2  5 1
#    Time: 10735 ns Started: 10725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10745 ns Started: 10645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96  82 0 2  5 1
#    Time: 10745 ns Started: 10735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          12 
# Driver @ 10755 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =  32 | OPB =  82 
# Monitor @ 10755 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB =  82 |
# Monitor @ 10755 
#  RES = 158 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10755 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB =  82 |
# Monitor @ 10755 
#  RES = 158 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10755 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =  32 | OPB =  82 
#  time =                10755 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10755 | monitor_results_stored = 10011110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10755 ns Started: 10655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96  82 0 2  5 1
#    Time: 10755 ns Started: 10745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10765 ns Started: 10665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32  82 0 0  5 0
#    Time: 10765 ns Started: 10755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10775 ns Started: 10675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32  82 0 0  5 0
#    Time: 10775 ns Started: 10765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          13 
# Driver @ 10785 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 246 | OPB = 254 
# Monitor @ 10785 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =  32 | OPB =  82 |
# Monitor @ 10785 
#  RES = 158 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10785 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA =  32 | OPB =  82 |
# Monitor @ 10785 
#  RES = 158 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10785 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 246 | OPB = 254 
#  time =                10785 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10785 | monitor_results_stored = 10011110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10785 ns Started: 10685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  32  82 0 0  5 0
#    Time: 10785 ns Started: 10775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10795 ns Started: 10695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 254 0 1  5 1
#    Time: 10795 ns Started: 10785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10805 ns Started: 10705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 254 0 1  5 1
#    Time: 10805 ns Started: 10795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          14 
# Driver @ 10815 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA =  24 | OPB = 211 
# Monitor @ 10815 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 246 | OPB = 254 |
# Monitor @ 10815 
#  RES =  91 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10815 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA = 246 | OPB = 254 |
# Monitor @ 10815 
#  RES =  91 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10815 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA =  24 | OPB = 211 
#  time =                10815 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10815 | monitor_results_stored = 01011011zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10815 ns Started: 10715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 254 0 1  5 1
#    Time: 10815 ns Started: 10805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10825 ns Started: 10725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 211 0 1  5 1
#    Time: 10825 ns Started: 10815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10835 ns Started: 10735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 211 0 1  5 1
#    Time: 10835 ns Started: 10825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          15 
# Driver @ 10845 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 186 | OPB = 140 
# Monitor @ 10845 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA =  24 | OPB = 211 |
# Monitor @ 10845 
#  RES = 181 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10845 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA =  24 | OPB = 211 |
# Monitor @ 10845 
#  RES = 181 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10845 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 186 | OPB = 140 
#  time =                10845 | reference_results_stored = 11001001zzzzzz
# time :                10845 | monitor_results_stored = 10110101zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10845 ns Started: 10745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 211 0 1  5 1
#    Time: 10845 ns Started: 10835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10855 ns Started: 10755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186 140 0 3  5 1
#    Time: 10855 ns Started: 10845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10865 ns Started: 10765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186 140 0 3  5 1
#    Time: 10865 ns Started: 10855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10875 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 186 | OPB = 140 |
# Monitor @ 10875 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10875 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 186 | OPB = 140 |
# Monitor @ 10875 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10875 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA = 186 | OPB = 140 
#  time =                10875 | reference_results_stored = 11001001zzzzzz
# time :                10875 | monitor_results_stored = 11001001zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 10875 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 128 | OPB =  56 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10875 ns Started: 10775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186 140 0 3  5 1
#    Time: 10875 ns Started: 10865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10885 ns Started: 10785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 128  56 0 0  0 1
#    Time: 10885 ns Started: 10875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10895 ns Started: 10795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 128  56 0 0  0 1
#    Time: 10895 ns Started: 10885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 10905 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 112 | OPB =   9 
# Monitor @ 10905 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 128 | OPB =  56 |
# Monitor @ 10905 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10905 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 128 | OPB =  56 |
# Monitor @ 10905 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10905 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 112 | OPB =   9 
#  time =                10905 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10905 | monitor_results_stored = 11001001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10905 ns Started: 10805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 128  56 0 0  0 1
#    Time: 10905 ns Started: 10895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10915 ns Started: 10815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 112   9 0 0  0 0
#    Time: 10915 ns Started: 10905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10925 ns Started: 10825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 112   9 0 0  0 0
#    Time: 10925 ns Started: 10915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 10935 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 109 | OPB = 232 
# Monitor @ 10935 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 112 | OPB =   9 |
# Monitor @ 10935 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10935 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 112 | OPB =   9 |
# Monitor @ 10935 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10935 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 109 | OPB = 232 
#  time =                10935 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10935 | monitor_results_stored = 11001001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10935 ns Started: 10835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 112   9 0 0  0 0
#    Time: 10935 ns Started: 10925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10945 ns Started: 10845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109 232 0 0  0 0
#    Time: 10945 ns Started: 10935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10955 ns Started: 10855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109 232 0 0  0 0
#    Time: 10955 ns Started: 10945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 10965 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =   3 | OPB = 249 
# Monitor @ 10965 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 109 | OPB = 232 |
# Monitor @ 10965 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10965 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 109 | OPB = 232 |
# Monitor @ 10965 
#  RES = 201 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10965 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =   3 | OPB = 249 
#  time =                10965 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10965 | monitor_results_stored = 11001001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10965 ns Started: 10865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109 232 0 0  0 0
#    Time: 10965 ns Started: 10955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10975 ns Started: 10875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3 249 0 1  0 0
#    Time: 10975 ns Started: 10965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10985 ns Started: 10885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3 249 0 1  0 0
#    Time: 10985 ns Started: 10975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 10995 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  29 | OPB = 114 
# Monitor @ 10995 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =   3 | OPB = 249 |
# Monitor @ 10995 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10995 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =   3 | OPB = 249 |
# Monitor @ 10995 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10995 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  29 | OPB = 114 
#  time =                10995 | reference_results_stored = zzzzzzzzzzzzz1
# time :                10995 | monitor_results_stored = 00000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10995 ns Started: 10895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3 249 0 1  0 0
#    Time: 10995 ns Started: 10985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11005 ns Started: 10905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29 114 0 1  0 1
#    Time: 11005 ns Started: 10995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11015 ns Started: 10915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29 114 0 1  0 1
#    Time: 11015 ns Started: 11005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 11025 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  73 | OPB =  93 
# Monitor @ 11025 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  29 | OPB = 114 |
# Monitor @ 11025 
#  RES =  12 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11025 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  29 | OPB = 114 |
# Monitor @ 11025 
#  RES =  12 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11025 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  73 | OPB =  93 
#  time =                11025 | reference_results_stored = zzzzzzzzzzzzz1
# time :                11025 | monitor_results_stored = 00001100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11025 ns Started: 10925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29 114 0 1  0 1
#    Time: 11025 ns Started: 11015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11035 ns Started: 10935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  73  93 0 0  0 1
#    Time: 11035 ns Started: 11025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11045 ns Started: 10945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  73  93 0 0  0 1
#    Time: 11045 ns Started: 11035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 11055 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 211 | OPB = 247 
# Monitor @ 11055 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  73 | OPB =  93 |
# Monitor @ 11055 
#  RES =  12 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11055 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  73 | OPB =  93 |
# Monitor @ 11055 
#  RES =  12 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11055 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 211 | OPB = 247 
#  time =                11055 | reference_results_stored = zzzzzzzzzzzzz1
# time :                11055 | monitor_results_stored = 00001100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11055 ns Started: 10955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  73  93 0 0  0 1
#    Time: 11055 ns Started: 11045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11065 ns Started: 10965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 211 247 0 1  0 1
#    Time: 11065 ns Started: 11055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11075 ns Started: 10975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 211 247 0 1  0 1
#    Time: 11075 ns Started: 11065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 11085 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 108 | OPB = 157 
# Monitor @ 11085 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 211 | OPB = 247 |
# Monitor @ 11085 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11085 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 211 | OPB = 247 |
# Monitor @ 11085 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11085 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 108 | OPB = 157 
#  time =                11085 | reference_results_stored = zzzzzzzzzzzzz1
# time :                11085 | monitor_results_stored = 10000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11085 ns Started: 10985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 211 247 0 1  0 1
#    Time: 11085 ns Started: 11075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11095 ns Started: 10995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108 157 0 0  0 0
#    Time: 11095 ns Started: 11085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11105 ns Started: 11005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108 157 0 0  0 0
#    Time: 11105 ns Started: 11095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 11115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  87 | OPB =  90 
# Monitor @ 11115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 108 | OPB = 157 |
# Monitor @ 11115 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 108 | OPB = 157 |
# Monitor @ 11115 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  87 | OPB =  90 
#  time =                11115 | reference_results_stored = zzzzzzzzzzzzz1
# time :                11115 | monitor_results_stored = 10000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11115 ns Started: 11015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108 157 0 0  0 0
#    Time: 11115 ns Started: 11105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11125 ns Started: 11025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87  90 0 0  0 1
#    Time: 11125 ns Started: 11115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11135 ns Started: 11035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87  90 0 0  0 1
#    Time: 11135 ns Started: 11125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          10 
# Driver @ 11145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 123 | OPB =  65 
# Monitor @ 11145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  87 | OPB =  90 |
# Monitor @ 11145 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  87 | OPB =  90 |
# Monitor @ 11145 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 123 | OPB =  65 
#  time =                11145 | reference_results_stored = zzzzzzzzzzzzz1
# time :                11145 | monitor_results_stored = 10000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11145 ns Started: 11045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87  90 0 0  0 1
#    Time: 11145 ns Started: 11135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11155 ns Started: 11055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123  65 0 2  0 1
#    Time: 11155 ns Started: 11145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11165 ns Started: 11065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123  65 0 2  0 1
#    Time: 11165 ns Started: 11155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          11 
# Driver @ 11175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 184 | OPB = 166 
# Monitor @ 11175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 123 | OPB =  65 |
# Monitor @ 11175 
#  RES =  65 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 123 | OPB =  65 |
# Monitor @ 11175 
#  RES =  65 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 184 | OPB = 166 
#  time =                11175 | reference_results_stored = 10100000zzzzzz
# time :                11175 | monitor_results_stored = 01000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11175 ns Started: 11075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123  65 0 2  0 1
#    Time: 11175 ns Started: 11165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11185 ns Started: 11085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 184 166 0 3  0 0
#    Time: 11185 ns Started: 11175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11195 ns Started: 11095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 184 166 0 3  0 0
#    Time: 11195 ns Started: 11185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 184 | OPB = 166 |
# Monitor @ 11205 
#  RES = 160 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 184 | OPB = 166 |
# Monitor @ 11205 
#  RES = 160 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 184 | OPB = 166 
#  time =                11205 | reference_results_stored = 10100000zzzzzz
# time :                11205 | monitor_results_stored = 10100000zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 11205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  33 | OPB = 173 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11205 ns Started: 11105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 184 166 0 3  0 0
#    Time: 11205 ns Started: 11195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11215 ns Started: 11115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 173 0 1  3 1
#    Time: 11215 ns Started: 11205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11225 ns Started: 11125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 173 0 1  3 1
#    Time: 11225 ns Started: 11215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 11235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  27 | OPB =  59 
# Monitor @ 11235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  33 | OPB = 173 |
# Monitor @ 11235 
#  RES =  88 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  33 | OPB = 173 |
# Monitor @ 11235 
#  RES =  88 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  27 | OPB =  59 
#  time =                11235 | reference_results_stored = 11000100zzzzzz
# time :                11235 | monitor_results_stored = 01011000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11235 ns Started: 11135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 173 0 1  3 1
#    Time: 11235 ns Started: 11225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11245 ns Started: 11145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27  59 0 3  3 1
#    Time: 11245 ns Started: 11235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11255 ns Started: 11155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27  59 0 3  3 1
#    Time: 11255 ns Started: 11245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  27 | OPB =  59 |
# Monitor @ 11265 
#  RES = 196 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  27 | OPB =  59 |
# Monitor @ 11265 
#  RES = 196 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  27 | OPB =  59 
#  time =                11265 | reference_results_stored = 11000100zzzzzz
# time :                11265 | monitor_results_stored = 11000100zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 11265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 188 | OPB = 158 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11265 ns Started: 11165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27  59 0 3  3 1
#    Time: 11265 ns Started: 11255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11275 ns Started: 11175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 158 0 3  0 1
#    Time: 11275 ns Started: 11265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11285 ns Started: 11185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 158 0 3  0 1
#    Time: 11285 ns Started: 11275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 188 | OPB = 158 |
# Monitor @ 11295 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 188 | OPB = 158 |
# Monitor @ 11295 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 188 | OPB = 158 
#  time =                11295 | reference_results_stored = 10011100zzzzzz
# time :                11295 | monitor_results_stored = 10011100zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 11295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 236 | OPB = 106 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11295 ns Started: 11195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 158 0 3  0 1
#    Time: 11295 ns Started: 11285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11305 ns Started: 11205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 236 106 0 0  2 1
#    Time: 11305 ns Started: 11295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11315 ns Started: 11215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 236 106 0 0  2 1
#    Time: 11315 ns Started: 11305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 11325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA =  53 | OPB = 158 
# Monitor @ 11325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 236 | OPB = 106 |
# Monitor @ 11325 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 236 | OPB = 106 |
# Monitor @ 11325 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA =  53 | OPB = 158 
#  time =                11325 | reference_results_stored = zzzzzzzzzzzzz1
# time :                11325 | monitor_results_stored = 10011100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11325 ns Started: 11225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 236 106 0 0  2 1
#    Time: 11325 ns Started: 11315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11335 ns Started: 11235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53 158 0 2  2 0
#    Time: 11335 ns Started: 11325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11345 ns Started: 11245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53 158 0 2  2 0
#    Time: 11345 ns Started: 11335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 11355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 116 | OPB = 104 
# Monitor @ 11355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA =  53 | OPB = 158 |
# Monitor @ 11355 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA =  53 | OPB = 158 |
# Monitor @ 11355 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 116 | OPB = 104 
#  time =                11355 | reference_results_stored = zzzzzzzzzzzzz1
# time :                11355 | monitor_results_stored = 00000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11355 ns Started: 11255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53 158 0 2  2 0
#    Time: 11355 ns Started: 11345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11365 ns Started: 11265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 116 104 0 1  2 1
#    Time: 11365 ns Started: 11355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11375 ns Started: 11275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 116 104 0 1  2 1
#    Time: 11375 ns Started: 11365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 11385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 227 | OPB = 102 
# Monitor @ 11385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 116 | OPB = 104 |
# Monitor @ 11385 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 116 | OPB = 104 |
# Monitor @ 11385 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 227 | OPB = 102 
#  time =                11385 | reference_results_stored = 11100111zzzzzz
# time :                11385 | monitor_results_stored = 00000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11385 ns Started: 11285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 116 104 0 1  2 1
#    Time: 11385 ns Started: 11375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11395 ns Started: 11295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 227 102 0 3  2 1
#    Time: 11395 ns Started: 11385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11405 ns Started: 11305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 227 102 0 3  2 1
#    Time: 11405 ns Started: 11395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 227 | OPB = 102 |
# Monitor @ 11415 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 227 | OPB = 102 |
# Monitor @ 11415 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 227 | OPB = 102 
#  time =                11415 | reference_results_stored = 11100111zzzzzz
# time :                11415 | monitor_results_stored = 00000001zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 11415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 2 | CIN = 0 | OPA = 125 | OPB = 127 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11415 ns Started: 11315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 227 102 0 3  2 1
#    Time: 11415 ns Started: 11405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11425 ns Started: 11325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 125 127 0 2 12 0
#    Time: 11425 ns Started: 11415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11435 ns Started: 11335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 125 127 0 2 12 0
#    Time: 11435 ns Started: 11425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 11445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 144 | OPB =  65 
# Monitor @ 11445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 2 | CIN = 0 | OPA = 125 | OPB = 127 |
# Monitor @ 11445 
#  RES = 241 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 11445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 2 | CIN = 0 | OPA = 125 | OPB = 127 |
# Monitor @ 11445 
#  RES = 241 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 11445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 144 | OPB =  65 
#  time =                11445 | reference_results_stored = 00100001zzzzz1
# time :                11445 | monitor_results_stored = 11110001zzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11445 ns Started: 11345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 125 127 0 2 12 0
#    Time: 11445 ns Started: 11435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11455 ns Started: 11355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 144  65 0 3 12 0
#    Time: 11455 ns Started: 11445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11465 ns Started: 11365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 144  65 0 3 12 0
#    Time: 11465 ns Started: 11455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 144 | OPB =  65 |
# Monitor @ 11475 
#  RES =  33 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 11475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 144 | OPB =  65 |
# Monitor @ 11475 
#  RES =  33 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 11475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 144 | OPB =  65 
#  time =                11475 | reference_results_stored = 00100001zzzzz1
# time :                11475 | monitor_results_stored = 00100001zzzzz1
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 11475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 219 | OPB =  31 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11475 ns Started: 11375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 144  65 0 3 12 0
#    Time: 11475 ns Started: 11465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11485 ns Started: 11385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219  31 0 0  0 0
#    Time: 11485 ns Started: 11475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11495 ns Started: 11395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219  31 0 0  0 0
#    Time: 11495 ns Started: 11485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 11505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 227 | OPB =  41 
# Monitor @ 11505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 219 | OPB =  31 |
# Monitor @ 11505 
#  RES =  33 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 11505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 219 | OPB =  31 |
# Monitor @ 11505 
#  RES =  33 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 11505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 227 | OPB =  41 
#  time =                11505 | reference_results_stored = zzzzzzzzzzzzz1
# time :                11505 | monitor_results_stored = 00100001zzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11505 ns Started: 11405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219  31 0 0  0 0
#    Time: 11505 ns Started: 11495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11515 ns Started: 11415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 227  41 0 2  0 1
#    Time: 11515 ns Started: 11505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11525 ns Started: 11425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 227  41 0 2  0 1
#    Time: 11525 ns Started: 11515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 11535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 168 | OPB = 100 
# Monitor @ 11535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 227 | OPB =  41 |
# Monitor @ 11535 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 227 | OPB =  41 |
# Monitor @ 11535 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 168 | OPB = 100 
#  time =                11535 | reference_results_stored = 00100000zzzzzz
# time :                11535 | monitor_results_stored = 00000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11535 ns Started: 11435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 227  41 0 2  0 1
#    Time: 11535 ns Started: 11525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11545 ns Started: 11445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168 100 0 3  0 1
#    Time: 11545 ns Started: 11535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11555 ns Started: 11455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168 100 0 3  0 1
#    Time: 11555 ns Started: 11545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 168 | OPB = 100 |
# Monitor @ 11565 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 11565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 168 | OPB = 100 |
# Monitor @ 11565 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 168 | OPB = 100 
#  time =                11565 | reference_results_stored = 00100000zzzzzz
# time :                11565 | monitor_results_stored = 00100000zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 11565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 247 | OPB = 163 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11565 ns Started: 11465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168 100 0 3  0 1
#    Time: 11565 ns Started: 11555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11575 ns Started: 11475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 163 0 3 13 1
#    Time: 11575 ns Started: 11565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11585 ns Started: 11485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 163 0 3 13 1
#    Time: 11585 ns Started: 11575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 247 | OPB = 163 |
# Monitor @ 11595 
#  RES = 254 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 11595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 247 | OPB = 163 |
# Monitor @ 11595 
#  RES = 254 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 11595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 247 | OPB = 163 
#  time =                11595 | reference_results_stored = 11111110zzzzz1
# time :                11595 | monitor_results_stored = 11111110zzzzz0
# <-----------------------------FAIL----------------------------->
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11595: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO alu_coverage.sv(94) @ 11595: uvm_test_top.alu_environment.alu_coverage [alu_coverage] [DRIVER] Coverage ------> 96.43%,
# UVM_INFO alu_coverage.sv(95) @ 11595: uvm_test_top.alu_environment.alu_coverage [alu_coverage] [MONITOR] Coverage ------> 66.67%
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    7
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [alu_coverage]     2
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11595 ns  Iteration: 67  Instance: /top
# Saving coverage database on exit...
# End time: 15:54:39 on Aug 21,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
