
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/akimr/Documents/nand2tetris_verilog/nand2tetris_verilog.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/akimr/Documents/nand2tetris_verilog/nand2tetris_verilog.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7s25csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14264
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu16' [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/alu16.v:25]
INFO: [Synth 8-6157] synthesizing module 'add16' [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/add16.v:8]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/full_adder.v:7]
INFO: [Synth 8-6157] synthesizing module 'halfadder' [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/halfadder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'halfadder' (1#1) [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/halfadder.v:7]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/full_adder.v:51]
WARNING: [Synth 8-6104] Input port 'b' has an internal driver [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/full_adder.v:52]
WARNING: [Synth 8-6104] Input port 'c' has an internal driver [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/full_adder.v:53]
WARNING: [Synth 8-3848] Net halfadder_b_BIT2 in module/entity full_adder does not have driver. [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/full_adder.v:26]
WARNING: [Synth 8-3848] Net halfadder_a_BIT1 in module/entity full_adder does not have driver. [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/full_adder.v:21]
WARNING: [Synth 8-3848] Net halfadder_a_BIT2 in module/entity full_adder does not have driver. [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/full_adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/full_adder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'add16' (3#1) [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/add16.v:8]
INFO: [Synth 8-6157] synthesizing module 'mux16' [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/mux16.v:9]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mux' (4#1) [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mux16' (5#1) [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/mux16.v:9]
INFO: [Synth 8-6155] done synthesizing module 'alu16' (6#1) [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/alu16.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.srcs/sources_1/new/top.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s25csga324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    31|
|2     |LUT5 |    27|
|3     |LUT6 |    13|
|4     |IBUF |    38|
|5     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   127|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1260.512 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1260.512 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1260.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9cb42c53
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1260.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/akimr/Documents/GitHub/verilog2tetris/nand2tetris_verilog.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  9 09:01:57 2022...
