Timing Analyzer report for quartus_compile
Wed Dec 13 01:04:39 2023
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Recommendations
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -4.587 (VIOLATED)
           28. Path #2: Setup slack is -4.584 (VIOLATED)
           29. Path #3: Setup slack is -4.582 (VIOLATED)
           30. Path #4: Setup slack is -4.567 (VIOLATED)
           31. Path #5: Setup slack is -4.560 (VIOLATED)
           32. Path #6: Setup slack is -4.558 (VIOLATED)
           33. Path #7: Setup slack is -4.552 (VIOLATED)
           34. Path #8: Setup slack is -4.549 (VIOLATED)
           35. Path #9: Setup slack is -4.532 (VIOLATED)
           36. Path #10: Setup slack is -4.525 (VIOLATED)
     ---- clock2x Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Setup slack is -1.736 (VIOLATED)
           40. Path #2: Setup slack is -1.735 (VIOLATED)
           41. Path #3: Setup slack is -1.732 (VIOLATED)
           42. Path #4: Setup slack is -1.715 (VIOLATED)
           43. Path #5: Setup slack is -1.713 (VIOLATED)
           44. Path #6: Setup slack is -1.712 (VIOLATED)
           45. Path #7: Setup slack is -1.703 (VIOLATED)
           46. Path #8: Setup slack is -1.692 (VIOLATED)
           47. Path #9: Setup slack is -1.667 (VIOLATED)
           48. Path #10: Setup slack is -1.664 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Hold slack is -0.110 (VIOLATED)
           52. Path #2: Hold slack is -0.109 (VIOLATED)
           53. Path #3: Hold slack is -0.104 (VIOLATED)
           54. Path #4: Hold slack is -0.104 (VIOLATED)
           55. Path #5: Hold slack is -0.099 (VIOLATED)
           56. Path #6: Hold slack is -0.098 (VIOLATED)
           57. Path #7: Hold slack is -0.097 (VIOLATED)
           58. Path #8: Hold slack is -0.092 (VIOLATED)
           59. Path #9: Hold slack is -0.092 (VIOLATED)
           60. Path #10: Hold slack is -0.091 (VIOLATED)
     ---- clock2x Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Hold slack is 0.025 
           64. Path #2: Hold slack is 0.035 
           65. Path #3: Hold slack is 0.055 
           66. Path #4: Hold slack is 0.075 
           67. Path #5: Hold slack is 0.076 
           68. Path #6: Hold slack is 0.077 
           69. Path #7: Hold slack is 0.078 
           70. Path #8: Hold slack is 0.084 
           71. Path #9: Hold slack is 0.084 
           72. Path #10: Hold slack is 0.084 
---- Recovery Reports ----
     ---- clock2x Reports ----
           73. Command Info
           74. Summary of Paths
           75. Path #1: Recovery slack is -3.419 (VIOLATED)
           76. Path #2: Recovery slack is -3.416 (VIOLATED)
           77. Path #3: Recovery slack is -3.381 (VIOLATED)
           78. Path #4: Recovery slack is -0.166 (VIOLATED)
     ---- clock Reports ----
           79. Command Info
           80. Summary of Paths
           81. Path #1: Recovery slack is -3.390 (VIOLATED)
           82. Path #2: Recovery slack is -3.376 (VIOLATED)
           83. Path #3: Recovery slack is -3.376 (VIOLATED)
           84. Path #4: Recovery slack is -3.375 (VIOLATED)
           85. Path #5: Recovery slack is -3.359 (VIOLATED)
           86. Path #6: Recovery slack is -3.271 (VIOLATED)
           87. Path #7: Recovery slack is -3.258 (VIOLATED)
           88. Path #8: Recovery slack is -3.257 (VIOLATED)
           89. Path #9: Recovery slack is -3.256 (VIOLATED)
           90. Path #10: Recovery slack is -3.240 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           91. Command Info
           92. Summary of Paths
           93. Path #1: Removal slack is 0.131 
           94. Path #2: Removal slack is 0.138 
           95. Path #3: Removal slack is 0.139 
           96. Path #4: Removal slack is 0.139 
           97. Path #5: Removal slack is 0.140 
           98. Path #6: Removal slack is 0.140 
           99. Path #7: Removal slack is 0.140 
          100. Path #8: Removal slack is 0.141 
          101. Path #9: Removal slack is 0.141 
          102. Path #10: Removal slack is 0.141 
     ---- clock2x Reports ----
          103. Command Info
          104. Summary of Paths
          105. Path #1: Removal slack is 0.156 
          106. Path #2: Removal slack is 1.265 
          107. Path #3: Removal slack is 1.267 
          108. Path #4: Removal slack is 1.270 
109. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     110. Unconstrained Paths Summary
     111. Clock Status Summary
     ---- Setup Analysis Reports ----
          112. Unconstrained Input Ports
          113. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
          114. Unconstrained Input Ports
          115. Unconstrained Output Ports
116. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 20.4.0 Build 72 12/14/2020 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Cyclone 10 GX                                     ;
; Device                ; 10CX220YF780I5G                                   ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 52     ;
; Maximum allowed            ; 12     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Dec 13 01:04:37 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/slowe8/HLSDataset/polybench/atax/src/atax_9.prj/quartus/).


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }   ;
; clock2x    ; Base ; 0.500  ; 2000.0 MHz ; 0.000 ; 0.250 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock2x } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                             ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                       ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
; 178.99 MHz ; 178.99 MHz      ; clock      ;                                            ; Slow 900mV -40C Model           ;
; 914.08 MHz ; 469.92 MHz      ; clock2x    ; limit due to minimum pulse width violation ; Slow 900mV 100C Model           ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Setup Summary                                                      ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -4.587 ; -17031.115    ; Slow 900mV -40C Model           ;
; clock2x ; -1.736 ; -106.479      ; Slow 900mV 100C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -0.110 ; -4.119        ; Slow 900mV -40C Model           ;
; clock2x ; 0.025  ; 0.000         ; Fast 900mV -40C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock2x ; -3.419 ; -10.382       ; Slow 900mV -40C Model           ;
; clock   ; -3.390 ; -11104.022    ; Slow 900mV -40C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+-------------------------------------------------------------------+
; Removal Summary                                                   ;
+---------+-------+---------------+---------------------------------+
; Clock   ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+-------+---------------+---------------------------------+
; clock   ; 0.131 ; 0.000         ; Fast 900mV -40C Model           ;
; clock2x ; 0.156 ; 0.000         ; Fast 900mV -40C Model           ;
+---------+-------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -1.720 ; -1997.042     ; Slow 900mV -40C Model           ;
; clock2x ; -1.628 ; -59.834       ; Slow 900mV 100C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 230
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 1.3%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 230
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 0.9%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 230
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 0.4%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0 years or 0.0124 seconds.
Typical MTBF of Design is 0.233 years or 7.34e+06 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 230
Number of Synchronizer Chains Found With Unsafe MTBF: 230
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.386 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                      ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 49       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -1.736           ; Slow 900mV 100C Model           ;
; clock2x    ; clock    ; 64       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -0.745           ; Slow 900mV -40C Model           ;
; clock      ; clock    ; 52283    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -4.587           ; Slow 900mV -40C Model           ;
; clock2x    ; clock2x  ; 566      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.594           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                       ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 50       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.385            ; Fast 900mV -40C Model           ;
; clock2x    ; clock    ; 64       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -0.110           ; Slow 900mV -40C Model           ;
; clock      ; clock    ; 51820    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.014            ; Fast 900mV -40C Model           ;
; clock2x    ; clock2x  ; 567      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.025            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                   ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 3        ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -3.419           ; Slow 900mV -40C Model           ;
; clock      ; clock    ; 6727     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -3.390           ; Slow 900mV -40C Model           ;
; clock2x    ; clock2x  ; 1        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.166           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 3        ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 1.265            ; Fast 900mV -40C Model           ;
; clock      ; clock    ; 6727     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.131            ; Fast 900mV -40C Model           ;
; clock2x    ; clock2x  ; 1        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.156            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -4.587 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -4.587 ; atax_start_reg[0]                                                                                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 5.521      ; Slow 900mV -40C Model           ;
; -4.584 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ; clock        ; clock       ; 1.000        ; -0.048     ; 5.514      ; Slow 900mV -40C Model           ;
; -4.582 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ; clock        ; clock       ; 1.000        ; -0.055     ; 5.505      ; Slow 900mV -40C Model           ;
; -4.567 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ; clock        ; clock       ; 1.000        ; -0.048     ; 5.497      ; Slow 900mV -40C Model           ;
; -4.560 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ; clock        ; clock       ; 1.000        ; -0.062     ; 5.486      ; Slow 900mV 100C Model           ;
; -4.558 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ; clock        ; clock       ; 1.000        ; -0.048     ; 5.488      ; Slow 900mV -40C Model           ;
; -4.552 ; atax_start_reg[0]                                                                                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 5.497      ; Slow 900mV -40C Model           ;
; -4.549 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ; clock        ; clock       ; 1.000        ; -0.048     ; 5.490      ; Slow 900mV -40C Model           ;
; -4.532 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ; clock        ; clock       ; 1.000        ; -0.048     ; 5.473      ; Slow 900mV -40C Model           ;
; -4.525 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ; clock        ; clock       ; 1.000        ; -0.048     ; 5.455      ; Slow 900mV -40C Model           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -4.587 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.665                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.078                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.587 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.521  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.568       ; 82         ; 0.749 ; 1.819 ;
;    Cell                ;        ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 11    ; 2.411       ; 44         ; 0.000 ; 0.736 ;
;    Cell                ;        ; 18    ; 2.873       ; 52         ; 0.000 ; 0.620 ;
;    uTco                ;        ; 1     ; 0.237       ; 4          ; 0.237 ; 0.237 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.266       ; 82         ; 0.000 ; 1.689 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.144   ; 3.144   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.144 ;   1.819 ; RR ; IC     ; 1      ; FF_X28_Y33_N20       ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.144 ;   0.000 ; RR ; CELL   ; 1      ; FF_X28_Y33_N20       ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 8.665   ; 5.521   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.381 ;   0.237 ; FF ; uTco   ; 1      ; FF_X28_Y33_N20       ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.459 ;   0.078 ; FF ; CELL   ; 1      ; FF_X28_Y33_N20       ; High Speed ; atax_start_reg[0]~la_mlab/laboutt[13]                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.459 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.459 ;   0.000 ; FF ; CELL   ; 196    ; Boundary Port        ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.021 ;   0.562 ; FF ; IC     ; 1      ; LABCELL_X29_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~21|datae                                                                                                                               ;
;   4.217 ;   0.196 ; FR ; CELL   ; 2      ; LABCELL_X29_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~21|combout                                                                                                                             ;
;   4.221 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X29_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~21~la_lab/laboutb[7]                                                                                                                   ;
;   4.434 ;   0.213 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|dataf              ;
;   4.478 ;   0.044 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|combout            ;
;   4.483 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3~la_mlab/laboutb[5] ;
;   4.730 ;   0.247 ; RR ; IC     ; 3      ; LABCELL_X26_Y35_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~5|datad                                                                                                                                                                                            ;
;   5.350 ;   0.620 ; RF ; CELL   ; 1      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.368 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y34_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.581 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y34_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.599 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.812 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.830 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   6.043 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   6.061 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.377 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|sumout                                                                                                                                                                                         ;
;   6.381 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                                                                                              ;
;   6.944 ;   0.563 ; FF ; IC     ; 3      ; LABCELL_X27_Y35_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~181|datad                                                                                                                                                                                         ;
;   7.504 ;   0.560 ; FF ; CELL   ; 1      ; LABCELL_X27_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~197|cout                                                                                                                                                                                          ;
;   7.522 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|cin                                                                                                                                                                                           ;
;   7.651 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~205|cout                                                                                                                                                                                          ;
;   7.651 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X27_Y34_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~209|cin                                                                                                                                                                                           ;
;   7.925 ;   0.274 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213|sumout                                                                                                                                                                                        ;
;   7.929 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213~la_lab/laboutt[7]                                                                                                                                                                             ;
;   8.665 ;   0.736 ; FF ; IC     ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|portadatain[0]                                                                                                                               ;
;   8.665 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.100   ; 3.100   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.772 ;   1.689 ; RR ; IC   ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|clk0 ;
;   3.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
;   4.100 ;   0.328 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.080   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.078   ; -0.002  ;    ; uTsu ; 0      ; MLABCELL_X28_Y37_N21 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -4.584 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.662                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.078                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.584 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.514  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.572       ; 82         ; 0.000 ; 1.823 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 2.320       ; 42         ; 0.018 ; 0.736 ;
;    Cell                ;        ; 17    ; 2.950       ; 54         ; 0.000 ; 0.568 ;
;    uTco                ;        ; 1     ; 0.244       ; 4          ; 0.244 ; 0.244 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.266       ; 82         ; 0.000 ; 1.689 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.148   ; 3.148   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.148 ;   1.823 ; RR ; IC     ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.148 ;   0.000 ; RR ; CELL   ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.662   ; 5.514   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.392 ;   0.244 ; RR ; uTco   ; 2      ; FF_X28_Y32_N55       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.582 ;   0.190 ; RR ; CELL   ; 383    ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutb[16]                                                                                                                                                   ;
;   4.059 ;   0.477 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~39|datac                                                                                                                               ;
;   4.271 ;   0.212 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~39|combout                                                                                                                             ;
;   4.276 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X28_Y35_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~39~la_mlab/laboutt[19]                                                                                                                 ;
;   4.560 ;   0.284 ; RR ; IC     ; 1      ; LABCELL_X26_Y35_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~6|dataf              ;
;   4.605 ;   0.045 ; RR ; CELL   ; 1      ; LABCELL_X26_Y35_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~6|combout            ;
;   4.609 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X26_Y35_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~6~la_lab/laboutt[11] ;
;   4.779 ;   0.170 ; RR ; IC     ; 3      ; LABCELL_X26_Y35_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~29|dataf                                                                                                                                                                                           ;
;   5.347 ;   0.568 ; RF ; CELL   ; 1      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.365 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y34_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.578 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y34_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.596 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.809 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.827 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   6.040 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   6.058 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.374 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|sumout                                                                                                                                                                                         ;
;   6.378 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                                                                                              ;
;   6.941 ;   0.563 ; FF ; IC     ; 3      ; LABCELL_X27_Y35_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~181|datad                                                                                                                                                                                         ;
;   7.501 ;   0.560 ; FF ; CELL   ; 1      ; LABCELL_X27_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~197|cout                                                                                                                                                                                          ;
;   7.519 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|cin                                                                                                                                                                                           ;
;   7.648 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~205|cout                                                                                                                                                                                          ;
;   7.648 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X27_Y34_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~209|cin                                                                                                                                                                                           ;
;   7.922 ;   0.274 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213|sumout                                                                                                                                                                                        ;
;   7.926 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213~la_lab/laboutt[7]                                                                                                                                                                             ;
;   8.662 ;   0.736 ; FF ; IC     ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|portadatain[0]                                                                                                                               ;
;   8.662 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.100   ; 3.100   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.772 ;   1.689 ; RR ; IC   ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|clk0 ;
;   3.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
;   4.100 ;   0.328 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.080   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.078   ; -0.002  ;    ; uTsu ; 0      ; MLABCELL_X28_Y37_N21 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -4.582 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]                ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.660                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.078                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.582 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.055 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.505  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.579       ; 82         ; 0.000 ; 1.830 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 2.418       ; 44         ; 0.018 ; 0.736 ;
;    Cell                ;        ; 17    ; 2.848       ; 52         ; 0.000 ; 0.575 ;
;    uTco                ;        ; 1     ; 0.239       ; 4          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.266       ; 82         ; 0.000 ; 1.689 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.155   ; 3.155   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.155 ;   1.830 ; RR ; IC     ; 1      ; FF_X31_Y32_N38       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]|clk                                                                                                                                                    ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X31_Y32_N38       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]                                                                                                                                                        ;
; 8.660   ; 5.505   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.394 ;   0.239 ; FF ; uTco   ; 2      ; FF_X31_Y32_N38       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]|q                                                                                                                                                      ;
;   3.472 ;   0.078 ; FF ; CELL   ; 195    ; FF_X31_Y32_N38       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~la_lab/laboutb[5]                                                                                                                                      ;
;   4.067 ;   0.595 ; FF ; IC     ; 1      ; MLABCELL_X28_Y35_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~27|datae                                                                                                                               ;
;   4.281 ;   0.214 ; FR ; CELL   ; 1      ; MLABCELL_X28_Y35_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~27|combout                                                                                                                             ;
;   4.286 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X28_Y35_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~27~la_mlab/laboutb[19]                                                                                                                 ;
;   4.461 ;   0.175 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|dataf              ;
;   4.506 ;   0.045 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|combout            ;
;   4.511 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4~la_mlab/laboutt[9] ;
;   4.770 ;   0.259 ; RR ; IC     ; 3      ; LABCELL_X26_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~13|datad                                                                                                                                                                                           ;
;   5.345 ;   0.575 ; RF ; CELL   ; 1      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.363 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y34_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.576 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y34_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.594 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.807 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.825 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   6.038 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   6.056 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.372 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|sumout                                                                                                                                                                                         ;
;   6.376 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                                                                                              ;
;   6.939 ;   0.563 ; FF ; IC     ; 3      ; LABCELL_X27_Y35_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~181|datad                                                                                                                                                                                         ;
;   7.499 ;   0.560 ; FF ; CELL   ; 1      ; LABCELL_X27_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~197|cout                                                                                                                                                                                          ;
;   7.517 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|cin                                                                                                                                                                                           ;
;   7.646 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~205|cout                                                                                                                                                                                          ;
;   7.646 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X27_Y34_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~209|cin                                                                                                                                                                                           ;
;   7.920 ;   0.274 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213|sumout                                                                                                                                                                                        ;
;   7.924 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213~la_lab/laboutt[7]                                                                                                                                                                             ;
;   8.660 ;   0.736 ; FF ; IC     ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|portadatain[0]                                                                                                                               ;
;   8.660 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.100   ; 3.100   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.772 ;   1.689 ; RR ; IC   ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|clk0 ;
;   3.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
;   4.100 ;   0.328 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.080   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.078   ; -0.002  ;    ; uTsu ; 0      ; MLABCELL_X28_Y37_N21 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -4.567 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.645                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.078                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.567 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.497  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.572       ; 82         ; 0.000 ; 1.823 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 2.379       ; 43         ; 0.018 ; 0.736 ;
;    Cell                ;        ; 17    ; 2.874       ; 52         ; 0.000 ; 0.560 ;
;    uTco                ;        ; 1     ; 0.244       ; 4          ; 0.244 ; 0.244 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.266       ; 82         ; 0.000 ; 1.689 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.148   ; 3.148   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.148 ;   1.823 ; RR ; IC     ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.148 ;   0.000 ; RR ; CELL   ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.645   ; 5.497   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.392 ;   0.244 ; RR ; uTco   ; 2      ; FF_X28_Y32_N55       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.582 ;   0.190 ; RR ; CELL   ; 383    ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutb[16]                                                                                                                                                   ;
;   4.051 ;   0.469 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N42 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~45|datad                                                                                                                               ;
;   4.259 ;   0.208 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N42 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~45|combout                                                                                                                             ;
;   4.264 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X28_Y35_N42 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~45~la_mlab/laboutb[9]                                                                                                                  ;
;   4.444 ;   0.180 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N39 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~7|dataf              ;
;   4.485 ;   0.041 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N39 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~7|combout            ;
;   4.490 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N39 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~7~la_mlab/laboutb[6] ;
;   4.831 ;   0.341 ; RR ; IC     ; 2      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|datad                                                                                                                                                                                           ;
;   5.330 ;   0.499 ; RF ; CELL   ; 1      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.348 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y34_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.561 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y34_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.579 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.792 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.810 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   6.023 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   6.041 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.357 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|sumout                                                                                                                                                                                         ;
;   6.361 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                                                                                              ;
;   6.924 ;   0.563 ; FF ; IC     ; 3      ; LABCELL_X27_Y35_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~181|datad                                                                                                                                                                                         ;
;   7.484 ;   0.560 ; FF ; CELL   ; 1      ; LABCELL_X27_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~197|cout                                                                                                                                                                                          ;
;   7.502 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|cin                                                                                                                                                                                           ;
;   7.631 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~205|cout                                                                                                                                                                                          ;
;   7.631 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X27_Y34_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~209|cin                                                                                                                                                                                           ;
;   7.905 ;   0.274 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213|sumout                                                                                                                                                                                        ;
;   7.909 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213~la_lab/laboutt[7]                                                                                                                                                                             ;
;   8.645 ;   0.736 ; FF ; IC     ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|portadatain[0]                                                                                                                               ;
;   8.645 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.100   ; 3.100   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.772 ;   1.689 ; RR ; IC   ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|clk0 ;
;   3.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
;   4.100 ;   0.328 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.080   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.078   ; -0.002  ;    ; uTsu ; 0      ; MLABCELL_X28_Y37_N21 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -4.560 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]                ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.504                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 3.944                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.560 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.062 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.486  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.531       ; 84         ; 0.000 ; 1.832 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 2.755       ; 50         ; 0.021 ; 0.884 ;
;    Cell                ;        ; 15    ; 2.513       ; 46         ; 0.000 ; 0.537 ;
;    uTco                ;        ; 1     ; 0.218       ; 4          ; 0.218 ; 0.218 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.223       ; 84         ; 0.000 ; 1.683 ;
;    Cell                ;        ; 3     ; 0.428       ; 16         ; 0.000 ; 0.428 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.018   ; 3.018   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.018 ;   1.832 ; RR ; IC     ; 1      ; FF_X31_Y32_N38       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]|clk                                                                                                                                                    ;
;   3.018 ;   0.000 ; RR ; CELL   ; 1      ; FF_X31_Y32_N38       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]                                                                                                                                                        ;
; 8.504   ; 5.486   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.236 ;   0.218 ; FF ; uTco   ; 2      ; FF_X31_Y32_N38       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]|q                                                                                                                                                      ;
;   3.311 ;   0.075 ; FF ; CELL   ; 195    ; FF_X31_Y32_N38       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~la_lab/laboutb[5]                                                                                                                                      ;
;   3.975 ;   0.664 ; FF ; IC     ; 1      ; MLABCELL_X28_Y35_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~27|datae                                                                                                                               ;
;   4.163 ;   0.188 ; FR ; CELL   ; 1      ; MLABCELL_X28_Y35_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~27|combout                                                                                                                             ;
;   4.169 ;   0.006 ; RR ; CELL   ; 3      ; MLABCELL_X28_Y35_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~27~la_mlab/laboutb[19]                                                                                                                 ;
;   4.359 ;   0.190 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|dataf              ;
;   4.402 ;   0.043 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|combout            ;
;   4.408 ;   0.006 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4~la_mlab/laboutt[9] ;
;   4.707 ;   0.299 ; RR ; IC     ; 3      ; LABCELL_X26_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~13|datad                                                                                                                                                                                           ;
;   5.236 ;   0.529 ; RF ; CELL   ; 1      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.257 ;   0.021 ; FF ; IC     ; 4      ; LABCELL_X26_Y34_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.450 ;   0.193 ; FF ; CELL   ; 1      ; LABCELL_X26_Y34_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.471 ;   0.021 ; FF ; IC     ; 4      ; LABCELL_X26_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.664 ;   0.193 ; FF ; CELL   ; 1      ; LABCELL_X26_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.685 ;   0.021 ; FF ; IC     ; 4      ; LABCELL_X26_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   5.878 ;   0.193 ; FF ; CELL   ; 1      ; LABCELL_X26_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   5.899 ;   0.021 ; FF ; IC     ; 4      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.173 ;   0.274 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|sumout                                                                                                                                                                                         ;
;   6.177 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                                                                                              ;
;   6.790 ;   0.613 ; FF ; IC     ; 3      ; LABCELL_X27_Y35_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~181|datad                                                                                                                                                                                         ;
;   7.327 ;   0.537 ; FR ; CELL   ; 1      ; LABCELL_X27_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~197|cout                                                                                                                                                                                          ;
;   7.348 ;   0.021 ; RR ; IC     ; 4      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|cin                                                                                                                                                                                           ;
;   7.616 ;   0.268 ; RR ; CELL   ; 1      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|sumout                                                                                                                                                                                        ;
;   7.620 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201~la_lab/laboutt[0]                                                                                                                                                                             ;
;   8.504 ;   0.884 ; RR ; IC     ; 1      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53|portadatain[0]                                                                                                                               ;
;   8.504 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 3.956   ; 2.956   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.540 ;   0.540 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   1.968 ;   0.428 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   1.968 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   1.968 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.651 ;   1.683 ; RR ; IC   ; 1      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53|clk0 ;
;   3.651 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
;   3.956 ;   0.305 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 3.936   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 3.944   ; 0.008   ;    ; uTsu ; 0      ; MLABCELL_X28_Y37_N3  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -4.558 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.636                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.078                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.558 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.488  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.572       ; 82         ; 0.000 ; 1.823 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 2.289       ; 42         ; 0.018 ; 0.736 ;
;    Cell                ;        ; 17    ; 2.955       ; 54         ; 0.000 ; 0.575 ;
;    uTco                ;        ; 1     ; 0.244       ; 4          ; 0.244 ; 0.244 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.266       ; 82         ; 0.000 ; 1.689 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.148   ; 3.148   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.148 ;   1.823 ; RR ; IC     ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.148 ;   0.000 ; RR ; CELL   ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.636   ; 5.488   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.392 ;   0.244 ; RR ; uTco   ; 2      ; FF_X28_Y32_N55       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.582 ;   0.190 ; RR ; CELL   ; 383    ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutb[16]                                                                                                                                                   ;
;   4.048 ;   0.466 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~27|datac                                                                                                                               ;
;   4.257 ;   0.209 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~27|combout                                                                                                                             ;
;   4.262 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X28_Y35_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~27~la_mlab/laboutb[19]                                                                                                                 ;
;   4.437 ;   0.175 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|dataf              ;
;   4.482 ;   0.045 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|combout            ;
;   4.487 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4~la_mlab/laboutt[9] ;
;   4.746 ;   0.259 ; RR ; IC     ; 3      ; LABCELL_X26_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~13|datad                                                                                                                                                                                           ;
;   5.321 ;   0.575 ; RF ; CELL   ; 1      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.339 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y34_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.552 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y34_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.570 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.783 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.801 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   6.014 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   6.032 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.348 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|sumout                                                                                                                                                                                         ;
;   6.352 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                                                                                              ;
;   6.915 ;   0.563 ; FF ; IC     ; 3      ; LABCELL_X27_Y35_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~181|datad                                                                                                                                                                                         ;
;   7.475 ;   0.560 ; FF ; CELL   ; 1      ; LABCELL_X27_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~197|cout                                                                                                                                                                                          ;
;   7.493 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|cin                                                                                                                                                                                           ;
;   7.622 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~205|cout                                                                                                                                                                                          ;
;   7.622 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X27_Y34_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~209|cin                                                                                                                                                                                           ;
;   7.896 ;   0.274 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213|sumout                                                                                                                                                                                        ;
;   7.900 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213~la_lab/laboutt[7]                                                                                                                                                                             ;
;   8.636 ;   0.736 ; FF ; IC     ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|portadatain[0]                                                                                                                               ;
;   8.636 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.100   ; 3.100   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.772 ;   1.689 ; RR ; IC   ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|clk0 ;
;   3.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
;   4.100 ;   0.328 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.080   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.078   ; -0.002  ;    ; uTsu ; 0      ; MLABCELL_X28_Y37_N21 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -4.552 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.641                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.089                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.552 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.497  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.568       ; 82         ; 0.749 ; 1.819 ;
;    Cell                ;        ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 11    ; 2.475       ; 45         ; 0.000 ; 0.800 ;
;    Cell                ;        ; 16    ; 2.785       ; 51         ; 0.000 ; 0.620 ;
;    uTco                ;        ; 1     ; 0.237       ; 4          ; 0.237 ; 0.237 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.266       ; 82         ; 0.000 ; 1.689 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.144   ; 3.144   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.144 ;   1.819 ; RR ; IC     ; 1      ; FF_X28_Y33_N20       ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.144 ;   0.000 ; RR ; CELL   ; 1      ; FF_X28_Y33_N20       ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 8.641   ; 5.497   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.381 ;   0.237 ; FF ; uTco   ; 1      ; FF_X28_Y33_N20       ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.459 ;   0.078 ; FF ; CELL   ; 1      ; FF_X28_Y33_N20       ; High Speed ; atax_start_reg[0]~la_mlab/laboutt[13]                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.459 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.459 ;   0.000 ; FF ; CELL   ; 196    ; Boundary Port        ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.021 ;   0.562 ; FF ; IC     ; 1      ; LABCELL_X29_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~21|datae                                                                                                                               ;
;   4.217 ;   0.196 ; FR ; CELL   ; 2      ; LABCELL_X29_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~21|combout                                                                                                                             ;
;   4.221 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X29_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~21~la_lab/laboutb[7]                                                                                                                   ;
;   4.434 ;   0.213 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|dataf              ;
;   4.478 ;   0.044 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|combout            ;
;   4.483 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3~la_mlab/laboutb[5] ;
;   4.730 ;   0.247 ; RR ; IC     ; 3      ; LABCELL_X26_Y35_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~5|datad                                                                                                                                                                                            ;
;   5.350 ;   0.620 ; RF ; CELL   ; 1      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.368 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y34_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.581 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y34_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.599 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.812 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.830 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   6.043 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   6.061 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.377 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|sumout                                                                                                                                                                                         ;
;   6.381 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                                                                                              ;
;   6.944 ;   0.563 ; FF ; IC     ; 3      ; LABCELL_X27_Y35_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~181|datad                                                                                                                                                                                         ;
;   7.516 ;   0.572 ; FR ; CELL   ; 1      ; LABCELL_X27_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~197|cout                                                                                                                                                                                          ;
;   7.534 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|cin                                                                                                                                                                                           ;
;   7.837 ;   0.303 ; RR ; CELL   ; 1      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|sumout                                                                                                                                                                                        ;
;   7.841 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201~la_lab/laboutt[0]                                                                                                                                                                             ;
;   8.641 ;   0.800 ; RR ; IC     ; 1      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53|portadatain[0]                                                                                                                               ;
;   8.641 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.100   ; 3.100   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.772 ;   1.689 ; RR ; IC   ; 1      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53|clk0 ;
;   3.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
;   4.100 ;   0.328 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.080   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.089   ; 0.009   ;    ; uTsu ; 0      ; MLABCELL_X28_Y37_N3  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -4.549 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.638                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.089                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.549 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.490  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.572       ; 82         ; 0.000 ; 1.823 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 2.384       ; 43         ; 0.018 ; 0.800 ;
;    Cell                ;        ; 15    ; 2.862       ; 52         ; 0.000 ; 0.572 ;
;    uTco                ;        ; 1     ; 0.244       ; 4          ; 0.244 ; 0.244 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.266       ; 82         ; 0.000 ; 1.689 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.148   ; 3.148   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.148 ;   1.823 ; RR ; IC     ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.148 ;   0.000 ; RR ; CELL   ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.638   ; 5.490   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.392 ;   0.244 ; RR ; uTco   ; 2      ; FF_X28_Y32_N55       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.582 ;   0.190 ; RR ; CELL   ; 383    ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutb[16]                                                                                                                                                   ;
;   4.059 ;   0.477 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~39|datac                                                                                                                               ;
;   4.271 ;   0.212 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~39|combout                                                                                                                             ;
;   4.276 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X28_Y35_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~39~la_mlab/laboutt[19]                                                                                                                 ;
;   4.560 ;   0.284 ; RR ; IC     ; 1      ; LABCELL_X26_Y35_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~6|dataf              ;
;   4.605 ;   0.045 ; RR ; CELL   ; 1      ; LABCELL_X26_Y35_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~6|combout            ;
;   4.609 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X26_Y35_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~6~la_lab/laboutt[11] ;
;   4.779 ;   0.170 ; RR ; IC     ; 3      ; LABCELL_X26_Y35_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~29|dataf                                                                                                                                                                                           ;
;   5.347 ;   0.568 ; RF ; CELL   ; 1      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.365 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y34_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.578 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y34_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.596 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.809 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.827 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   6.040 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   6.058 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.374 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|sumout                                                                                                                                                                                         ;
;   6.378 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                                                                                              ;
;   6.941 ;   0.563 ; FF ; IC     ; 3      ; LABCELL_X27_Y35_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~181|datad                                                                                                                                                                                         ;
;   7.513 ;   0.572 ; FR ; CELL   ; 1      ; LABCELL_X27_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~197|cout                                                                                                                                                                                          ;
;   7.531 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|cin                                                                                                                                                                                           ;
;   7.834 ;   0.303 ; RR ; CELL   ; 1      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|sumout                                                                                                                                                                                        ;
;   7.838 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201~la_lab/laboutt[0]                                                                                                                                                                             ;
;   8.638 ;   0.800 ; RR ; IC     ; 1      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53|portadatain[0]                                                                                                                               ;
;   8.638 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.100   ; 3.100   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.772 ;   1.689 ; RR ; IC   ; 1      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53|clk0 ;
;   3.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
;   4.100 ;   0.328 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.080   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.089   ; 0.009   ;    ; uTsu ; 0      ; MLABCELL_X28_Y37_N3  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -4.532 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.621                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.089                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.532 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.473  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.572       ; 82         ; 0.000 ; 1.823 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 2.443       ; 45         ; 0.018 ; 0.800 ;
;    Cell                ;        ; 15    ; 2.786       ; 51         ; 0.000 ; 0.572 ;
;    uTco                ;        ; 1     ; 0.244       ; 4          ; 0.244 ; 0.244 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.266       ; 82         ; 0.000 ; 1.689 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.148   ; 3.148   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.148 ;   1.823 ; RR ; IC     ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.148 ;   0.000 ; RR ; CELL   ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.621   ; 5.473   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.392 ;   0.244 ; RR ; uTco   ; 2      ; FF_X28_Y32_N55       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.582 ;   0.190 ; RR ; CELL   ; 383    ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutb[16]                                                                                                                                                   ;
;   4.051 ;   0.469 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N42 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~45|datad                                                                                                                               ;
;   4.259 ;   0.208 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N42 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~45|combout                                                                                                                             ;
;   4.264 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X28_Y35_N42 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~45~la_mlab/laboutb[9]                                                                                                                  ;
;   4.444 ;   0.180 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N39 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~7|dataf              ;
;   4.485 ;   0.041 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N39 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~7|combout            ;
;   4.490 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N39 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~7~la_mlab/laboutb[6] ;
;   4.831 ;   0.341 ; RR ; IC     ; 2      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|datad                                                                                                                                                                                           ;
;   5.330 ;   0.499 ; RF ; CELL   ; 1      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.348 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y34_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.561 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y34_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.579 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.792 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.810 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   6.023 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   6.041 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.357 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|sumout                                                                                                                                                                                         ;
;   6.361 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                                                                                              ;
;   6.924 ;   0.563 ; FF ; IC     ; 3      ; LABCELL_X27_Y35_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~181|datad                                                                                                                                                                                         ;
;   7.496 ;   0.572 ; FR ; CELL   ; 1      ; LABCELL_X27_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~197|cout                                                                                                                                                                                          ;
;   7.514 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|cin                                                                                                                                                                                           ;
;   7.817 ;   0.303 ; RR ; CELL   ; 1      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|sumout                                                                                                                                                                                        ;
;   7.821 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201~la_lab/laboutt[0]                                                                                                                                                                             ;
;   8.621 ;   0.800 ; RR ; IC     ; 1      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53|portadatain[0]                                                                                                                               ;
;   8.621 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.100   ; 3.100   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.772 ;   1.689 ; RR ; IC   ; 1      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53|clk0 ;
;   3.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X28_Y37_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
;   4.100 ;   0.328 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.080   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.089   ; 0.009   ;    ; uTsu ; 0      ; MLABCELL_X28_Y37_N3  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -4.525 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.603                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.078                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.525 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.455  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.572       ; 82         ; 0.000 ; 1.823 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 2.255       ; 41         ; 0.018 ; 0.736 ;
;    Cell                ;        ; 17    ; 2.956       ; 54         ; 0.000 ; 0.620 ;
;    uTco                ;        ; 1     ; 0.244       ; 4          ; 0.244 ; 0.244 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.266       ; 82         ; 0.000 ; 1.689 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.148   ; 3.148   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.148 ;   1.823 ; RR ; IC     ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.148 ;   0.000 ; RR ; CELL   ; 1      ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.603   ; 5.455   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.392 ;   0.244 ; RR ; uTco   ; 2      ; FF_X28_Y32_N55       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.582 ;   0.190 ; RR ; CELL   ; 383    ; FF_X28_Y32_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutb[16]                                                                                                                                                   ;
;   3.988 ;   0.406 ; RR ; IC     ; 1      ; LABCELL_X29_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~21|datac                                                                                                                               ;
;   4.155 ;   0.167 ; RR ; CELL   ; 2      ; LABCELL_X29_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~21|combout                                                                                                                             ;
;   4.159 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X29_Y35_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~21~la_lab/laboutb[7]                                                                                                                   ;
;   4.372 ;   0.213 ; RR ; IC     ; 1      ; MLABCELL_X28_Y35_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|dataf              ;
;   4.416 ;   0.044 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|combout            ;
;   4.421 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X28_Y35_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3~la_mlab/laboutb[5] ;
;   4.668 ;   0.247 ; RR ; IC     ; 3      ; LABCELL_X26_Y35_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~5|datad                                                                                                                                                                                            ;
;   5.288 ;   0.620 ; RF ; CELL   ; 1      ; LABCELL_X26_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.306 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y34_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.519 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y34_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.537 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.750 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.768 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   5.981 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X26_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   5.999 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.315 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161|sumout                                                                                                                                                                                         ;
;   6.319 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X26_Y31_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                                                                                              ;
;   6.882 ;   0.563 ; FF ; IC     ; 3      ; LABCELL_X27_Y35_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~181|datad                                                                                                                                                                                         ;
;   7.442 ;   0.560 ; FF ; CELL   ; 1      ; LABCELL_X27_Y35_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~197|cout                                                                                                                                                                                          ;
;   7.460 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X27_Y34_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~201|cin                                                                                                                                                                                           ;
;   7.589 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~205|cout                                                                                                                                                                                          ;
;   7.589 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X27_Y34_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~209|cin                                                                                                                                                                                           ;
;   7.863 ;   0.274 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213|sumout                                                                                                                                                                                        ;
;   7.867 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X27_Y34_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|add_10~213~la_lab/laboutt[7]                                                                                                                                                                             ;
;   8.603 ;   0.736 ; FF ; IC     ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|portadatain[0]                                                                                                                               ;
;   8.603 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.100   ; 3.100   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.772 ;   1.689 ; RR ; IC   ; 1      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56|clk0 ;
;   3.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X28_Y37_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
;   4.100 ;   0.328 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.080   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.078   ; -0.002  ;    ; uTsu ; 0      ; MLABCELL_X28_Y37_N21 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.736 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.736 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][4]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][4]    ; clock        ; clock2x     ; 0.500        ; -0.034     ; 2.250      ; Slow 900mV 100C Model           ;
; -1.735 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14] ; clock        ; clock2x     ; 0.500        ; -0.033     ; 2.350      ; Slow 900mV 100C Model           ;
; -1.732 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]    ; clock        ; clock2x     ; 0.500        ; -0.034     ; 2.454      ; Slow 900mV 100C Model           ;
; -1.715 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15] ; clock        ; clock2x     ; 0.500        ; -0.032     ; 2.318      ; Slow 900mV 100C Model           ;
; -1.713 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][2]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]    ; clock        ; clock2x     ; 0.500        ; -0.034     ; 2.435      ; Slow 900mV 100C Model           ;
; -1.712 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]    ; clock        ; clock2x     ; 0.500        ; -0.037     ; 2.430      ; Slow 900mV 100C Model           ;
; -1.703 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][6]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][6]  ; clock        ; clock2x     ; 0.500        ; -0.032     ; 2.389      ; Slow 900mV 100C Model           ;
; -1.692 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23] ; clock        ; clock2x     ; 0.500        ; -0.039     ; 2.154      ; Slow 900mV 100C Model           ;
; -1.667 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]    ; clock        ; clock2x     ; 0.500        ; -0.033     ; 2.186      ; Slow 900mV 100C Model           ;
; -1.664 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][3]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]    ; clock        ; clock2x     ; 0.500        ; -0.034     ; 2.395      ; Slow 900mV 100C Model           ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -1.736 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][4] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][4]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.321                                                                                                       ;
; Data Required Time              ; 3.585                                                                                                       ;
; Slack                           ; -1.736 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.250  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.584       ; 84         ; 0.000 ; 1.885 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.954       ; 87         ; 1.954 ; 1.954 ;
;    Cell                ;        ; 2     ; 0.074       ; 3          ; 0.000 ; 0.074 ;
;    uTco                ;        ; 1     ; 0.222       ; 10         ; 0.222 ; 0.222 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.614       ; 86         ; 0.000 ; 2.140 ;
;    Cell                ;        ; 3     ; 0.423       ; 14         ; 0.000 ; 0.423 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                  ;
; 3.071   ; 3.071   ;    ;        ;        ;                      ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                          ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                            ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                           ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                          ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                ;
;   3.071 ;   1.885 ; RR ; IC     ; 1      ; FF_X13_Y15_N32       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][4]|clk                ;
;   3.071 ;   0.000 ; RR ; CELL   ; 1      ; FF_X13_Y15_N32       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][4]                    ;
; 5.321   ; 2.250   ;    ;        ;        ;                      ;            ; data path                                                                                                                      ;
;   3.293 ;   0.222 ; FF ; uTco   ; 1      ; FF_X13_Y15_N32       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][4]|q                  ;
;   3.367 ;   0.074 ; FF ; CELL   ; 1      ; FF_X13_Y15_N32       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][4]~la_mlab/laboutb[1] ;
;   5.321 ;   1.954 ; FF ; IC     ; 1      ; FF_X13_Y15_N1        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][4]|d                      ;
;   5.321 ;   0.000 ; FF ; CELL   ; 1      ; FF_X13_Y15_N1        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][4]                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                               ;
; 3.537   ; 3.037   ;    ;        ;        ;                     ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                     ;
;   0.974 ;   0.474 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.397 ;   0.423 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.397 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.397 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                           ;
;   3.537 ;   2.140 ; RR ; IC     ; 1      ; FF_X13_Y15_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][4]|clk ;
;   3.537 ;   0.000 ; RR ; CELL   ; 1      ; FF_X13_Y15_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][4]     ;
; 3.527   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                           ;
; 3.585   ; 0.058   ;    ; uTsu   ; 1      ; FF_X13_Y15_N1       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][4]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -1.735 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.420                                                                                                          ;
; Data Required Time              ; 3.685                                                                                                          ;
; Slack                           ; -1.735 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.350  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.583       ; 84         ; 0.000 ; 1.884 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.985       ; 84         ; 1.985 ; 1.985 ;
;    Cell                ;        ; 2     ; 0.138       ; 6          ; 0.000 ; 0.138 ;
;    uTco                ;        ; 1     ; 0.227       ; 10         ; 0.227 ; 0.227 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.614       ; 86         ; 0.000 ; 2.140 ;
;    Cell                ;        ; 3     ; 0.423       ; 14         ; 0.000 ; 0.423 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                     ;
; 3.070   ; 3.070   ;    ;        ;        ;                      ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                             ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                             ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                   ;
;   3.070 ;   1.884 ; RR ; IC     ; 1      ; FF_X15_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14]|clk                ;
;   3.070 ;   0.000 ; RR ; CELL   ; 1      ; FF_X15_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14]                    ;
; 5.420   ; 2.350   ;    ;        ;        ;                      ;            ; data path                                                                                                                         ;
;   3.297 ;   0.227 ; FF ; uTco   ; 1      ; FF_X15_Y15_N5        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14]|q                  ;
;   3.435 ;   0.138 ; FF ; CELL   ; 1      ; FF_X15_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14]~la_mlab/laboutt[3] ;
;   5.420 ;   1.985 ; FF ; IC     ; 1      ; FF_X13_Y15_N38       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]|asdata                 ;
;   5.420 ;   0.000 ; FF ; CELL   ; 1      ; FF_X13_Y15_N38       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]                        ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 3.537   ; 3.037   ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                        ;
;   0.974 ;   0.474 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.397 ;   0.423 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.397 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.397 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   3.537 ;   2.140 ; RR ; IC     ; 1      ; FF_X13_Y15_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]|clk ;
;   3.537 ;   0.000 ; RR ; CELL   ; 1      ; FF_X13_Y15_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]     ;
; 3.527   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                              ;
; 3.685   ; 0.158   ;    ; uTsu   ; 1      ; FF_X13_Y15_N38      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -1.732 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.525                                                                                                       ;
; Data Required Time              ; 3.793                                                                                                       ;
; Slack                           ; -1.732 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.454  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.584       ; 84         ; 0.000 ; 1.885 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.977       ; 81         ; 1.977 ; 1.977 ;
;    Cell                ;        ; 4     ; 0.256       ; 10         ; 0.000 ; 0.172 ;
;    uTco                ;        ; 1     ; 0.221       ; 9          ; 0.221 ; 0.221 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.614       ; 86         ; 0.000 ; 2.140 ;
;    Cell                ;        ; 3     ; 0.423       ; 14         ; 0.000 ; 0.423 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                   ;
; 3.071   ; 3.071   ;    ;        ;        ;                      ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                           ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                             ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                            ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                           ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                 ;
;   3.071 ;   1.885 ; RR ; IC     ; 1      ; FF_X13_Y15_N46       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]|clk                 ;
;   3.071 ;   0.000 ; RR ; CELL   ; 1      ; FF_X13_Y15_N46       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]                     ;
; 5.525   ; 2.454   ;    ;        ;        ;                      ;            ; data path                                                                                                                       ;
;   3.292 ;   0.221 ; FF ; uTco   ; 1      ; FF_X13_Y15_N46       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]|q                   ;
;   3.376 ;   0.084 ; FF ; CELL   ; 1      ; FF_X13_Y15_N46       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]~la_mlab/laboutb[10] ;
;   5.353 ;   1.977 ; FF ; IC     ; 1      ; MLABCELL_X13_Y15_N9  ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~4|datac                             ;
;   5.525 ;   0.172 ; FF ; CELL   ; 1      ; MLABCELL_X13_Y15_N9  ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~4|combout                           ;
;   5.525 ;   0.000 ; FF ; CELL   ; 1      ; FF_X13_Y15_N10       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]|d                       ;
;   5.525 ;   0.000 ; FF ; CELL   ; 1      ; FF_X13_Y15_N10       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                               ;
; 3.537   ; 3.037   ;    ;        ;        ;                     ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                     ;
;   0.974 ;   0.474 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.397 ;   0.423 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.397 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.397 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                           ;
;   3.537 ;   2.140 ; RR ; IC     ; 1      ; FF_X13_Y15_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]|clk ;
;   3.537 ;   0.000 ; RR ; CELL   ; 1      ; FF_X13_Y15_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]     ;
; 3.527   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                           ;
; 3.793   ; 0.266   ;    ; uTsu   ; 1      ; FF_X13_Y15_N10      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -1.715 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.388                                                                                                          ;
; Data Required Time              ; 3.673                                                                                                          ;
; Slack                           ; -1.715 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.318  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.583       ; 84         ; 0.000 ; 1.884 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.010       ; 87         ; 2.010 ; 2.010 ;
;    Cell                ;        ; 2     ; 0.091       ; 4          ; 0.000 ; 0.091 ;
;    uTco                ;        ; 1     ; 0.217       ; 9          ; 0.217 ; 0.217 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.615       ; 86         ; 0.000 ; 2.141 ;
;    Cell                ;        ; 3     ; 0.423       ; 14         ; 0.000 ; 0.423 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                      ;
; 3.070   ; 3.070   ;    ;        ;        ;                      ;            ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                              ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                               ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                              ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                    ;
;   3.070 ;   1.884 ; RR ; IC     ; 1      ; FF_X15_Y15_N58       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15]|clk                 ;
;   3.070 ;   0.000 ; RR ; CELL   ; 1      ; FF_X15_Y15_N58       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15]                     ;
; 5.388   ; 2.318   ;    ;        ;        ;                      ;            ; data path                                                                                                                          ;
;   3.287 ;   0.217 ; FF ; uTco   ; 1      ; FF_X15_Y15_N58       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15]|q                   ;
;   3.378 ;   0.091 ; FF ; CELL   ; 1      ; FF_X15_Y15_N58       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15]~la_mlab/laboutb[18] ;
;   5.388 ;   2.010 ; FF ; IC     ; 1      ; FF_X12_Y15_N1        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]|asdata                  ;
;   5.388 ;   0.000 ; FF ; CELL   ; 1      ; FF_X12_Y15_N1        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]                         ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 3.538   ; 3.038   ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                        ;
;   0.974 ;   0.474 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.397 ;   0.423 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.397 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.397 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   3.538 ;   2.141 ; RR ; IC     ; 1      ; FF_X12_Y15_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]|clk ;
;   3.538 ;   0.000 ; RR ; CELL   ; 1      ; FF_X12_Y15_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]     ;
; 3.528   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                              ;
; 3.673   ; 0.145   ;    ; uTsu   ; 1      ; FF_X12_Y15_N1       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -1.713 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][2] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.506                                                                                                       ;
; Data Required Time              ; 3.793                                                                                                       ;
; Slack                           ; -1.713 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.435  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.584       ; 84         ; 0.000 ; 1.885 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.920       ; 79         ; 1.920 ; 1.920 ;
;    Cell                ;        ; 4     ; 0.290       ; 12         ; 0.000 ; 0.168 ;
;    uTco                ;        ; 1     ; 0.225       ; 9          ; 0.225 ; 0.225 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.614       ; 86         ; 0.000 ; 2.140 ;
;    Cell                ;        ; 3     ; 0.423       ; 14         ; 0.000 ; 0.423 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                   ;
; 3.071   ; 3.071   ;    ;        ;        ;                      ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                           ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                             ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                            ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                           ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                 ;
;   3.071 ;   1.885 ; RR ; IC     ; 1      ; FF_X13_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][2]|clk                 ;
;   3.071 ;   0.000 ; RR ; CELL   ; 1      ; FF_X13_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][2]                     ;
; 5.506   ; 2.435   ;    ;        ;        ;                      ;            ; data path                                                                                                                       ;
;   3.296 ;   0.225 ; FF ; uTco   ; 1      ; FF_X13_Y15_N47       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][2]|q                   ;
;   3.418 ;   0.122 ; FF ; CELL   ; 1      ; FF_X13_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][2]~la_mlab/laboutb[11] ;
;   5.338 ;   1.920 ; FF ; IC     ; 1      ; MLABCELL_X13_Y15_N15 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~2|datae                             ;
;   5.506 ;   0.168 ; FF ; CELL   ; 1      ; MLABCELL_X13_Y15_N15 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~2|combout                           ;
;   5.506 ;   0.000 ; FF ; CELL   ; 1      ; FF_X13_Y15_N16       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]|d                       ;
;   5.506 ;   0.000 ; FF ; CELL   ; 1      ; FF_X13_Y15_N16       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                               ;
; 3.537   ; 3.037   ;    ;        ;        ;                     ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                     ;
;   0.974 ;   0.474 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.397 ;   0.423 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.397 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.397 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                           ;
;   3.537 ;   2.140 ; RR ; IC     ; 1      ; FF_X13_Y15_N16      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]|clk ;
;   3.537 ;   0.000 ; RR ; CELL   ; 1      ; FF_X13_Y15_N16      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]     ;
; 3.527   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                           ;
; 3.793   ; 0.266   ;    ; uTsu   ; 1      ; FF_X13_Y15_N16      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -1.712 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.500                                                                                                       ;
; Data Required Time              ; 3.788                                                                                                       ;
; Slack                           ; -1.712 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.037 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.430  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.583       ; 84         ; 0.000 ; 1.884 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.962       ; 81         ; 1.962 ; 1.962 ;
;    Cell                ;        ; 4     ; 0.242       ; 10         ; 0.000 ; 0.154 ;
;    uTco                ;        ; 1     ; 0.226       ; 9          ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.610       ; 86         ; 0.000 ; 2.136 ;
;    Cell                ;        ; 3     ; 0.423       ; 14         ; 0.000 ; 0.423 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                 ;
; 3.070   ; 3.070   ;    ;        ;        ;                      ;            ; clock path                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                         ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                           ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                          ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                         ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                               ;
;   3.070 ;   1.884 ; RR ; IC     ; 1      ; FF_X14_Y15_N8        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]|clk               ;
;   3.070 ;   0.000 ; RR ; CELL   ; 1      ; FF_X14_Y15_N8        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]                   ;
; 5.500   ; 2.430   ;    ;        ;        ;                      ;            ; data path                                                                                                                     ;
;   3.296 ;   0.226 ; FF ; uTco   ; 1      ; FF_X14_Y15_N8        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]|q                 ;
;   3.384 ;   0.088 ; FF ; CELL   ; 1      ; FF_X14_Y15_N8        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]~la_lab/laboutt[5] ;
;   5.346 ;   1.962 ; FF ; IC     ; 1      ; LABCELL_X14_Y15_N42  ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~0|datac                           ;
;   5.500 ;   0.154 ; FF ; CELL   ; 1      ; LABCELL_X14_Y15_N42  ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~0|combout                         ;
;   5.500 ;   0.000 ; FF ; CELL   ; 1      ; FF_X14_Y15_N44       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]|d                     ;
;   5.500 ;   0.000 ; FF ; CELL   ; 1      ; FF_X14_Y15_N44       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]                       ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                               ;
; 3.533   ; 3.033   ;    ;        ;        ;                     ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                     ;
;   0.974 ;   0.474 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.397 ;   0.423 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.397 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.397 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                           ;
;   3.533 ;   2.136 ; RR ; IC     ; 1      ; FF_X14_Y15_N44      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]|clk ;
;   3.533 ;   0.000 ; RR ; CELL   ; 1      ; FF_X14_Y15_N44      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]     ;
; 3.523   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                           ;
; 3.788   ; 0.265   ;    ; uTsu   ; 1      ; FF_X14_Y15_N44      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -1.703 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][6] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][6]     ;
; Launch Clock                    ; clock                                                                                                         ;
; Latch Clock                     ; clock2x                                                                                                       ;
; Data Arrival Time               ; 5.459                                                                                                         ;
; Data Required Time              ; 3.756                                                                                                         ;
; Slack                           ; -1.703 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.389  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.583       ; 84         ; 0.000 ; 1.884 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.027       ; 85         ; 2.027 ; 2.027 ;
;    Cell                ;        ; 2     ; 0.135       ; 6          ; 0.000 ; 0.135 ;
;    uTco                ;        ; 1     ; 0.227       ; 10         ; 0.227 ; 0.227 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.615       ; 86         ; 0.000 ; 2.141 ;
;    Cell                ;        ; 3     ; 0.423       ; 14         ; 0.000 ; 0.423 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                    ;
; 3.070   ; 3.070   ;    ;        ;        ;                      ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                            ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                            ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                  ;
;   3.070 ;   1.884 ; RR ; IC     ; 1      ; FF_X15_Y15_N31       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][6]|clk                ;
;   3.070 ;   0.000 ; RR ; CELL   ; 1      ; FF_X15_Y15_N31       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][6]                    ;
; 5.459   ; 2.389   ;    ;        ;        ;                      ;            ; data path                                                                                                                        ;
;   3.297 ;   0.227 ; FF ; uTco   ; 1      ; FF_X15_Y15_N31       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][6]|q                  ;
;   3.432 ;   0.135 ; FF ; CELL   ; 1      ; FF_X15_Y15_N31       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][6]~la_mlab/laboutb[0] ;
;   5.459 ;   2.027 ; FF ; IC     ; 1      ; FF_X12_Y15_N4        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][6]|d                      ;
;   5.459 ;   0.000 ; FF ; CELL   ; 1      ; FF_X12_Y15_N4        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][6]                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.538   ; 3.038   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                       ;
;   0.974 ;   0.474 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                         ;
;   1.397 ;   0.423 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                        ;
;   1.397 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                       ;
;   1.397 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                             ;
;   3.538 ;   2.141 ; RR ; IC     ; 1      ; FF_X12_Y15_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][6]|clk ;
;   3.538 ;   0.000 ; RR ; CELL   ; 1      ; FF_X12_Y15_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][6]     ;
; 3.528   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.756   ; 0.228   ;    ; uTsu   ; 1      ; FF_X12_Y15_N4       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][6]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -1.692 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.230                                                                                                          ;
; Data Required Time              ; 3.538                                                                                                          ;
; Slack                           ; -1.692 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.039 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.154  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.589       ; 84         ; 0.000 ; 1.890 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.751       ; 81         ; 1.751 ; 1.751 ;
;    Cell                ;        ; 2     ; 0.177       ; 8          ; 0.000 ; 0.177 ;
;    uTco                ;        ; 1     ; 0.226       ; 10         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.614       ; 86         ; 0.000 ; 2.140 ;
;    Cell                ;        ; 3     ; 0.423       ; 14         ; 0.000 ; 0.423 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                     ;
; 3.076   ; 3.076   ;    ;        ;        ;                      ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                             ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                             ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                   ;
;   3.076 ;   1.890 ; RR ; IC     ; 1      ; FF_X11_Y15_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]|clk                ;
;   3.076 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y15_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]                    ;
; 5.230   ; 2.154   ;    ;        ;        ;                      ;            ; data path                                                                                                                         ;
;   3.302 ;   0.226 ; RR ; uTco   ; 1      ; FF_X11_Y15_N41       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]|q                  ;
;   3.479 ;   0.177 ; RR ; CELL   ; 1      ; FF_X11_Y15_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]~la_mlab/laboutb[7] ;
;   5.230 ;   1.751 ; RR ; IC     ; 1      ; FF_X10_Y15_N31       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]|d                      ;
;   5.230 ;   0.000 ; RR ; CELL   ; 1      ; FF_X10_Y15_N31       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]                        ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 3.537   ; 3.037   ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                        ;
;   0.974 ;   0.474 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.397 ;   0.423 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.397 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.397 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   3.537 ;   2.140 ; RR ; IC     ; 1      ; FF_X10_Y15_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]|clk ;
;   3.537 ;   0.000 ; RR ; CELL   ; 1      ; FF_X10_Y15_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
; 3.527   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                              ;
; 3.538   ; 0.011   ;    ; uTsu   ; 1      ; FF_X10_Y15_N31      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -1.667 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.256                                                                                                       ;
; Data Required Time              ; 3.589                                                                                                       ;
; Slack                           ; -1.667 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.186  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.583       ; 84         ; 0.000 ; 1.884 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.838       ; 84         ; 1.838 ; 1.838 ;
;    Cell                ;        ; 2     ; 0.121       ; 6          ; 0.000 ; 0.121 ;
;    uTco                ;        ; 1     ; 0.227       ; 10         ; 0.227 ; 0.227 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.614       ; 86         ; 0.000 ; 2.140 ;
;    Cell                ;        ; 3     ; 0.423       ; 14         ; 0.000 ; 0.423 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                  ;
; 3.070   ; 3.070   ;    ;        ;        ;                      ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                          ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                            ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                           ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                          ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                ;
;   3.070 ;   1.884 ; RR ; IC     ; 1      ; FF_X15_Y15_N1        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]|clk                ;
;   3.070 ;   0.000 ; RR ; CELL   ; 1      ; FF_X15_Y15_N1        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]                    ;
; 5.256   ; 2.186   ;    ;        ;        ;                      ;            ; data path                                                                                                                      ;
;   3.297 ;   0.227 ; FF ; uTco   ; 1      ; FF_X15_Y15_N1        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]|q                  ;
;   3.418 ;   0.121 ; FF ; CELL   ; 1      ; FF_X15_Y15_N1        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]~la_mlab/laboutt[0] ;
;   5.256 ;   1.838 ; FF ; IC     ; 1      ; FF_X13_Y15_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|d                      ;
;   5.256 ;   0.000 ; FF ; CELL   ; 1      ; FF_X13_Y15_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                               ;
; 3.537   ; 3.037   ;    ;        ;        ;                     ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                     ;
;   0.974 ;   0.474 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.397 ;   0.423 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.397 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.397 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                           ;
;   3.537 ;   2.140 ; RR ; IC     ; 1      ; FF_X13_Y15_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|clk ;
;   3.537 ;   0.000 ; RR ; CELL   ; 1      ; FF_X13_Y15_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]     ;
; 3.527   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                           ;
; 3.589   ; 0.062   ;    ; uTsu   ; 1      ; FF_X13_Y15_N41      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -1.664 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][3] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.466                                                                                                       ;
; Data Required Time              ; 3.802                                                                                                       ;
; Slack                           ; -1.664 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.395  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.584       ; 84         ; 0.000 ; 1.885 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.811       ; 76         ; 1.811 ; 1.811 ;
;    Cell                ;        ; 4     ; 0.359       ; 15         ; 0.000 ; 0.222 ;
;    uTco                ;        ; 1     ; 0.225       ; 9          ; 0.225 ; 0.225 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.614       ; 86         ; 0.000 ; 2.140 ;
;    Cell                ;        ; 3     ; 0.423       ; 14         ; 0.000 ; 0.423 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                  ;
; 3.071   ; 3.071   ;    ;        ;        ;                      ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                          ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                            ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                           ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                          ;
;   1.186 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                ;
;   3.071 ;   1.885 ; RR ; IC     ; 1      ; FF_X13_Y15_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][3]|clk                ;
;   3.071 ;   0.000 ; RR ; CELL   ; 1      ; FF_X13_Y15_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][3]                    ;
; 5.466   ; 2.395   ;    ;        ;        ;                      ;            ; data path                                                                                                                      ;
;   3.296 ;   0.225 ; FF ; uTco   ; 1      ; FF_X13_Y15_N35       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][3]|q                  ;
;   3.433 ;   0.137 ; FF ; CELL   ; 1      ; FF_X13_Y15_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][3]~la_mlab/laboutb[3] ;
;   5.244 ;   1.811 ; FF ; IC     ; 1      ; MLABCELL_X13_Y15_N48 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~3|dataa                            ;
;   5.466 ;   0.222 ; FF ; CELL   ; 1      ; MLABCELL_X13_Y15_N48 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~3|combout                          ;
;   5.466 ;   0.000 ; FF ; CELL   ; 1      ; FF_X13_Y15_N49       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]|d                      ;
;   5.466 ;   0.000 ; FF ; CELL   ; 1      ; FF_X13_Y15_N49       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                               ;
; 3.537   ; 3.037   ;    ;        ;        ;                     ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                     ;
;   0.974 ;   0.474 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.397 ;   0.423 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.397 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.397 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                           ;
;   3.537 ;   2.140 ; RR ; IC     ; 1      ; FF_X13_Y15_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]|clk ;
;   3.537 ;   0.000 ; RR ; CELL   ; 1      ; FF_X13_Y15_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]     ;
; 3.527   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                           ;
; 3.802   ; 0.275   ;    ; uTsu   ; 1      ; FF_X13_Y15_N49      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (10 violated).  Worst case slack is -0.110 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.110 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][16]          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][16] ; clock2x      ; clock       ; 0.000        ; 0.034      ; 0.417      ; Slow 900mV -40C Model           ;
; -0.109 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][4]           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][4]  ; clock2x      ; clock       ; 0.000        ; 0.034      ; 0.410      ; Slow 900mV -40C Model           ;
; -0.104 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][15] ; clock2x      ; clock       ; 0.000        ; 0.034      ; 0.418      ; Slow 900mV -40C Model           ;
; -0.104 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12] ; clock2x      ; clock       ; 0.000        ; 0.034      ; 0.411      ; Slow 900mV -40C Model           ;
; -0.099 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][10] ; clock2x      ; clock       ; 0.000        ; 0.034      ; 0.418      ; Slow 900mV -40C Model           ;
; -0.098 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][17] ; clock2x      ; clock       ; 0.000        ; 0.035      ; 0.422      ; Slow 900mV -40C Model           ;
; -0.097 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][14]~DUPLICATE ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][14] ; clock2x      ; clock       ; 0.000        ; 0.034      ; 0.422      ; Slow 900mV -40C Model           ;
; -0.092 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27]           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][27] ; clock2x      ; clock       ; 0.000        ; 0.032      ; 0.425      ; Slow 900mV -40C Model           ;
; -0.092 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22] ; clock2x      ; clock       ; 0.000        ; 0.034      ; 0.434      ; Slow 900mV -40C Model           ;
; -0.091 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31]           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][31] ; clock2x      ; clock       ; 0.000        ; 0.034      ; 0.430      ; Slow 900mV -40C Model           ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is -0.110 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][16] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][16]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.592                                                                                                          ;
; Data Required Time              ; 3.702                                                                                                          ;
; Slack                           ; -0.110 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.417 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.696       ; 85         ; 0.000 ; 2.188 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.165       ; 40         ; 0.165 ; 0.165 ;
;    Cell                ;       ; 2     ; 0.059       ; 14         ; 0.000 ; 0.059 ;
;    uTco                ;       ; 1     ; 0.193       ; 46         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.633       ; 82         ; 0.000 ; 1.884 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.175   ; 3.175   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                           ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                           ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                 ;
;   3.175 ;   2.188 ; RR ; IC     ; 1      ; FF_X3_Y15_N28       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][16]|clk                ;
;   3.175 ;   0.000 ; RR ; CELL   ; 1      ; FF_X3_Y15_N28       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][16]                    ;
; 3.592   ; 0.417   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.368 ;   0.193 ; FF ; uTco   ; 1      ; FF_X3_Y15_N28       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][16]|q                  ;
;   3.427 ;   0.059 ; FF ; CELL   ; 1      ; FF_X3_Y15_N28       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][16]~la_lab/laboutt[18] ;
;   3.592 ;   0.165 ; FF ; IC     ; 1      ; FF_X4_Y15_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][16]|d                       ;
;   3.592 ;   0.000 ; FF ; CELL   ; 1      ; FF_X4_Y15_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][16]                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.209   ; 3.209   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.209 ;   1.884 ; RR ; IC     ; 1      ; FF_X4_Y15_N35        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][16]|clk ;
;   3.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X4_Y15_N35        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][16]     ;
; 3.219   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.702   ; 0.483   ;    ; uTh    ; 1      ; FF_X4_Y15_N35        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][16]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is -0.109 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][4] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][4]      ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.585                                                                                                         ;
; Data Required Time              ; 3.694                                                                                                         ;
; Slack                           ; -0.109 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.410 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.696       ; 85         ; 0.000 ; 2.188 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 28         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 2     ; 0.102       ; 25         ; 0.000 ; 0.102 ;
;    uTco                ;       ; 1     ; 0.193       ; 47         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.633       ; 82         ; 0.000 ; 1.884 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.175   ; 3.175   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                ;
;   3.175 ;   2.188 ; RR ; IC     ; 1      ; FF_X3_Y15_N49       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][4]|clk                ;
;   3.175 ;   0.000 ; RR ; CELL   ; 1      ; FF_X3_Y15_N49       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][4]                    ;
; 3.585   ; 0.410   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.368 ;   0.193 ; FF ; uTco   ; 1      ; FF_X3_Y15_N49       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][4]|q                  ;
;   3.470 ;   0.102 ; FF ; CELL   ; 1      ; FF_X3_Y15_N49       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][4]~la_lab/laboutb[12] ;
;   3.585 ;   0.115 ; FF ; IC     ; 1      ; FF_X4_Y15_N44       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][4]|d                       ;
;   3.585 ;   0.000 ; FF ; CELL   ; 1      ; FF_X4_Y15_N44       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][4]                         ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                      ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                ;
; 3.209   ; 3.209   ;    ;        ;        ;                      ;            ; clock path                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                        ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                          ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                         ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                        ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                              ;
;   3.209 ;   1.884 ; RR ; IC     ; 1      ; FF_X4_Y15_N44        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][4]|clk ;
;   3.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X4_Y15_N44        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][4]     ;
; 3.219   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                            ;
; 3.694   ; 0.475   ;    ; uTh    ; 1      ; FF_X4_Y15_N44        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][4]     ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is -0.104 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][15]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.594                                                                                                          ;
; Data Required Time              ; 3.698                                                                                                          ;
; Slack                           ; -0.104 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.418 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.697       ; 85         ; 0.000 ; 2.189 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.126       ; 30         ; 0.126 ; 0.126 ;
;    Cell                ;       ; 2     ; 0.099       ; 24         ; 0.000 ; 0.099 ;
;    uTco                ;       ; 1     ; 0.193       ; 46         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.634       ; 82         ; 0.000 ; 1.885 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.176   ; 3.176   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                           ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                           ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                 ;
;   3.176 ;   2.189 ; RR ; IC     ; 1      ; FF_X7_Y14_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]|clk                ;
;   3.176 ;   0.000 ; RR ; CELL   ; 1      ; FF_X7_Y14_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]                    ;
; 3.594   ; 0.418   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.369 ;   0.193 ; FF ; uTco   ; 1      ; FF_X7_Y14_N23       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]|q                  ;
;   3.468 ;   0.099 ; FF ; CELL   ; 1      ; FF_X7_Y14_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]~la_lab/laboutt[15] ;
;   3.594 ;   0.126 ; FF ; IC     ; 1      ; FF_X6_Y14_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][15]|d                       ;
;   3.594 ;   0.000 ; FF ; CELL   ; 1      ; FF_X6_Y14_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][15]                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.210   ; 3.210   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.210 ;   1.885 ; RR ; IC     ; 1      ; FF_X6_Y14_N29        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][15]|clk ;
;   3.210 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y14_N29        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][15]     ;
; 3.220   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.698   ; 0.478   ;    ; uTh    ; 1      ; FF_X6_Y14_N29        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][15]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is -0.104 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.585                                                                                                         ;
; Data Required Time              ; 3.689                                                                                                         ;
; Slack                           ; -0.104 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.411 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.695       ; 85         ; 0.000 ; 2.187 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.118       ; 29         ; 0.118 ; 0.118 ;
;    Cell                ;       ; 2     ; 0.099       ; 24         ; 0.000 ; 0.099 ;
;    uTco                ;       ; 1     ; 0.194       ; 47         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.632       ; 82         ; 0.000 ; 1.883 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.174   ; 3.174   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                ;
;   3.174 ;   2.187 ; RR ; IC     ; 1      ; FF_X7_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]|clk                ;
;   3.174 ;   0.000 ; RR ; CELL   ; 1      ; FF_X7_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]                    ;
; 3.585   ; 0.411   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.368 ;   0.194 ; FF ; uTco   ; 1      ; FF_X7_Y15_N47       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]|q                  ;
;   3.467 ;   0.099 ; FF ; CELL   ; 2      ; FF_X7_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]~la_lab/laboutb[11] ;
;   3.585 ;   0.118 ; FF ; IC     ; 1      ; FF_X7_Y15_N37       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]|d                      ;
;   3.585 ;   0.000 ; FF ; CELL   ; 1      ; FF_X7_Y15_N37       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.208   ; 3.208   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.208 ;   1.883 ; RR ; IC     ; 1      ; FF_X7_Y15_N37        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]|clk ;
;   3.208 ;   0.000 ; RR ; CELL   ; 1      ; FF_X7_Y15_N37        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]     ;
; 3.218   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.689   ; 0.471   ;    ; uTh    ; 1      ; FF_X7_Y15_N37        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is -0.099 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][10]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.592                                                                                                          ;
; Data Required Time              ; 3.691                                                                                                          ;
; Slack                           ; -0.099 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.418 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.695       ; 85         ; 0.000 ; 2.187 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.122       ; 29         ; 0.122 ; 0.122 ;
;    Cell                ;       ; 2     ; 0.102       ; 24         ; 0.000 ; 0.102 ;
;    uTco                ;       ; 1     ; 0.194       ; 46         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.632       ; 82         ; 0.000 ; 1.883 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.174   ; 3.174   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                ;
;   3.174 ;   2.187 ; RR ; IC     ; 1      ; FF_X7_Y15_N43       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]|clk               ;
;   3.174 ;   0.000 ; RR ; CELL   ; 1      ; FF_X7_Y15_N43       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]                   ;
; 3.592   ; 0.418   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.368 ;   0.194 ; FF ; uTco   ; 1      ; FF_X7_Y15_N43       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]|q                 ;
;   3.470 ;   0.102 ; FF ; CELL   ; 1      ; FF_X7_Y15_N43       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]~la_lab/laboutb[8] ;
;   3.592 ;   0.122 ; FF ; IC     ; 1      ; FF_X7_Y15_N32       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][10]|d                      ;
;   3.592 ;   0.000 ; FF ; CELL   ; 1      ; FF_X7_Y15_N32       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][10]                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.208   ; 3.208   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.208 ;   1.883 ; RR ; IC     ; 1      ; FF_X7_Y15_N32        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][10]|clk ;
;   3.208 ;   0.000 ; RR ; CELL   ; 1      ; FF_X7_Y15_N32        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][10]     ;
; 3.218   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.691   ; 0.473   ;    ; uTh    ; 1      ; FF_X7_Y15_N32        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][10]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is -0.098 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.596                                                                                                          ;
; Data Required Time              ; 3.694                                                                                                          ;
; Slack                           ; -0.098 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.422 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.695       ; 85         ; 0.000 ; 2.187 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.129       ; 31         ; 0.129 ; 0.129 ;
;    Cell                ;       ; 2     ; 0.099       ; 23         ; 0.000 ; 0.099 ;
;    uTco                ;       ; 1     ; 0.194       ; 46         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.633       ; 82         ; 0.000 ; 1.884 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.174   ; 3.174   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                           ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                           ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                 ;
;   3.174 ;   2.187 ; RR ; IC     ; 1      ; FF_X5_Y15_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]|clk                ;
;   3.174 ;   0.000 ; RR ; CELL   ; 1      ; FF_X5_Y15_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]                    ;
; 3.596   ; 0.422   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.368 ;   0.194 ; FF ; uTco   ; 1      ; FF_X5_Y15_N23       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]|q                  ;
;   3.467 ;   0.099 ; FF ; CELL   ; 1      ; FF_X5_Y15_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]~la_lab/laboutt[15] ;
;   3.596 ;   0.129 ; FF ; IC     ; 1      ; FF_X4_Y15_N7        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]|d                       ;
;   3.596 ;   0.000 ; FF ; CELL   ; 1      ; FF_X4_Y15_N7        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.209   ; 3.209   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.209 ;   1.884 ; RR ; IC     ; 1      ; FF_X4_Y15_N7         ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]|clk ;
;   3.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X4_Y15_N7         ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]     ;
; 3.219   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.694   ; 0.475   ;    ; uTh    ; 1      ; FF_X4_Y15_N7         ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is -0.097 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][14]~DUPLICATE ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][14]               ;
; Launch Clock                    ; clock2x                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                   ;
; Data Arrival Time               ; 3.598                                                                                                                   ;
; Data Required Time              ; 3.695                                                                                                                   ;
; Slack                           ; -0.097 (VIOLATED)                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.422 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.697       ; 85         ; 0.000 ; 2.189 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.129       ; 31         ; 0.129 ; 0.129 ;
;    Cell                ;       ; 2     ; 0.099       ; 23         ; 0.000 ; 0.099 ;
;    uTco                ;       ; 1     ; 0.194       ; 46         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.634       ; 82         ; 0.000 ; 1.885 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                             ;
; 3.176   ; 3.176   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                   ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                     ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                    ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                   ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                         ;
;   3.176 ;   2.189 ; RR ; IC     ; 1      ; FF_X7_Y14_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][14]~DUPLICATE|clk               ;
;   3.176 ;   0.000 ; RR ; CELL   ; 1      ; FF_X7_Y14_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][14]~DUPLICATE                   ;
; 3.598   ; 0.422   ;    ;        ;        ;                     ;            ; data path                                                                                                                                 ;
;   3.370 ;   0.194 ; FF ; uTco   ; 1      ; FF_X7_Y14_N41       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][14]~DUPLICATE|q                 ;
;   3.469 ;   0.099 ; FF ; CELL   ; 1      ; FF_X7_Y14_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][14]~DUPLICATE~la_lab/laboutb[7] ;
;   3.598 ;   0.129 ; FF ; IC     ; 1      ; FF_X6_Y14_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][14]|d                               ;
;   3.598 ;   0.000 ; FF ; CELL   ; 1      ; FF_X6_Y14_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][14]                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.210   ; 3.210   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.210 ;   1.885 ; RR ; IC     ; 1      ; FF_X6_Y14_N35        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][14]|clk ;
;   3.210 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y14_N35        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][14]     ;
; 3.220   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.695   ; 0.475   ;    ; uTh    ; 1      ; FF_X6_Y14_N35        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][14]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is -0.092 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][27]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.598                                                                                                         ;
; Data Required Time              ; 3.690                                                                                                         ;
; Slack                           ; -0.092 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.425 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.694       ; 85         ; 0.000 ; 2.186 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.117       ; 28         ; 0.117 ; 0.117 ;
;    Cell                ;       ; 2     ; 0.103       ; 24         ; 0.000 ; 0.103 ;
;    uTco                ;       ; 1     ; 0.205       ; 48         ; 0.205 ; 0.205 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.629       ; 82         ; 0.000 ; 1.880 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.173   ; 3.173   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                           ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                           ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                 ;
;   3.173 ;   2.186 ; RR ; IC     ; 1      ; FF_X9_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27]|clk                 ;
;   3.173 ;   0.000 ; RR ; CELL   ; 1      ; FF_X9_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27]                     ;
; 3.598   ; 0.425   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.378 ;   0.205 ; FF ; uTco   ; 2      ; FF_X9_Y15_N47       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27]|q                   ;
;   3.481 ;   0.103 ; FF ; CELL   ; 1      ; FF_X9_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27]~la_mlab/laboutb[11] ;
;   3.598 ;   0.117 ; FF ; IC     ; 1      ; FF_X9_Y15_N58       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][27]|d                       ;
;   3.598 ;   0.000 ; FF ; CELL   ; 1      ; FF_X9_Y15_N58       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][27]                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.205   ; 3.205   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.205 ;   1.880 ; RR ; IC     ; 1      ; FF_X9_Y15_N58        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][27]|clk ;
;   3.205 ;   0.000 ; RR ; CELL   ; 1      ; FF_X9_Y15_N58        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][27]     ;
; 3.215   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.690   ; 0.475   ;    ; uTh    ; 1      ; FF_X9_Y15_N58        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][27]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is -0.092 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.608                                                                                                         ;
; Data Required Time              ; 3.700                                                                                                         ;
; Slack                           ; -0.092 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.434 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.695       ; 85         ; 0.000 ; 2.187 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.131       ; 30         ; 0.131 ; 0.131 ;
;    Cell                ;       ; 2     ; 0.098       ; 23         ; 0.000 ; 0.098 ;
;    uTco                ;       ; 1     ; 0.205       ; 47         ; 0.205 ; 0.205 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.632       ; 82         ; 0.000 ; 1.883 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.174   ; 3.174   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                ;
;   3.174 ;   2.187 ; RR ; IC     ; 1      ; FF_X6_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]|clk                ;
;   3.174 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]                    ;
; 3.608   ; 0.434   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.379 ;   0.205 ; FF ; uTco   ; 1      ; FF_X6_Y15_N5        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]|q                  ;
;   3.477 ;   0.098 ; FF ; CELL   ; 2      ; FF_X6_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]~la_mlab/laboutt[3] ;
;   3.608 ;   0.131 ; FF ; IC     ; 1      ; FF_X6_Y15_N53       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]|d                      ;
;   3.608 ;   0.000 ; FF ; CELL   ; 1      ; FF_X6_Y15_N53       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.208   ; 3.208   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.208 ;   1.883 ; RR ; IC     ; 1      ; FF_X6_Y15_N53        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]|clk ;
;   3.208 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y15_N53        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]     ;
; 3.218   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.700   ; 0.482   ;    ; uTh    ; 1      ; FF_X6_Y15_N53        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is -0.091 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][31]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.604                                                                                                         ;
; Data Required Time              ; 3.695                                                                                                         ;
; Slack                           ; -0.091 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.430 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.695       ; 85         ; 0.000 ; 2.187 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.134       ; 31         ; 0.134 ; 0.134 ;
;    Cell                ;       ; 2     ; 0.102       ; 24         ; 0.000 ; 0.102 ;
;    uTco                ;       ; 1     ; 0.194       ; 45         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.632       ; 82         ; 0.000 ; 1.883 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                   ;
; 3.174   ; 3.174   ;    ;        ;        ;                     ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                         ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                           ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                          ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                         ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                               ;
;   3.174 ;   2.187 ; RR ; IC     ; 1      ; FF_X5_Y15_N37       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31]|clk               ;
;   3.174 ;   0.000 ; RR ; CELL   ; 1      ; FF_X5_Y15_N37       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31]                   ;
; 3.604   ; 0.430   ;    ;        ;        ;                     ;            ; data path                                                                                                                       ;
;   3.368 ;   0.194 ; FF ; uTco   ; 1      ; FF_X5_Y15_N37       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31]|q                 ;
;   3.470 ;   0.102 ; FF ; CELL   ; 2      ; FF_X5_Y15_N37       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31]~la_lab/laboutb[4] ;
;   3.604 ;   0.134 ; FF ; IC     ; 1      ; FF_X6_Y15_N26       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][31]|d                     ;
;   3.604 ;   0.000 ; FF ; CELL   ; 1      ; FF_X6_Y15_N26       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][31]                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.208   ; 3.208   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.208 ;   1.883 ; RR ; IC     ; 1      ; FF_X6_Y15_N26        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][31]|clk ;
;   3.208 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y15_N26        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][31]     ;
; 3.218   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.695   ; 0.477   ;    ; uTh    ; 1      ; FF_X6_Y15_N26        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][31]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.025 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.025 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][17]                                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]                                            ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.254      ; Fast 900mV -40C Model           ;
; 0.035 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27]                                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]                                            ; clock2x      ; clock2x     ; 0.000        ; 0.001      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.055 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][15]                                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]                                            ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.507      ; Slow 900mV -40C Model           ;
; 0.075 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.266      ; Fast 900mV -40C Model           ;
; 0.076 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]~DUPLICATE                                ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][11]                                            ; clock2x      ; clock2x     ; 0.000        ; -0.001     ; 0.249      ; Fast 900mV -40C Model           ;
; 0.077 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]                                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]                                            ; clock2x      ; clock2x     ; 0.000        ; 0.012      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.078 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]                                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][29]                                            ; clock2x      ; clock2x     ; 0.000        ; 0.011      ; 0.262      ; Fast 900mV -40C Model           ;
; 0.084 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x                                                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]                                                ; clock2x      ; clock2x     ; 0.000        ; 0.011      ; 0.258      ; Fast 900mV -40C Model           ;
; 0.084 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x                                                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]                                                ; clock2x      ; clock2x     ; 0.000        ; 0.011      ; 0.258      ; Fast 900mV -40C Model           ;
; 0.084 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x                                                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][22]                                                ; clock2x      ; clock2x     ; 0.000        ; 0.011      ; 0.258      ; Fast 900mV -40C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.025 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][17]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.917                                                                                                          ;
; Data Required Time              ; 1.892                                                                                                          ;
; Slack                           ; 0.025                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.254 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.439       ; 87         ; 0.000 ; 1.218 ;
;    Cell                ;       ; 3     ; 0.224       ; 13         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 62         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.624       ; 86         ; 0.000 ; 1.320 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.663   ; 1.663   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                           ;
;   0.221 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.445 ;   0.224 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.445 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.445 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                 ;
;   1.663 ;   1.218 ; RR ; IC     ; 1      ; FF_X5_Y15_N22       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][17]|clk ;
;   1.663 ;   0.000 ; RR ; CELL   ; 1      ; FF_X5_Y15_N22       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][17]     ;
; 1.917   ; 0.254   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.759 ;   0.096 ; FF ; uTco   ; 2      ; FF_X5_Y15_N22       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][17]|q   ;
;   1.917 ;   0.158 ; FF ; CELL   ; 1      ; FF_X5_Y15_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]|d  ;
;   1.917 ;   0.000 ; FF ; CELL   ; 1      ; FF_X5_Y15_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.663   ; 1.663    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                            ;
;   0.304 ;   0.304  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.560 ;   0.256  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.560 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.560 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.880 ;   1.320  ; RR ; IC     ; 1      ; FF_X5_Y15_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]|clk ;
;   1.880 ;   0.000  ; RR ; CELL   ; 1      ; FF_X5_Y15_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]     ;
;   1.663 ;   -0.217 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.892   ; 0.229    ;    ; uTh    ; 1      ; FF_X5_Y15_N23       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is 0.035 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.925                                                                                                          ;
; Data Required Time              ; 1.890                                                                                                          ;
; Slack                           ; 0.035                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.436       ; 87         ; 0.000 ; 1.215 ;
;    Cell                ;       ; 3     ; 0.224       ; 13         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.163       ; 62         ; 0.000 ; 0.163 ;
;    uTco                ;       ; 1     ; 0.102       ; 38         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.621       ; 86         ; 0.000 ; 1.317 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.660   ; 1.660   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                           ;
;   0.221 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.445 ;   0.224 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.445 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.445 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                 ;
;   1.660 ;   1.215 ; RR ; IC     ; 1      ; FF_X9_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27]|clk ;
;   1.660 ;   0.000 ; RR ; CELL   ; 1      ; FF_X9_Y15_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27]     ;
; 1.925   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.762 ;   0.102 ; FF ; uTco   ; 2      ; FF_X9_Y15_N47       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][27]|q   ;
;   1.925 ;   0.163 ; FF ; CELL   ; 1      ; FF_X9_Y15_N46       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]|d  ;
;   1.925 ;   0.000 ; FF ; CELL   ; 1      ; FF_X9_Y15_N46       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.661   ; 1.661    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                            ;
;   0.304 ;   0.304  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.560 ;   0.256  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.560 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.560 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.877 ;   1.317  ; RR ; IC     ; 1      ; FF_X9_Y15_N46       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]|clk ;
;   1.877 ;   0.000  ; RR ; CELL   ; 1      ; FF_X9_Y15_N46       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]     ;
;   1.661 ;   -0.216 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.890   ; 0.229    ;    ; uTh    ; 1      ; FF_X9_Y15_N46       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is 0.055 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][15]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 3.683                                                                                                          ;
; Data Required Time              ; 3.628                                                                                                          ;
; Slack                           ; 0.055                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.507 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.697       ; 85         ; 0.000 ; 2.189 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.210       ; 41         ; 0.210 ; 0.210 ;
;    Cell                ;       ; 2     ; 0.103       ; 20         ; 0.000 ; 0.103 ;
;    uTco                ;       ; 1     ; 0.194       ; 38         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.064       ; 85         ; 0.000 ; 2.386 ;
;    Cell                ;       ; 3     ; 0.543       ; 15         ; 0.000 ; 0.543 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                   ;
; 3.176   ; 3.176   ;    ;        ;        ;                     ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                         ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                           ;
;   0.987 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                          ;
;   0.987 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                         ;
;   0.987 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                               ;
;   3.176 ;   2.189 ; RR ; IC     ; 1      ; FF_X7_Y14_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][15]|clk               ;
;   3.176 ;   0.000 ; RR ; CELL   ; 1      ; FF_X7_Y14_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][15]                   ;
; 3.683   ; 0.507   ;    ;        ;        ;                     ;            ; data path                                                                                                                       ;
;   3.370 ;   0.194 ; FF ; uTco   ; 1      ; FF_X7_Y14_N35       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][15]|q                 ;
;   3.473 ;   0.103 ; FF ; CELL   ; 2      ; FF_X7_Y14_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][15]~la_lab/laboutb[3] ;
;   3.683 ;   0.210 ; FF ; IC     ; 1      ; FF_X7_Y14_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]|d                ;
;   3.683 ;   0.000 ; FF ; CELL   ; 1      ; FF_X7_Y14_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]                  ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 3.176   ; 3.176    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                            ;
;   0.678 ;   0.678  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   1.221 ;   0.543  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   1.221 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   1.221 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   3.607 ;   2.386  ; RR ; IC     ; 1      ; FF_X7_Y14_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]|clk ;
;   3.607 ;   0.000  ; RR ; CELL   ; 1      ; FF_X7_Y14_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]     ;
;   3.176 ;   -0.431 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 3.628   ; 0.452    ;    ; uTh    ; 1      ; FF_X7_Y14_N23       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is 0.075 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 1.927                                                                                                                                                     ;
; Data Required Time              ; 1.852                                                                                                                                                     ;
; Slack                           ; 0.075                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.437       ; 87         ; 0.000 ; 1.216 ;
;    Cell                ;       ; 3     ; 0.224       ; 13         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.116       ; 44         ; 0.116 ; 0.116 ;
;    Cell                ;       ; 2     ; 0.050       ; 19         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.100       ; 38         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.621       ; 86         ; 0.000 ; 1.317 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                           ;
; 1.661   ; 1.661   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                                                    ;
;   0.221 ;   0.221 ; RR ; IC   ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                      ;
;   0.445 ;   0.224 ; RR ; CELL ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                                                     ;
;   0.445 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                                    ;
;   0.445 ;   0.000 ; RR ; CELL ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                                          ;
;   1.661 ;   1.216 ; RR ; IC   ; 1      ; FF_X11_Y14_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk                 ;
;   1.661 ;   0.000 ; RR ; CELL ; 1      ; FF_X11_Y14_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head                     ;
; 1.927   ; 0.266   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                  ;
;   1.761 ;   0.100 ; FF ; uTco ; 1      ; FF_X11_Y14_N25      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|q                   ;
;   1.811 ;   0.050 ; FF ; CELL ; 1      ; FF_X11_Y14_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head~la_mlab/laboutt[16] ;
;   1.927 ;   0.116 ; FF ; IC   ; 1      ; FF_X11_Y14_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|asdata           ;
;   1.927 ;   0.000 ; FF ; CELL ; 1      ; FF_X11_Y14_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                  ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 1.661   ; 1.661    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                                       ;
;   0.304 ;   0.304  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.560 ;   0.256  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.560 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.560 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.877 ;   1.317  ; RR ; IC     ; 1      ; FF_X11_Y14_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.877 ;   0.000  ; RR ; CELL   ; 1      ; FF_X11_Y14_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   1.661 ;   -0.216 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                       ;
; 1.852   ; 0.191    ;    ; uTh    ; 1      ; FF_X11_Y14_N29      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is 0.076 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]~DUPLICATE ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][11]          ;
; Launch Clock                    ; clock2x                                                                                                                 ;
; Latch Clock                     ; clock2x                                                                                                                 ;
; Data Arrival Time               ; 1.911                                                                                                                   ;
; Data Required Time              ; 1.835                                                                                                                   ;
; Slack                           ; 0.076                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.249  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.438       ; 87         ; 0.000 ; 1.217 ;
;    Cell                ;        ; 3     ; 0.224       ; 13         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.097       ; 39         ; 0.097 ; 0.097 ;
;    Cell                ;        ; 2     ; 0.050       ; 20         ; 0.000 ; 0.050 ;
;    uTco                ;        ; 1     ; 0.102       ; 41         ; 0.102 ; 0.102 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.622       ; 86         ; 0.000 ; 1.318 ;
;    Cell                ;        ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                              ;
; 1.662   ; 1.662   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                    ;
;   0.221 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                      ;
;   0.445 ;   0.224 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                     ;
;   0.445 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                    ;
;   0.445 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                          ;
;   1.662 ;   1.217 ; RR ; IC     ; 1      ; FF_X6_Y15_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]~DUPLICATE|clk                ;
;   1.662 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y15_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]~DUPLICATE                    ;
; 1.911   ; 0.249   ;    ;        ;        ;                     ;            ; data path                                                                                                                                  ;
;   1.764 ;   0.102 ; FF ; uTco   ; 1      ; FF_X6_Y15_N41       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]~DUPLICATE|q                  ;
;   1.814 ;   0.050 ; FF ; CELL   ; 1      ; FF_X6_Y15_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]~DUPLICATE~la_mlab/laboutb[7] ;
;   1.911 ;   0.097 ; FF ; IC     ; 1      ; FF_X6_Y15_N38       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][11]|asdata                      ;
;   1.911 ;   0.000 ; FF ; CELL   ; 1      ; FF_X6_Y15_N38       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][11]                             ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.661   ; 1.661    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                            ;
;   0.304 ;   0.304  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.560 ;   0.256  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.560 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.560 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.878 ;   1.318  ; RR ; IC     ; 1      ; FF_X6_Y15_N38       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][11]|clk ;
;   1.878 ;   0.000  ; RR ; CELL   ; 1      ; FF_X6_Y15_N38       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][11]     ;
;   1.661 ;   -0.217 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.835   ; 0.174    ;    ; uTh    ; 1      ; FF_X6_Y15_N38       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][11]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is 0.077 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.927                                                                                                          ;
; Data Required Time              ; 1.850                                                                                                          ;
; Slack                           ; 0.077                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.438       ; 87         ; 0.000 ; 1.217 ;
;    Cell                ;       ; 3     ; 0.224       ; 13         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.113       ; 43         ; 0.113 ; 0.113 ;
;    Cell                ;       ; 2     ; 0.050       ; 19         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.102       ; 38         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.624       ; 86         ; 0.000 ; 1.320 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 1.662   ; 1.662   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                          ;
;   0.221 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.445 ;   0.224 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.445 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.445 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                ;
;   1.662 ;   1.217 ; RR ; IC     ; 1      ; FF_X6_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]|clk                ;
;   1.662 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]                    ;
; 1.927   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   1.764 ;   0.102 ; FF ; uTco   ; 1      ; FF_X6_Y15_N5        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]|q                  ;
;   1.814 ;   0.050 ; FF ; CELL   ; 2      ; FF_X6_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]~la_mlab/laboutt[3] ;
;   1.927 ;   0.113 ; FF ; IC     ; 1      ; FF_X5_Y15_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]|asdata            ;
;   1.927 ;   0.000 ; FF ; CELL   ; 1      ; FF_X5_Y15_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]                   ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.674   ; 1.674    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                            ;
;   0.304 ;   0.304  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.560 ;   0.256  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.560 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.560 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.880 ;   1.320  ; RR ; IC     ; 1      ; FF_X5_Y15_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]|clk ;
;   1.880 ;   0.000  ; RR ; CELL   ; 1      ; FF_X5_Y15_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]     ;
;   1.674 ;   -0.206 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.850   ; 0.176    ;    ; uTh    ; 1      ; FF_X5_Y15_N20       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is 0.078 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][29] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.923                                                                                                          ;
; Data Required Time              ; 1.845                                                                                                          ;
; Slack                           ; 0.078                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.262 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.437       ; 87         ; 0.000 ; 1.216 ;
;    Cell                ;       ; 3     ; 0.224       ; 13         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 44         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 2     ; 0.052       ; 20         ; 0.000 ; 0.052 ;
;    uTco                ;       ; 1     ; 0.095       ; 36         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.622       ; 86         ; 0.000 ; 1.318 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 1.661   ; 1.661   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                          ;
;   0.221 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.445 ;   0.224 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.445 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.445 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                ;
;   1.661 ;   1.216 ; RR ; IC     ; 1      ; FF_X7_Y15_N59       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]|clk                ;
;   1.661 ;   0.000 ; RR ; CELL   ; 1      ; FF_X7_Y15_N59       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]                    ;
; 1.923   ; 0.262   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   1.756 ;   0.095 ; FF ; uTco   ; 1      ; FF_X7_Y15_N59       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]|q                  ;
;   1.808 ;   0.052 ; FF ; CELL   ; 2      ; FF_X7_Y15_N59       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]~la_lab/laboutb[19] ;
;   1.923 ;   0.115 ; FF ; IC     ; 1      ; FF_X6_Y15_N8        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][29]|asdata            ;
;   1.923 ;   0.000 ; FF ; CELL   ; 1      ; FF_X6_Y15_N8        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][29]                   ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.672   ; 1.672    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                            ;
;   0.304 ;   0.304  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.560 ;   0.256  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.560 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.560 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.878 ;   1.318  ; RR ; IC     ; 1      ; FF_X6_Y15_N8        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][29]|clk ;
;   1.878 ;   0.000  ; RR ; CELL   ; 1      ; FF_X6_Y15_N8        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][29]     ;
;   1.672 ;   -0.206 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.845   ; 0.173    ;    ; uTh    ; 1      ; FF_X6_Y15_N8        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][29]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is 0.084 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x              ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25] ;
; Launch Clock                    ; clock2x                                                                                                    ;
; Latch Clock                     ; clock2x                                                                                                    ;
; Data Arrival Time               ; 1.918                                                                                                      ;
; Data Required Time              ; 1.834                                                                                                      ;
; Slack                           ; 0.084                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.436       ; 87         ; 0.000 ; 1.215 ;
;    Cell                ;       ; 3     ; 0.224       ; 13         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.111       ; 43         ; 0.111 ; 0.111 ;
;    Cell                ;       ; 2     ; 0.050       ; 19         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.621       ; 86         ; 0.000 ; 1.317 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                   ;
; 1.660   ; 1.660   ;    ;        ;        ;                     ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                         ;
;   0.221 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                           ;
;   0.445 ;   0.224 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                          ;
;   0.445 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                         ;
;   0.445 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                               ;
;   1.660 ;   1.215 ; RR ; IC     ; 1      ; FF_X12_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x|clk               ;
;   1.660 ;   0.000 ; RR ; CELL   ; 1      ; FF_X12_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x                   ;
; 1.918   ; 0.258   ;    ;        ;        ;                     ;            ; data path                                                                                                       ;
;   1.757 ;   0.097 ; FF ; uTco   ; 1      ; FF_X12_Y15_N11      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x|q                 ;
;   1.807 ;   0.050 ; FF ; CELL   ; 45     ; FF_X12_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x~la_lab/laboutt[7] ;
;   1.918 ;   0.111 ; FF ; IC     ; 1      ; FF_X10_Y15_N32      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]|sclr ;
;   1.918 ;   0.000 ; FF ; CELL   ; 1      ; FF_X10_Y15_N32      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 1.671   ; 1.671    ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                        ;
;   0.304 ;   0.304  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   0.560 ;   0.256  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   0.560 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   0.560 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   1.877 ;   1.317  ; RR ; IC     ; 1      ; FF_X10_Y15_N32      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]|clk ;
;   1.877 ;   0.000  ; RR ; CELL   ; 1      ; FF_X10_Y15_N32      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]     ;
;   1.671 ;   -0.206 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                        ;
; 1.834   ; 0.163    ;    ; uTh    ; 1      ; FF_X10_Y15_N32      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is 0.084 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x              ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18] ;
; Launch Clock                    ; clock2x                                                                                                    ;
; Latch Clock                     ; clock2x                                                                                                    ;
; Data Arrival Time               ; 1.918                                                                                                      ;
; Data Required Time              ; 1.834                                                                                                      ;
; Slack                           ; 0.084                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.436       ; 87         ; 0.000 ; 1.215 ;
;    Cell                ;       ; 3     ; 0.224       ; 13         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.111       ; 43         ; 0.111 ; 0.111 ;
;    Cell                ;       ; 2     ; 0.050       ; 19         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.621       ; 86         ; 0.000 ; 1.317 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                   ;
; 1.660   ; 1.660   ;    ;        ;        ;                     ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                         ;
;   0.221 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                           ;
;   0.445 ;   0.224 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                          ;
;   0.445 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                         ;
;   0.445 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                               ;
;   1.660 ;   1.215 ; RR ; IC     ; 1      ; FF_X12_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x|clk               ;
;   1.660 ;   0.000 ; RR ; CELL   ; 1      ; FF_X12_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x                   ;
; 1.918   ; 0.258   ;    ;        ;        ;                     ;            ; data path                                                                                                       ;
;   1.757 ;   0.097 ; FF ; uTco   ; 1      ; FF_X12_Y15_N11      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x|q                 ;
;   1.807 ;   0.050 ; FF ; CELL   ; 45     ; FF_X12_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x~la_lab/laboutt[7] ;
;   1.918 ;   0.111 ; FF ; IC     ; 1      ; FF_X10_Y15_N5       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]|sclr ;
;   1.918 ;   0.000 ; FF ; CELL   ; 1      ; FF_X10_Y15_N5       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 1.671   ; 1.671    ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                        ;
;   0.304 ;   0.304  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   0.560 ;   0.256  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   0.560 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   0.560 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   1.877 ;   1.317  ; RR ; IC     ; 1      ; FF_X10_Y15_N5       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]|clk ;
;   1.877 ;   0.000  ; RR ; CELL   ; 1      ; FF_X10_Y15_N5       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]     ;
;   1.671 ;   -0.206 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                        ;
; 1.834   ; 0.163    ;    ; uTh    ; 1      ; FF_X10_Y15_N5       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is 0.084 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x              ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][22] ;
; Launch Clock                    ; clock2x                                                                                                    ;
; Latch Clock                     ; clock2x                                                                                                    ;
; Data Arrival Time               ; 1.918                                                                                                      ;
; Data Required Time              ; 1.834                                                                                                      ;
; Slack                           ; 0.084                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.436       ; 87         ; 0.000 ; 1.215 ;
;    Cell                ;       ; 3     ; 0.224       ; 13         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.111       ; 43         ; 0.111 ; 0.111 ;
;    Cell                ;       ; 2     ; 0.050       ; 19         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.621       ; 86         ; 0.000 ; 1.317 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                   ;
; 1.660   ; 1.660   ;    ;        ;        ;                     ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                         ;
;   0.221 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                           ;
;   0.445 ;   0.224 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                          ;
;   0.445 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                         ;
;   0.445 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                               ;
;   1.660 ;   1.215 ; RR ; IC     ; 1      ; FF_X12_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x|clk               ;
;   1.660 ;   0.000 ; RR ; CELL   ; 1      ; FF_X12_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x                   ;
; 1.918   ; 0.258   ;    ;        ;        ;                     ;            ; data path                                                                                                       ;
;   1.757 ;   0.097 ; FF ; uTco   ; 1      ; FF_X12_Y15_N11      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x|q                 ;
;   1.807 ;   0.050 ; FF ; CELL   ; 45     ; FF_X12_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x~la_lab/laboutt[7] ;
;   1.918 ;   0.111 ; FF ; IC     ; 1      ; FF_X10_Y15_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][22]|sclr ;
;   1.918 ;   0.000 ; FF ; CELL   ; 1      ; FF_X10_Y15_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][22]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 1.671   ; 1.671    ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                        ;
;   0.304 ;   0.304  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   0.560 ;   0.256  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   0.560 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   0.560 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   1.877 ;   1.317  ; RR ; IC     ; 1      ; FF_X10_Y15_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][22]|clk ;
;   1.877 ;   0.000  ; RR ; CELL   ; 1      ; FF_X10_Y15_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][22]     ;
;   1.671 ;   -0.206 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                        ;
; 1.834   ; 0.163    ;    ; uTh    ; 1      ; FF_X10_Y15_N4       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][22]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 4 recovery paths (4 violated).  Worst case slack is -3.419 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -3.419 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.500        ; -0.025     ; 3.753      ; Slow 900mV -40C Model           ;
; -3.416 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.500        ; -0.025     ; 3.753      ; Slow 900mV -40C Model           ;
; -3.381 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.500        ; -0.025     ; 3.753      ; Slow 900mV -40C Model           ;
; -0.166 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.500        ; 0.000      ; 0.521      ; Slow 900mV -40C Model           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -3.419 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 6.951                                                                                                                                                     ;
; Data Required Time              ; 3.532                                                                                                                                                     ;
; Slack                           ; -3.419 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.025 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.753  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;        ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.834       ; 76         ; 0.000 ; 2.149 ;
;    Cell                ;        ; 4     ; 0.683       ; 18         ; 0.000 ; 0.561 ;
;    uTco                ;        ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.694       ; 85         ; 0.000 ; 2.186 ;
;    Cell                ;        ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 6.951   ; 3.753   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                               ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   6.951 ;   2.149 ; RR ; IC     ; 1      ; FF_X11_Y14_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   6.951 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 3.673   ; 3.173   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                                       ;
;   1.008 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.487 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.487 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.487 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.673 ;   2.186 ; RR ; IC     ; 1      ; FF_X11_Y14_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   3.673 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 3.663   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 3.532   ; -0.131  ;    ; uTsu   ; 1      ; FF_X11_Y14_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Recovery slack is -3.416 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 6.951                                                                                                                                                     ;
; Data Required Time              ; 3.535                                                                                                                                                     ;
; Slack                           ; -3.416 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.025 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.753  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;        ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.834       ; 76         ; 0.000 ; 2.149 ;
;    Cell                ;        ; 4     ; 0.683       ; 18         ; 0.000 ; 0.561 ;
;    uTco                ;        ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.694       ; 85         ; 0.000 ; 2.186 ;
;    Cell                ;        ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 6.951   ; 3.753   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                               ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   6.951 ;   2.149 ; RR ; IC     ; 1      ; FF_X11_Y14_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   6.951 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 3.673   ; 3.173   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                                       ;
;   1.008 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.487 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.487 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.487 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.673 ;   2.186 ; RR ; IC     ; 1      ; FF_X11_Y14_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   3.673 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 3.663   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 3.535   ; -0.128  ;    ; uTsu   ; 1      ; FF_X11_Y14_N29      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Recovery slack is -3.381 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; Data Arrival Time               ; 6.951                                                                                                                                                  ;
; Data Required Time              ; 3.570                                                                                                                                                  ;
; Slack                           ; -3.381 (VIOLATED)                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.025 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.753  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;        ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.834       ; 76         ; 0.000 ; 2.149 ;
;    Cell                ;        ; 4     ; 0.683       ; 18         ; 0.000 ; 0.561 ;
;    uTco                ;        ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.694       ; 85         ; 0.000 ; 2.186 ;
;    Cell                ;        ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                               ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 6.951   ; 3.753   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                   ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                            ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                            ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                              ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                             ;
;   6.951 ;   2.149 ; RR ; IC     ; 1      ; FF_X11_Y14_N25       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   6.951 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N25       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                            ;
; 3.673   ; 3.173   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                 ;
;   0.500 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                             ;
;   0.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                                    ;
;   1.008 ;   0.508 ; RR ; IC   ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   1.487 ;   0.479 ; RR ; CELL ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   1.487 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   1.487 ;   0.000 ; RR ; CELL ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                          ;
;   3.673 ;   2.186 ; RR ; IC   ; 1      ; FF_X11_Y14_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   3.673 ;   0.000 ; RR ; CELL ; 1      ; FF_X11_Y14_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 3.663   ; -0.010  ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                          ;
; 3.570   ; -0.093  ;    ; uTsu ; 1      ; FF_X11_Y14_N25      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Recovery slack is -0.166 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 4.125                                                                                                                                                     ;
; Data Required Time              ; 3.959                                                                                                                                                     ;
; Slack                           ; -0.166 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.521 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.061       ; 85         ; 0.000 ; 2.383 ;
;    Cell                ;       ; 3     ; 0.543       ; 15         ; 0.000 ; 0.543 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.160       ; 31         ; 0.160 ; 0.160 ;
;    Cell                ;       ; 2     ; 0.125       ; 24         ; 0.000 ; 0.125 ;
;    uTco                ;       ; 1     ; 0.236       ; 45         ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.694       ; 85         ; 0.000 ; 2.186 ;
;    Cell                ;       ; 3     ; 0.479       ; 15         ; 0.000 ; 0.479 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                 ;
; 3.604   ; 3.604   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                                                       ;
;   0.678 ;   0.678 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                         ;
;   1.221 ;   0.543 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                                                        ;
;   1.221 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                                       ;
;   1.221 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                                             ;
;   3.604 ;   2.383 ; RR ; IC     ; 1      ; FF_X11_Y14_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   3.604 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 4.125   ; 0.521   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                     ;
;   3.840 ;   0.236 ; RR ; uTco   ; 1      ; FF_X11_Y14_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   3.965 ;   0.125 ; RR ; CELL   ; 1      ; FF_X11_Y14_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[13] ;
;   4.125 ;   0.160 ; RR ; IC     ; 1      ; FF_X11_Y14_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                       ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                        ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                          ;
; 4.104   ; 3.604   ;    ;        ;        ;                     ;            ; clock path                                                                                             ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                         ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                ;
;   1.008 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   1.487 ;   0.479 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   1.487 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                ;
;   1.487 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                      ;
;   3.673 ;   2.186 ; RR ; IC     ; 1      ; FF_X11_Y14_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   3.673 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   4.104 ;   0.431 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                ;
; 3.959   ; -0.145  ;    ; uTsu   ; 1      ; FF_X11_Y14_N38      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -3.390 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -3.390 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.054      ; 3.973      ; Slow 900mV -40C Model           ;
; -3.376 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.056      ; 3.959      ; Slow 900mV -40C Model           ;
; -3.376 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0    ; clock        ; clock       ; 1.000        ; 0.049      ; 3.952      ; Slow 900mV -40C Model           ;
; -3.375 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.055      ; 3.957      ; Slow 900mV -40C Model           ;
; -3.359 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.050      ; 3.936      ; Slow 900mV -40C Model           ;
; -3.271 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.054      ; 3.973      ; Slow 900mV -40C Model           ;
; -3.258 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.056      ; 3.959      ; Slow 900mV -40C Model           ;
; -3.257 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0    ; clock        ; clock       ; 1.000        ; 0.049      ; 3.952      ; Slow 900mV -40C Model           ;
; -3.256 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.055      ; 3.957      ; Slow 900mV -40C Model           ;
; -3.240 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.050      ; 3.936      ; Slow 900mV -40C Model           ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -3.390 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.171                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.781                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.390 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.054 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.973 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;       ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.054       ; 77         ; 0.000 ; 2.369 ;
;    Cell                ;       ; 4     ; 0.683       ; 17         ; 0.000 ; 0.561 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.495       ; 83         ; 0.000 ; 1.918 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.171   ; 3.973   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.171 ;   2.369 ; RR ; IC     ; 1      ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.171 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.252   ; 3.252   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.001 ;   1.918 ; RR ; IC   ; 1      ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.001 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.252 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.232   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.781   ; -0.451  ;    ; uTsu ; 68     ; MPDSP_X46_Y25_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Recovery slack is -3.376 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.157                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.781                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.376 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.959 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;       ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.040       ; 77         ; 0.000 ; 2.355 ;
;    Cell                ;       ; 4     ; 0.683       ; 17         ; 0.000 ; 0.561 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.497       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.157   ; 3.959   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.157 ;   2.355 ; RR ; IC     ; 1      ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.157 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.254   ; 3.254   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.003 ;   1.920 ; RR ; IC   ; 1      ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.003 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.254 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.234   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.781   ; -0.453  ;    ; uTsu ; 68     ; MPDSP_X46_Y27_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Recovery slack is -3.376 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 7.150                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 3.774                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -3.376 (VIOLATED)                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.049 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.952 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;       ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.033       ; 77         ; 0.000 ; 2.348 ;
;    Cell                ;       ; 4     ; 0.683       ; 17         ; 0.000 ; 0.561 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.490       ; 83         ; 0.000 ; 1.913 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                             ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                 ;
; 7.150   ; 3.952   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                      ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                               ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                               ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                         ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                               ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   7.150 ;   2.348 ; RR ; IC     ; 1      ; MPDSP_X46_Y14_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.150 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y14_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                ;
; 4.247   ; 3.247   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   3.996 ;   1.913 ; RR ; IC   ; 1      ; MPDSP_X46_Y14_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   3.996 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y14_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.247 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                        ;
; 4.227   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                              ;
; 3.774   ; -0.453  ;    ; uTsu ; 68     ; MPDSP_X46_Y14_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Recovery slack is -3.375 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.155                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.780                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.375 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.055 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.957 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;       ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.038       ; 77         ; 0.000 ; 2.353 ;
;    Cell                ;       ; 4     ; 0.683       ; 17         ; 0.000 ; 0.561 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.496       ; 83         ; 0.000 ; 1.919 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.155   ; 3.957   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.155 ;   2.353 ; RR ; IC     ; 1      ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.155 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.253   ; 3.253   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.002 ;   1.919 ; RR ; IC   ; 1      ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.002 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.253 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.233   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.780   ; -0.453  ;    ; uTsu ; 68     ; MPDSP_X46_Y26_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Recovery slack is -3.359 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.134                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.775                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.359 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.936 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;       ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.017       ; 77         ; 0.000 ; 2.332 ;
;    Cell                ;       ; 4     ; 0.683       ; 17         ; 0.000 ; 0.561 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.491       ; 83         ; 0.000 ; 1.914 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.134   ; 3.936   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.134 ;   2.332 ; RR ; IC     ; 1      ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.134 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.248   ; 3.248   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   3.997 ;   1.914 ; RR ; IC   ; 1      ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   3.997 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.248 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.228   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.775   ; -0.453  ;    ; uTsu ; 68     ; MPDSP_X46_Y23_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Recovery slack is -3.271 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.171                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.900                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.271 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.054 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.973 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;       ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.054       ; 77         ; 0.000 ; 2.369 ;
;    Cell                ;       ; 4     ; 0.683       ; 17         ; 0.000 ; 0.561 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.495       ; 83         ; 0.000 ; 1.918 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.171   ; 3.973   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.171 ;   2.369 ; RR ; IC     ; 1      ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0|aclr[0]         ;
;   7.171 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.252   ; 3.252   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.001 ;   1.918 ; RR ; IC   ; 1      ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.001 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.252 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.232   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.900   ; -0.332  ;    ; uTsu ; 68     ; MPDSP_X46_Y25_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Recovery slack is -3.258 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.157                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.899                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.258 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.959 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;       ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.040       ; 77         ; 0.000 ; 2.355 ;
;    Cell                ;       ; 4     ; 0.683       ; 17         ; 0.000 ; 0.561 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.497       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.157   ; 3.959   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.157 ;   2.355 ; RR ; IC     ; 1      ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0|aclr[0]         ;
;   7.157 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.254   ; 3.254   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.003 ;   1.920 ; RR ; IC   ; 1      ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.003 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.254 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.234   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.899   ; -0.335  ;    ; uTsu ; 68     ; MPDSP_X46_Y27_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Recovery slack is -3.257 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 7.150                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 3.893                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -3.257 (VIOLATED)                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.049 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.952 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;       ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.033       ; 77         ; 0.000 ; 2.348 ;
;    Cell                ;       ; 4     ; 0.683       ; 17         ; 0.000 ; 0.561 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.490       ; 83         ; 0.000 ; 1.913 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                             ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                 ;
; 7.150   ; 3.952   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                      ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                               ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                               ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                         ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                               ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   7.150 ;   2.348 ; RR ; IC     ; 1      ; MPDSP_X46_Y14_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0|aclr[0]         ;
;   7.150 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y14_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                ;
; 4.247   ; 3.247   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   3.996 ;   1.913 ; RR ; IC   ; 1      ; MPDSP_X46_Y14_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   3.996 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y14_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.247 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                        ;
; 4.227   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                              ;
; 3.893   ; -0.334  ;    ; uTsu ; 68     ; MPDSP_X46_Y14_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Recovery slack is -3.256 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.155                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.899                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.256 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.055 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.957 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;       ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.038       ; 77         ; 0.000 ; 2.353 ;
;    Cell                ;       ; 4     ; 0.683       ; 17         ; 0.000 ; 0.561 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.496       ; 83         ; 0.000 ; 1.919 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.155   ; 3.957   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.155 ;   2.353 ; RR ; IC     ; 1      ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0|aclr[0]         ;
;   7.155 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.253   ; 3.253   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.002 ;   1.919 ; RR ; IC   ; 1      ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.002 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.253 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.233   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.899   ; -0.334  ;    ; uTsu ; 68     ; MPDSP_X46_Y26_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Recovery slack is -3.240 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.134                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.894                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.240 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.936 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.622       ; 82         ; 0.749 ; 1.873 ;
;    Cell                ;       ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.017       ; 77         ; 0.000 ; 2.332 ;
;    Cell                ;       ; 4     ; 0.683       ; 17         ; 0.000 ; 0.561 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.491       ; 83         ; 0.000 ; 1.914 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.198   ; 3.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.198 ;   1.873 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.134   ; 3.936   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.434 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                  ;
;   3.556 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.556 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.241 ;   0.685 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.802 ;   0.561 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.134 ;   2.332 ; RR ; IC     ; 1      ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0|aclr[0]         ;
;   7.134 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.248   ; 3.248   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   3.997 ;   1.914 ; RR ; IC   ; 1      ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   3.997 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.248 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.228   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.894   ; -0.334  ;    ; uTsu ; 68     ; MPDSP_X46_Y23_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.131 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.131 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1                                                                    ; clock        ; clock       ; 0.000        ; 0.015      ; 0.243      ; Fast 900mV -40C Model           ;
; 0.138 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.011      ; 0.210      ; Fast 900mV -40C Model           ;
; 0.139 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.011      ; 0.210      ; Fast 900mV -40C Model           ;
; 0.139 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.011      ; 0.210      ; Fast 900mV -40C Model           ;
; 0.140 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.011      ; 0.210      ; Fast 900mV -40C Model           ;
; 0.140 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.011      ; 0.210      ; Fast 900mV -40C Model           ;
; 0.140 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.011      ; 0.210      ; Fast 900mV -40C Model           ;
; 0.141 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1~reg1                                                                                                               ; clock        ; clock       ; 0.000        ; 0.016      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.141 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1                                                                                                               ; clock        ; clock       ; 0.000        ; 0.016      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.141 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.009      ; 0.214      ; Fast 900mV -40C Model           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.131 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.701                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.131                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.015 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.240       ; 85         ; 0.000 ; 0.972 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 33         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 2     ; 0.063       ; 26         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.099       ; 41         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                     ;
; 1.458   ; 1.458   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                             ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                             ;
;   0.486 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                   ;
;   1.458 ;   0.972 ; RR ; IC     ; 1      ; FF_X29_Y50_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.458 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y50_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.701   ; 0.243   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                         ;
;   1.557 ;   0.099 ; RR ; uTco   ; 1      ; FF_X29_Y50_N55       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.620 ;   0.063 ; RR ; CELL   ; 20     ; FF_X29_Y50_N55       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[16] ;
;   1.701 ;   0.081 ; RR ; IC     ; 1      ; EC_X30_Y50_N0        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0|clr1    ;
;   1.701 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y50_N0        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1    ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                          ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                            ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                           ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                          ;
;   0.614 ;   0.000  ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y50_N0        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y50_N0        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                        ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                              ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y50_N0        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Removal slack is 0.138 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n                                                 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.672                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 1.534                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.138                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.210 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.244       ; 85         ; 0.000 ; 0.976 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 46         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                           ;
; 1.462   ; 1.462   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                   ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                         ;
;   1.462 ;   0.976 ; RR ; IC     ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.462 ;   0.000 ; RR ; CELL   ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.672   ; 0.210   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                               ;
;   1.558 ;   0.096 ; RR ; uTco   ; 1      ; FF_X33_Y48_N28       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.603 ;   0.045 ; RR ; CELL   ; 13     ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   1.672 ;   0.069 ; RR ; IC     ; 1      ; FF_X34_Y48_N41       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n|clrn                                                               ;
;   1.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X34_Y48_N41       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n                                                                    ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                    ;
;   0.614 ;   0.000  ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                          ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; FF_X34_Y48_N41       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n|clk ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; FF_X34_Y48_N41       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n     ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                        ;
; 1.534   ; 0.061    ;    ; uTh  ; 1      ; FF_X34_Y48_N41       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n     ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Removal slack is 0.139 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.672                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 1.533                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.139                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.210 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.244       ; 85         ; 0.000 ; 0.976 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 46         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                           ;
; 1.462   ; 1.462   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                   ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                         ;
;   1.462 ;   0.976 ; RR ; IC     ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.462 ;   0.000 ; RR ; CELL   ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.672   ; 0.210   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                               ;
;   1.558 ;   0.096 ; RR ; uTco   ; 1      ; FF_X33_Y48_N28       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.603 ;   0.045 ; RR ; CELL   ; 13     ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   1.672 ;   0.069 ; RR ; IC     ; 1      ; FF_X34_Y48_N8        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clrn                                                            ;
;   1.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X34_Y48_N8        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                               ;
; 1.473   ; 1.473    ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                       ;
;   0.361 ;   0.361  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                         ;
;   0.614 ;   0.253  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                        ;
;   0.614 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                       ;
;   0.614 ;   0.000  ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                             ;
;   1.667 ;   1.053  ; RR ; IC     ; 1      ; FF_X34_Y48_N8        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clk ;
;   1.667 ;   0.000  ; RR ; CELL   ; 1      ; FF_X34_Y48_N8        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
;   1.473 ;   -0.194 ;    ;        ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                     ;
; 1.473   ; 0.000    ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                           ;
; 1.533   ; 0.060    ;    ; uTh    ; 1      ; FF_X34_Y48_N8        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Removal slack is 0.139 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.672                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 1.533                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.139                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.210 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.244       ; 85         ; 0.000 ; 0.976 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 46         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                           ;
; 1.462   ; 1.462   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                   ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                         ;
;   1.462 ;   0.976 ; RR ; IC     ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.462 ;   0.000 ; RR ; CELL   ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.672   ; 0.210   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                               ;
;   1.558 ;   0.096 ; RR ; uTco   ; 1      ; FF_X33_Y48_N28       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.603 ;   0.045 ; RR ; CELL   ; 13     ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   1.672 ;   0.069 ; RR ; IC     ; 1      ; FF_X34_Y48_N35       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0|clrn                                                           ;
;   1.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X34_Y48_N35       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                ;
; 1.473   ; 1.473    ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                        ;
;   0.361 ;   0.361  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                          ;
;   0.614 ;   0.253  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                         ;
;   0.614 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                        ;
;   0.614 ;   0.000  ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                              ;
;   1.667 ;   1.053  ; RR ; IC     ; 1      ; FF_X34_Y48_N35       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0|clk ;
;   1.667 ;   0.000  ; RR ; CELL   ; 1      ; FF_X34_Y48_N35       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0     ;
;   1.473 ;   -0.194 ;    ;        ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                      ;
; 1.473   ; 0.000    ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                            ;
; 1.533   ; 0.060    ;    ; uTh    ; 1      ; FF_X34_Y48_N35       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Removal slack is 0.140 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.672                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 1.532                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.140                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.210 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.244       ; 85         ; 0.000 ; 0.976 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 46         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                           ;
; 1.462   ; 1.462   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                   ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                         ;
;   1.462 ;   0.976 ; RR ; IC     ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.462 ;   0.000 ; RR ; CELL   ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.672   ; 0.210   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                               ;
;   1.558 ;   0.096 ; RR ; uTco   ; 1      ; FF_X33_Y48_N28       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.603 ;   0.045 ; RR ; CELL   ; 13     ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   1.672 ;   0.069 ; RR ; IC     ; 1      ; FF_X34_Y48_N11       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clrn                                                            ;
;   1.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X34_Y48_N11       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                               ;
; 1.473   ; 1.473    ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                       ;
;   0.361 ;   0.361  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                         ;
;   0.614 ;   0.253  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                        ;
;   0.614 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                       ;
;   0.614 ;   0.000  ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                             ;
;   1.667 ;   1.053  ; RR ; IC     ; 1      ; FF_X34_Y48_N11       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clk ;
;   1.667 ;   0.000  ; RR ; CELL   ; 1      ; FF_X34_Y48_N11       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
;   1.473 ;   -0.194 ;    ;        ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                     ;
; 1.473   ; 0.000    ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                           ;
; 1.532   ; 0.059    ;    ; uTh    ; 1      ; FF_X34_Y48_N11       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Removal slack is 0.140 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.672                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 1.532                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.140                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.210 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.244       ; 85         ; 0.000 ; 0.976 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 46         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                           ;
; 1.462   ; 1.462   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                   ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                         ;
;   1.462 ;   0.976 ; RR ; IC     ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.462 ;   0.000 ; RR ; CELL   ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.672   ; 0.210   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                               ;
;   1.558 ;   0.096 ; RR ; uTco   ; 1      ; FF_X33_Y48_N28       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.603 ;   0.045 ; RR ; CELL   ; 13     ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   1.672 ;   0.069 ; RR ; IC     ; 1      ; FF_X34_Y48_N37       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clrn                                                          ;
;   1.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X34_Y48_N37       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                               ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                 ;
; 1.473   ; 1.473    ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                         ;
;   0.361 ;   0.361  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                           ;
;   0.614 ;   0.253  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                          ;
;   0.614 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                         ;
;   0.614 ;   0.000  ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                               ;
;   1.667 ;   1.053  ; RR ; IC     ; 1      ; FF_X34_Y48_N37       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clk ;
;   1.667 ;   0.000  ; RR ; CELL   ; 1      ; FF_X34_Y48_N37       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
;   1.473 ;   -0.194 ;    ;        ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                       ;
; 1.473   ; 0.000    ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                             ;
; 1.532   ; 0.059    ;    ; uTh    ; 1      ; FF_X34_Y48_N37       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
+---------+----------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Removal slack is 0.140 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.672                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 1.532                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.140                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.210 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.244       ; 85         ; 0.000 ; 0.976 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 46         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                           ;
; 1.462   ; 1.462   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                   ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                         ;
;   1.462 ;   0.976 ; RR ; IC     ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.462 ;   0.000 ; RR ; CELL   ; 1      ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.672   ; 0.210   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                               ;
;   1.558 ;   0.096 ; RR ; uTco   ; 1      ; FF_X33_Y48_N28       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.603 ;   0.045 ; RR ; CELL   ; 13     ; FF_X33_Y48_N28       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   1.672 ;   0.069 ; RR ; IC     ; 1      ; FF_X34_Y48_N26       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6|clrn                                                          ;
;   1.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X34_Y48_N26       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                               ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                 ;
; 1.473   ; 1.473    ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                         ;
;   0.361 ;   0.361  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                           ;
;   0.614 ;   0.253  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                          ;
;   0.614 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                         ;
;   0.614 ;   0.000  ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                               ;
;   1.667 ;   1.053  ; RR ; IC     ; 1      ; FF_X34_Y48_N26       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6|clk ;
;   1.667 ;   0.000  ; RR ; CELL   ; 1      ; FF_X34_Y48_N26       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6     ;
;   1.473 ;   -0.194 ;    ;        ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                       ;
; 1.473   ; 0.000    ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                             ;
; 1.532   ; 0.059    ;    ; uTh    ; 1      ; FF_X34_Y48_N26       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6     ;
+---------+----------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Removal slack is 0.141 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.737                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.596                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.141                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.016 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.267       ; 85         ; 0.000 ; 0.999 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.105       ; 42         ; 0.105 ; 0.105 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.100       ; 40         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.442       ; 85         ; 0.000 ; 1.081 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                          ;
; 1.485   ; 1.485   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                  ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                        ;
;   1.485 ;   0.999 ; RR ; IC     ; 1      ; FF_X21_Y23_N20       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.485 ;   0.000 ; RR ; CELL   ; 1      ; FF_X21_Y23_N20       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.737   ; 0.252   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                              ;
;   1.585 ;   0.100 ; RR ; uTco   ; 1      ; FF_X21_Y23_N20       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.632 ;   0.047 ; RR ; CELL   ; 21     ; FF_X21_Y23_N20       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[13] ;
;   1.737 ;   0.105 ; RR ; IC     ; 1      ; EC_X20_Y23_N1        ; Mixed      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1|clr1    ;
;   1.737 ;   0.000 ; RR ; CELL   ; 1      ; EC_X20_Y23_N1        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1~reg1    ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 1.501   ; 1.501    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                               ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                 ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                               ;
;   0.614 ;   0.000  ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                     ;
;   1.695 ;   1.081  ; RR ; IC   ; 1      ; EC_X20_Y23_N1        ; Mixed      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1|clk1 ;
;   1.695 ;   0.000  ; RR ; CELL ; 1      ; EC_X20_Y23_N1        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1~reg1 ;
;   1.501 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 1.501   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                   ;
; 1.596   ; 0.095    ;    ; uTh  ; 1      ; EC_X20_Y23_N1        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Removal slack is 0.141 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.737                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.596                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.141                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.016 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.267       ; 85         ; 0.000 ; 0.999 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.105       ; 42         ; 0.105 ; 0.105 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.100       ; 40         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.442       ; 85         ; 0.000 ; 1.081 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                          ;
; 1.485   ; 1.485   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                  ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.000 ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                        ;
;   1.485 ;   0.999 ; RR ; IC     ; 1      ; FF_X21_Y23_N20       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.485 ;   0.000 ; RR ; CELL   ; 1      ; FF_X21_Y23_N20       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.737   ; 0.252   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                              ;
;   1.585 ;   0.100 ; RR ; uTco   ; 1      ; FF_X21_Y23_N20       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.632 ;   0.047 ; RR ; CELL   ; 21     ; FF_X21_Y23_N20       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[13] ;
;   1.737 ;   0.105 ; RR ; IC     ; 1      ; EC_X20_Y23_N0        ; Mixed      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0|clr1    ;
;   1.737 ;   0.000 ; RR ; CELL   ; 1      ; EC_X20_Y23_N0        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1    ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 1.501   ; 1.501    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                               ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                 ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                               ;
;   0.614 ;   0.000  ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                     ;
;   1.695 ;   1.081  ; RR ; IC   ; 1      ; EC_X20_Y23_N0        ; Mixed      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0|clk1 ;
;   1.695 ;   0.000  ; RR ; CELL ; 1      ; EC_X20_Y23_N0        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
;   1.501 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 1.501   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                   ;
; 1.596   ; 0.095    ;    ; uTh  ; 1      ; EC_X20_Y23_N0        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Removal slack is 0.141 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.666                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 1.525                                                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.141                                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.214 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.234       ; 85         ; 0.000 ; 0.966 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 34         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.402       ; 85         ; 0.000 ; 1.041 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                       ;
; 1.452   ; 1.452   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.268 ;   0.268 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.218 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.000 ; RR ; CELL ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.452 ;   0.966 ; RR ; IC   ; 1      ; FF_X14_Y50_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   1.452 ;   0.000 ; RR ; CELL ; 1      ; FF_X14_Y50_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 1.666   ; 0.214   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.548 ;   0.096 ; RR ; uTco ; 1      ; FF_X14_Y50_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   1.593 ;   0.045 ; RR ; CELL ; 3      ; FF_X14_Y50_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_lab/laboutt[14]                                              ;
;   1.666 ;   0.073 ; RR ; IC   ; 1      ; FF_X15_Y50_N59       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.666 ;   0.000 ; RR ; CELL ; 1      ; FF_X15_Y50_N59       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                         ;
; 1.461   ; 1.461    ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.361 ;   0.361  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.614 ;   0.253  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.614 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.614 ;   0.000  ; RR ; CELL   ; 13901  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.655 ;   1.041  ; RR ; IC     ; 1      ; FF_X15_Y50_N59       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.655 ;   0.000  ; RR ; CELL   ; 1      ; FF_X15_Y50_N59       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   1.461 ;   -0.194 ;    ;        ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                               ;
; 1.461   ; 0.000    ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.525   ; 0.064    ;    ; uTh    ; 1      ; FF_X15_Y50_N59       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 4 removal paths (0 violated).  Worst case slack is 0.156 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.156 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.218      ; Fast 900mV -40C Model           ;
; 1.265 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.000        ; 0.382      ; 1.729      ; Fast 900mV -40C Model           ;
; 1.267 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.000        ; 0.382      ; 1.729      ; Fast 900mV -40C Model           ;
; 1.270 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.000        ; 0.382      ; 1.729      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.156 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 1.879                                                                                                                                                     ;
; Data Required Time              ; 1.723                                                                                                                                                     ;
; Slack                           ; 0.156                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.218 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.437       ; 87         ; 0.000 ; 1.216 ;
;    Cell                ;       ; 3     ; 0.224       ; 13         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.076       ; 35         ; 0.076 ; 0.076 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.621       ; 86         ; 0.000 ; 1.317 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                 ;
; 1.661   ; 1.661   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                                                       ;
;   0.221 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                         ;
;   0.445 ;   0.224 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                                                        ;
;   0.445 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                                       ;
;   0.445 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                                             ;
;   1.661 ;   1.216 ; RR ; IC     ; 1      ; FF_X11_Y14_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.661 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 1.879   ; 0.218   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                     ;
;   1.757 ;   0.096 ; RR ; uTco   ; 1      ; FF_X11_Y14_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   1.803 ;   0.046 ; RR ; CELL   ; 1      ; FF_X11_Y14_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[13] ;
;   1.879 ;   0.076 ; RR ; IC     ; 1      ; FF_X11_Y14_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                       ;
;   1.879 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                          ;
; 1.661   ; 1.661    ;    ;        ;        ;                     ;            ; clock path                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                ;
;   0.304 ;   0.304  ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   0.560 ;   0.256  ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   0.560 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                ;
;   0.560 ;   0.000  ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                      ;
;   1.877 ;   1.317  ; RR ; IC     ; 1      ; FF_X11_Y14_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   1.877 ;   0.000  ; RR ; CELL   ; 1      ; FF_X11_Y14_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   1.661 ;   -0.216 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                ;
; 1.723   ; 0.062    ;    ; uTh    ; 1      ; FF_X11_Y14_N38      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Removal slack is 1.265 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 3.224                                                                                                                                                     ;
; Data Required Time              ; 1.959                                                                                                                                                     ;
; Slack                           ; 1.265                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.382 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.729 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.277       ; 85         ; 0.268 ; 1.009 ;
;    Cell                ;       ; 2     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.356       ; 78         ; 0.000 ; 1.135 ;
;    Cell                ;       ; 4     ; 0.276       ; 16         ; 0.000 ; 0.232 ;
;    uTco                ;       ; 1     ; 0.097       ; 6          ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.621       ; 86         ; 0.000 ; 1.317 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 1.495   ; 1.495   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.495 ;   1.009 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.495 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 3.224   ; 1.729   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   1.592 ;   0.097 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   1.636 ;   0.044 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                               ;
;   1.636 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   1.636 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   1.857 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   2.089 ;   0.232 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   3.224 ;   1.135 ; RR ; IC     ; 1      ; FF_X11_Y14_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   3.224 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 1.877   ; 1.877   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                                       ;
;   0.304 ;   0.304 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.560 ;   0.256 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.560 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.560 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.877 ;   1.317 ; RR ; IC     ; 1      ; FF_X11_Y14_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.877 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 1.887   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 1.959   ; 0.072   ;    ; uTh    ; 1      ; FF_X11_Y14_N29      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Removal slack is 1.267 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; Data Arrival Time               ; 3.224                                                                                                                                                  ;
; Data Required Time              ; 1.957                                                                                                                                                  ;
; Slack                           ; 1.267                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.382 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.729 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.277       ; 85         ; 0.268 ; 1.009 ;
;    Cell                ;       ; 2     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.356       ; 78         ; 0.000 ; 1.135 ;
;    Cell                ;       ; 4     ; 0.276       ; 16         ; 0.000 ; 0.232 ;
;    uTco                ;       ; 1     ; 0.097       ; 6          ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.621       ; 86         ; 0.000 ; 1.317 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                               ;
; 1.495   ; 1.495   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                       ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   1.495 ;   1.009 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   1.495 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 3.224   ; 1.729   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                   ;
;   1.592 ;   0.097 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   1.636 ;   0.044 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                            ;
;   1.636 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   1.636 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                            ;
;   1.857 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                              ;
;   2.089 ;   0.232 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                             ;
;   3.224 ;   1.135 ; RR ; IC     ; 1      ; FF_X11_Y14_N25       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   3.224 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N25       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                            ;
; 1.877   ; 1.877   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                                    ;
;   0.304 ;   0.304 ; RR ; IC   ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   0.560 ;   0.256 ; RR ; CELL ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   0.560 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   0.560 ;   0.000 ; RR ; CELL ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                          ;
;   1.877 ;   1.317 ; RR ; IC   ; 1      ; FF_X11_Y14_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.877 ;   0.000 ; RR ; CELL ; 1      ; FF_X11_Y14_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 1.887   ; 0.010   ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                          ;
; 1.957   ; 0.070   ;    ; uTh  ; 1      ; FF_X11_Y14_N25      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Removal slack is 1.270 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 3.224                                                                                                                                                     ;
; Data Required Time              ; 1.954                                                                                                                                                     ;
; Slack                           ; 1.270                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.382 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.729 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.277       ; 85         ; 0.268 ; 1.009 ;
;    Cell                ;       ; 2     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.356       ; 78         ; 0.000 ; 1.135 ;
;    Cell                ;       ; 4     ; 0.276       ; 16         ; 0.000 ; 0.232 ;
;    uTco                ;       ; 1     ; 0.097       ; 6          ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.621       ; 86         ; 0.000 ; 1.317 ;
;    Cell                ;       ; 3     ; 0.256       ; 14         ; 0.000 ; 0.256 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 1.495   ; 1.495   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.495 ;   1.009 ; RR ; IC     ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.495 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 3.224   ; 1.729   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   1.592 ;   0.097 ; RR ; uTco   ; 1      ; FF_X37_Y17_N40       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   1.636 ;   0.044 ; RR ; CELL   ; 1      ; FF_X37_Y17_N40       ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                               ;
;   1.636 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   1.636 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   1.857 ;   0.221 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   2.089 ;   0.232 ; RR ; CELL   ; 3707   ; CLKCTRL_2A_G_I23     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   3.224 ;   1.135 ; RR ; IC     ; 1      ; FF_X11_Y14_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   3.224 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 1.877   ; 1.877   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y98_N48 ;            ; clock2x                                                                                                                                                       ;
;   0.304 ;   0.304 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.560 ;   0.256 ; RR ; CELL   ; 1      ; CLKCTRL_2L_G_I21    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.560 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.560 ;   0.000 ; RR ; CELL   ; 152    ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.877 ;   1.317 ; RR ; IC     ; 1      ; FF_X11_Y14_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.877 ;   0.000 ; RR ; CELL   ; 1      ; FF_X11_Y14_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 1.887   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 1.954   ; 0.067   ;    ; uTh    ; 1      ; FF_X11_Y14_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Wed Dec 13 01:04:31 2023
    Info: System process ID: 484156
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/slowe8/HLSDataset/polybench/atax/src/atax_9.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_atax".
Info (16678): Successfully loaded final database: elapsed time is 00:00:03.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Report Timing Closure Recommendations is deprecated as of the 20.3 release and will be removed in a future release. Use the "Report DRC" task as part of Design Assistant instead.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.587
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -4.587          -17031.115      clock Slow 900mV -40C Model 
    Info (332119):    -1.736            -106.479    clock2x Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is -0.110
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -0.110              -4.119      clock Slow 900mV -40C Model 
    Info (332119):     0.025               0.000    clock2x Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -3.419
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -3.419             -10.382    clock2x Slow 900mV -40C Model 
    Info (332119):    -3.390          -11104.022      clock Slow 900mV -40C Model 
Info (332146): Worst-case removal slack is 0.131
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     0.131               0.000      clock Fast 900mV -40C Model 
    Info (332119):     0.156               0.000    clock2x Fast 900mV -40C Model 
Info (332146): Worst-case minimum pulse width slack is -1.720
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -1.720           -1997.042      clock Slow 900mV -40C Model 
    Info (332119):    -1.628             -59.834    clock2x Slow 900mV 100C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 230 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 230
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 1.3%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 230 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 230
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 0.9%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 230 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 230
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 0.4%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 230 synchronizer chains, 230 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0 years or 0.0124 seconds.
    Critical Warning (19536): Typical MTBF of Design is 0.233 years or 7.34e+06 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 230
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 230
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.386 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 2304 megabytes
    Info: Processing ended: Wed Dec 13 01:04:39 2023
    Info: Elapsed time: 00:00:08
    Info: System process ID: 484156


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 259   ; 259  ;
; Unconstrained Input Port Paths  ; 261   ; 261  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clock   ; clock   ; Base ; Constrained ;
; clock2x ; clock2x ; Base ; Constrained ;
+---------+---------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+------------------+------------+--------+------------+---------+---------------------+
; Clock            ; Setup      ; Hold   ; Recovery   ; Removal ; Minimum Pulse Width ;
+------------------+------------+--------+------------+---------+---------------------+
; Worst-case Slack ; -4.587     ; -0.110 ; -3.419     ; 0.131   ; -1.720              ;
;  clock           ; -4.587     ; -0.110 ; -3.390     ; 0.131   ; -1.720              ;
;  clock2x         ; -1.736     ; 0.025  ; -3.419     ; 0.156   ; -1.628              ;
; Design-wide TNS  ; -17137.594 ; -4.119 ; -11114.404 ; 0.0     ; -2056.876           ;
;  clock           ; -17031.115 ; -4.119 ; -11104.022 ; 0.000   ; -1997.042           ;
;  clock2x         ; -106.479   ; 0.000  ; -10.382    ; 0.000   ; -59.834             ;
+------------------+------------+--------+------------+---------+---------------------+


