{"vcs1":{"timestamp_begin":1726331358.805716362, "rt":1.59, "ut":0.52, "st":0.22}}
{"vcselab":{"timestamp_begin":1726331360.471647206, "rt":1.14, "ut":0.28, "st":0.04}}
{"link":{"timestamp_begin":1726331361.684494702, "rt":0.35, "ut":0.18, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726331358.258586207}
{"VCS_COMP_START_TIME": 1726331358.258586207}
{"VCS_COMP_END_TIME": 1726331372.031990307}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353868}}
{"stitch_vcselab": {"peak_mem": 225776}}
