// Seed: 1881079719
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  tri0 id_3;
  always cover (1 < id_3);
  assign id_3 = 1;
  wor id_4;
  assign module_2.id_0 = 0;
  assign id_1 = id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wor  id_2
);
  assign id_4 = 1'h0 - id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input  tri  id_1,
    output wand id_2,
    output wire id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
