5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd task2.3.vcd -o task2.3.cdd -v task2.3.v
3 0 $root $root NA 0 0 1
3 0 main main task2.3.v 1 41 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 $u0
2 2 12 8000c 1 3d 121002 0 0 1 2 2 $u1
1 a 3 830004 1 0 0 0 1 1 1102
4 1 0 0
4 2 0 0
3 1 main.$u0 main.$u0 task2.3.v 0 10 1
2 3 6 1000c 1 3b 131002 0 0 1 2 2 delay_for_a
2 4 7 1000c 1 3b 120002 0 0 1 2 2 delay_for_a
2 5 8 1000c 1 3b 120002 0 0 1 2 2 delay_for_a
2 6 9 1000c 0 3b 120002 0 0 1 2 2 delay_for_a
4 6 0 0
4 5 6 0
4 4 5 0
4 3 4 0
3 1 main.$u1 main.$u1 task2.3.v 0 22 1
2 7 13 50008 1 0 20004 0 0 1 4 0
2 8 13 10001 0 1 400 0 0 a
2 9 13 10008 1 37 11006 7 8
2 10 14 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 11 14 10002 2 2c 22000a 10 0 32 2 aa aa aa aa aa aa aa aa
2 12 15 50008 1 0 20008 0 0 1 4 1
2 13 15 10001 0 1 400 0 0 a
2 14 15 10008 1 37 a 12 13
2 15 16 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 16 16 10002 2 2c 22000a 15 0 32 2 aa aa aa aa aa aa aa aa
2 17 17 50008 1 0 20004 0 0 1 4 0
2 18 17 10001 0 1 400 0 0 a
2 19 17 10008 1 37 6 17 18
2 20 18 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 21 18 10002 2 2c 22000a 20 0 32 2 aa aa aa aa aa aa aa aa
2 22 19 50008 1 0 20004 0 0 1 4 0
2 23 19 10001 0 1 400 0 0 a
2 24 19 10008 1 37 6 22 23
2 25 20 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 26 20 10002 2 2c 22000a 25 0 32 2 aa aa aa aa aa aa aa aa
2 27 21 50008 1 0 20008 0 0 1 4 1
2 28 21 10001 0 1 400 0 0 a
2 29 21 10008 1 37 a 27 28
4 29 0 0
4 26 29 0
4 24 26 26
4 21 24 0
4 19 21 21
4 16 19 0
4 14 16 16
4 11 14 0
4 9 11 11
3 1 main.$u2 main.$u2 task2.3.v 0 31 1
3 3 main.delay_for_a main.delay_for_a task2.3.v 33 39 1
2 30 35 4 3 3d 131002 0 0 1 2 2 $u3
4 30 0 0
3 1 main.delay_for_a.$u3 main.delay_for_a.$u3 task2.3.v 0 37 1
2 31 36 c000c 5 1 c 0 0 a
2 32 36 4000a 0 2a 20000 0 0 1 2 2
2 33 36 4000c 8 27 3100a 31 32 1 2 2
4 33 0 0
