[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenerateRegion/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenerateRegion/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<1063> s<1062> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<49> s<3> l<1:1> el<1:7>
n<oh_delay> u<3> t<StringConst> p<49> s<46> l<1:8> el<1:16>
n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<2:13> el<2:13>
n<N> u<5> t<StringConst> p<12> s<11> l<2:13> el<2:14>
n<1> u<6> t<IntConst> p<7> l<2:24> el<2:25>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:24> el<2:25>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:24> el<2:25>
n<> u<9> t<Constant_expression> p<10> c<8> l<2:24> el<2:25>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<2:24> el<2:25>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<2:24> el<2:25>
n<> u<12> t<Param_assignment> p<13> c<5> l<2:13> el<2:25>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<2:13> el<2:25>
n<> u<14> t<Parameter_declaration> p<15> c<4> l<2:3> el<2:25>
n<> u<15> t<Parameter_port_declaration> p<46> c<14> s<27> l<2:3> el<2:25>
n<> u<16> t<Data_type_or_implicit> p<26> s<25> l<3:13> el<3:13>
n<MAXDELAY> u<17> t<StringConst> p<24> s<23> l<3:13> el<3:21>
n<4> u<18> t<IntConst> p<19> l<3:24> el<3:25>
n<> u<19> t<Primary_literal> p<20> c<18> l<3:24> el<3:25>
n<> u<20> t<Constant_primary> p<21> c<19> l<3:24> el<3:25>
n<> u<21> t<Constant_expression> p<22> c<20> l<3:24> el<3:25>
n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<3:24> el<3:25>
n<> u<23> t<Constant_param_expression> p<24> c<22> l<3:24> el<3:25>
n<> u<24> t<Param_assignment> p<25> c<17> l<3:13> el<3:25>
n<> u<25> t<List_of_param_assignments> p<26> c<24> l<3:13> el<3:25>
n<> u<26> t<Parameter_declaration> p<27> c<16> l<3:3> el<3:25>
n<> u<27> t<Parameter_port_declaration> p<46> c<26> s<45> l<3:3> el<3:25>
n<> u<28> t<Data_type_or_implicit> p<44> s<43> l<4:13> el<4:13>
n<M> u<29> t<StringConst> p<42> s<41> l<4:13> el<4:14>
n<> u<30> t<Dollar_keyword> p<37> s<31> l<4:24> el<4:25>
n<clog2> u<31> t<StringConst> p<37> s<36> l<4:25> el<4:30>
n<MAXDELAY> u<32> t<StringConst> p<33> l<4:31> el<4:39>
n<> u<33> t<Primary_literal> p<34> c<32> l<4:31> el<4:39>
n<> u<34> t<Primary> p<35> c<33> l<4:31> el<4:39>
n<> u<35> t<Expression> p<36> c<34> l<4:31> el<4:39>
n<> u<36> t<List_of_arguments> p<37> c<35> l<4:31> el<4:39>
n<> u<37> t<Subroutine_call> p<38> c<30> l<4:24> el<4:40>
n<> u<38> t<Constant_primary> p<39> c<37> l<4:24> el<4:40>
n<> u<39> t<Constant_expression> p<40> c<38> l<4:24> el<4:40>
n<> u<40> t<Constant_mintypmax_expression> p<41> c<39> l<4:24> el<4:40>
n<> u<41> t<Constant_param_expression> p<42> c<40> l<4:24> el<4:40>
n<> u<42> t<Param_assignment> p<43> c<29> l<4:13> el<4:40>
n<> u<43> t<List_of_param_assignments> p<44> c<42> l<4:13> el<4:40>
n<> u<44> t<Parameter_declaration> p<45> c<28> l<4:3> el<4:40>
n<> u<45> t<Parameter_port_declaration> p<46> c<44> l<4:3> el<4:40>
n<> u<46> t<Parameter_port_list> p<49> c<15> s<48> l<2:1> el<5:4>
n<> u<47> t<Port> p<48> l<8:3> el<6:8>
n<> u<48> t<List_of_ports> p<49> c<47> l<6:2> el<8:4>
n<> u<49> t<Module_nonansi_header> p<198> c<2> s<57> l<1:1> el<8:5>
n<i> u<50> t<StringConst> p<51> l<10:14> el<10:15>
n<> u<51> t<Identifier_list> p<52> c<50> l<10:14> el<10:15>
n<> u<52> t<Genvar_declaration> p<53> c<51> l<10:2> el<10:16>
n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<10:2> el<10:16>
n<> u<54> t<Module_common_item> p<55> c<53> l<10:2> el<10:16>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<10:2> el<10:16>
n<> u<56> t<Non_port_module_item> p<57> c<55> l<10:2> el<10:16>
n<> u<57> t<Module_item> p<198> c<56> s<196> l<10:2> el<10:16>
n<> u<58> t<AlwaysKeywd_Always> p<105> s<104> l<12:5> el<12:11>
n<> u<59> t<Edge_Posedge> p<64> s<63> l<12:15> el<12:22>
n<clk> u<60> t<StringConst> p<61> l<12:23> el<12:26>
n<> u<61> t<Primary_literal> p<62> c<60> l<12:23> el<12:26>
n<> u<62> t<Primary> p<63> c<61> l<12:23> el<12:26>
n<> u<63> t<Expression> p<64> c<62> l<12:23> el<12:26>
n<> u<64> t<Event_expression> p<65> c<59> l<12:15> el<12:26>
n<> u<65> t<Event_control> p<66> c<64> l<12:12> el<12:27>
n<> u<66> t<Procedural_timing_control> p<102> c<65> s<101> l<12:12> el<12:27>
n<sync_pipe> u<67> t<StringConst> p<68> l<13:7> el<13:16>
n<> u<68> t<Ps_or_hierarchical_identifier> p<75> c<67> s<74> l<13:7> el<13:16>
n<0> u<69> t<IntConst> p<70> l<13:17> el<13:18>
n<> u<70> t<Primary_literal> p<71> c<69> l<13:17> el<13:18>
n<> u<71> t<Primary> p<72> c<70> l<13:17> el<13:18>
n<> u<72> t<Expression> p<73> c<71> l<13:17> el<13:18>
n<> u<73> t<Bit_select> p<74> c<72> l<13:16> el<13:19>
n<> u<74> t<Select> p<75> c<73> l<13:16> el<13:19>
n<> u<75> t<Variable_lvalue> p<98> c<68> s<97> l<13:7> el<13:19>
n<in> u<76> t<StringConst> p<95> s<94> l<13:21> el<13:23>
n<> u<77> t<Bit_select> p<94> s<93> l<13:23> el<13:23>
n<N> u<78> t<StringConst> p<79> l<13:24> el<13:25>
n<> u<79> t<Primary_literal> p<80> c<78> l<13:24> el<13:25>
n<> u<80> t<Constant_primary> p<81> c<79> l<13:24> el<13:25>
n<> u<81> t<Constant_expression> p<87> c<80> s<86> l<13:24> el<13:25>
n<1> u<82> t<IntConst> p<83> l<13:26> el<13:27>
n<> u<83> t<Primary_literal> p<84> c<82> l<13:26> el<13:27>
n<> u<84> t<Constant_primary> p<85> c<83> l<13:26> el<13:27>
n<> u<85> t<Constant_expression> p<87> c<84> l<13:26> el<13:27>
n<> u<86> t<BinOp_Minus> p<87> s<85> l<13:25> el<13:26>
n<> u<87> t<Constant_expression> p<92> c<81> s<91> l<13:24> el<13:27>
n<0> u<88> t<IntConst> p<89> l<13:28> el<13:29>
n<> u<89> t<Primary_literal> p<90> c<88> l<13:28> el<13:29>
n<> u<90> t<Constant_primary> p<91> c<89> l<13:28> el<13:29>
n<> u<91> t<Constant_expression> p<92> c<90> l<13:28> el<13:29>
n<> u<92> t<Constant_range> p<93> c<87> l<13:24> el<13:29>
n<> u<93> t<Part_select_range> p<94> c<92> l<13:24> el<13:29>
n<> u<94> t<Select> p<95> c<77> l<13:23> el<13:30>
n<> u<95> t<Complex_func_call> p<96> c<76> l<13:21> el<13:30>
n<> u<96> t<Primary> p<97> c<95> l<13:21> el<13:30>
n<> u<97> t<Expression> p<98> c<96> l<13:21> el<13:30>
n<> u<98> t<Nonblocking_assignment> p<99> c<75> l<13:7> el<13:30>
n<> u<99> t<Statement_item> p<100> c<98> l<13:7> el<13:31>
n<> u<100> t<Statement> p<101> c<99> l<13:7> el<13:31>
n<> u<101> t<Statement_or_null> p<102> c<100> l<13:7> el<13:31>
n<> u<102> t<Procedural_timing_control_statement> p<103> c<66> l<12:12> el<13:31>
n<> u<103> t<Statement_item> p<104> c<102> l<12:12> el<13:31>
n<> u<104> t<Statement> p<105> c<103> l<12:12> el<13:31>
n<> u<105> t<Always_construct> p<106> c<58> l<12:5> el<13:31>
n<> u<106> t<Module_common_item> p<107> c<105> l<12:5> el<13:31>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<12:5> el<13:31>
n<> u<108> t<Generate_item> p<109> c<107> l<12:5> el<13:31>
n<> u<109> t<Generate_block> p<194> c<108> s<192> l<12:5> el<13:31>
n<i> u<110> t<StringConst> p<115> s<114> l<14:9> el<14:10>
n<1> u<111> t<IntConst> p<112> l<14:11> el<14:12>
n<> u<112> t<Primary_literal> p<113> c<111> l<14:11> el<14:12>
n<> u<113> t<Constant_primary> p<114> c<112> l<14:11> el<14:12>
n<> u<114> t<Constant_expression> p<115> c<113> l<14:11> el<14:12>
n<> u<115> t<Genvar_initialization> p<188> c<110> s<125> l<14:9> el<14:12>
n<i> u<116> t<StringConst> p<117> l<14:13> el<14:14>
n<> u<117> t<Primary_literal> p<118> c<116> l<14:13> el<14:14>
n<> u<118> t<Constant_primary> p<119> c<117> l<14:13> el<14:14>
n<> u<119> t<Constant_expression> p<125> c<118> s<124> l<14:13> el<14:14>
n<MAXDELAY> u<120> t<StringConst> p<121> l<14:15> el<14:23>
n<> u<121> t<Primary_literal> p<122> c<120> l<14:15> el<14:23>
n<> u<122> t<Constant_primary> p<123> c<121> l<14:15> el<14:23>
n<> u<123> t<Constant_expression> p<125> c<122> l<14:15> el<14:23>
n<> u<124> t<BinOp_Less> p<125> s<123> l<14:14> el<14:15>
n<> u<125> t<Constant_expression> p<188> c<119> s<138> l<14:13> el<14:23>
n<i> u<126> t<StringConst> p<138> s<127> l<14:24> el<14:25>
n<> u<127> t<AssignOp_Assign> p<138> s<137> l<14:25> el<14:26>
n<i> u<128> t<StringConst> p<129> l<14:26> el<14:27>
n<> u<129> t<Primary_literal> p<130> c<128> l<14:26> el<14:27>
n<> u<130> t<Constant_primary> p<131> c<129> l<14:26> el<14:27>
n<> u<131> t<Constant_expression> p<137> c<130> s<136> l<14:26> el<14:27>
n<1> u<132> t<IntConst> p<133> l<14:28> el<14:29>
n<> u<133> t<Primary_literal> p<134> c<132> l<14:28> el<14:29>
n<> u<134> t<Constant_primary> p<135> c<133> l<14:28> el<14:29>
n<> u<135> t<Constant_expression> p<137> c<134> l<14:28> el<14:29>
n<> u<136> t<BinOp_Plus> p<137> s<135> l<14:27> el<14:28>
n<> u<137> t<Constant_expression> p<138> c<131> l<14:26> el<14:29>
n<> u<138> t<Genvar_iteration> p<188> c<126> s<187> l<14:24> el<14:29>
n<gen_pipe> u<139> t<StringConst> p<187> s<185> l<14:38> el<14:46>
n<> u<140> t<AlwaysKeywd_Always> p<181> s<180> l<15:8> el<15:14>
n<> u<141> t<Edge_Posedge> p<146> s<145> l<15:18> el<15:25>
n<clk> u<142> t<StringConst> p<143> l<15:26> el<15:29>
n<> u<143> t<Primary_literal> p<144> c<142> l<15:26> el<15:29>
n<> u<144> t<Primary> p<145> c<143> l<15:26> el<15:29>
n<> u<145> t<Expression> p<146> c<144> l<15:26> el<15:29>
n<> u<146> t<Event_expression> p<147> c<141> l<15:18> el<15:29>
n<> u<147> t<Event_control> p<148> c<146> l<15:15> el<15:30>
n<> u<148> t<Procedural_timing_control> p<178> c<147> s<177> l<15:15> el<15:30>
n<sync_pipe> u<149> t<StringConst> p<150> l<16:10> el<16:19>
n<> u<150> t<Ps_or_hierarchical_identifier> p<157> c<149> s<156> l<16:10> el<16:19>
n<i> u<151> t<StringConst> p<152> l<16:20> el<16:21>
n<> u<152> t<Primary_literal> p<153> c<151> l<16:20> el<16:21>
n<> u<153> t<Primary> p<154> c<152> l<16:20> el<16:21>
n<> u<154> t<Expression> p<155> c<153> l<16:20> el<16:21>
n<> u<155> t<Bit_select> p<156> c<154> l<16:19> el<16:22>
n<> u<156> t<Select> p<157> c<155> l<16:19> el<16:22>
n<> u<157> t<Variable_lvalue> p<174> c<150> s<173> l<16:10> el<16:22>
n<sync_pipe> u<158> t<StringConst> p<171> s<170> l<16:24> el<16:33>
n<i> u<159> t<StringConst> p<160> l<16:34> el<16:35>
n<> u<160> t<Primary_literal> p<161> c<159> l<16:34> el<16:35>
n<> u<161> t<Primary> p<162> c<160> l<16:34> el<16:35>
n<> u<162> t<Expression> p<168> c<161> s<167> l<16:34> el<16:35>
n<1> u<163> t<IntConst> p<164> l<16:36> el<16:37>
n<> u<164> t<Primary_literal> p<165> c<163> l<16:36> el<16:37>
n<> u<165> t<Primary> p<166> c<164> l<16:36> el<16:37>
n<> u<166> t<Expression> p<168> c<165> l<16:36> el<16:37>
n<> u<167> t<BinOp_Minus> p<168> s<166> l<16:35> el<16:36>
n<> u<168> t<Expression> p<169> c<162> l<16:34> el<16:37>
n<> u<169> t<Bit_select> p<170> c<168> l<16:33> el<16:38>
n<> u<170> t<Select> p<171> c<169> l<16:33> el<16:38>
n<> u<171> t<Complex_func_call> p<172> c<158> l<16:24> el<16:38>
n<> u<172> t<Primary> p<173> c<171> l<16:24> el<16:38>
n<> u<173> t<Expression> p<174> c<172> l<16:24> el<16:38>
n<> u<174> t<Nonblocking_assignment> p<175> c<157> l<16:10> el<16:38>
n<> u<175> t<Statement_item> p<176> c<174> l<16:10> el<16:39>
n<> u<176> t<Statement> p<177> c<175> l<16:10> el<16:39>
n<> u<177> t<Statement_or_null> p<178> c<176> l<16:10> el<16:39>
n<> u<178> t<Procedural_timing_control_statement> p<179> c<148> l<15:15> el<16:39>
n<> u<179> t<Statement_item> p<180> c<178> l<15:15> el<16:39>
n<> u<180> t<Statement> p<181> c<179> l<15:15> el<16:39>
n<> u<181> t<Always_construct> p<182> c<140> l<15:8> el<16:39>
n<> u<182> t<Module_common_item> p<183> c<181> l<15:8> el<16:39>
n<> u<183> t<Module_or_generate_item> p<184> c<182> l<15:8> el<16:39>
n<> u<184> t<Generate_item> p<185> c<183> l<15:8> el<16:39>
n<> u<185> t<Generate_block> p<187> c<184> s<186> l<15:8> el<16:39>
n<> u<186> t<End> p<187> l<17:5> el<17:8>
n<> u<187> t<Generate_block> p<188> c<139> l<14:31> el<17:8>
n<> u<188> t<Loop_generate_construct> p<189> c<115> l<14:5> el<17:8>
n<> u<189> t<Module_common_item> p<190> c<188> l<14:5> el<17:8>
n<> u<190> t<Module_or_generate_item> p<191> c<189> l<14:5> el<17:8>
n<> u<191> t<Generate_item> p<192> c<190> l<14:5> el<17:8>
n<> u<192> t<Generate_block> p<194> c<191> s<193> l<14:5> el<17:8>
n<> u<193> t<Endgenerate> p<194> l<18:2> el<18:13>
n<> u<194> t<Generate_region> p<195> c<109> l<11:2> el<18:13>
n<> u<195> t<Non_port_module_item> p<196> c<194> l<11:2> el<18:13>
n<> u<196> t<Module_item> p<198> c<195> s<197> l<11:2> el<18:13>
n<> u<197> t<Endmodule> p<198> l<20:1> el<20:10>
n<> u<198> t<Module_declaration> p<199> c<49> l<1:1> el<20:10>
n<> u<199> t<Description> p<1062> c<198> s<457> l<1:1> el<20:10>
n<module> u<200> t<Module_keyword> p<221> s<201> l<24:1> el<24:7>
n<shift> u<201> t<StringConst> p<221> s<220> l<24:8> el<24:13>
n<a> u<202> t<StringConst> p<205> s<204> l<24:14> el<24:15>
n<> u<203> t<Constant_bit_select> p<204> l<24:15> el<24:15>
n<> u<204> t<Constant_select> p<205> c<203> l<24:15> el<24:15>
n<> u<205> t<Port_reference> p<206> c<202> l<24:14> el<24:15>
n<> u<206> t<Port_expression> p<207> c<205> l<24:14> el<24:15>
n<> u<207> t<Port> p<220> c<206> s<213> l<24:14> el<24:15>
n<s> u<208> t<StringConst> p<211> s<210> l<24:16> el<24:17>
n<> u<209> t<Constant_bit_select> p<210> l<24:17> el<24:17>
n<> u<210> t<Constant_select> p<211> c<209> l<24:17> el<24:17>
n<> u<211> t<Port_reference> p<212> c<208> l<24:16> el<24:17>
n<> u<212> t<Port_expression> p<213> c<211> l<24:16> el<24:17>
n<> u<213> t<Port> p<220> c<212> s<219> l<24:16> el<24:17>
n<z> u<214> t<StringConst> p<217> s<216> l<24:18> el<24:19>
n<> u<215> t<Constant_bit_select> p<216> l<24:19> el<24:19>
n<> u<216> t<Constant_select> p<217> c<215> l<24:19> el<24:19>
n<> u<217> t<Port_reference> p<218> c<214> l<24:18> el<24:19>
n<> u<218> t<Port_expression> p<219> c<217> l<24:18> el<24:19>
n<> u<219> t<Port> p<220> c<218> l<24:18> el<24:19>
n<> u<220> t<List_of_ports> p<221> c<207> l<24:13> el<24:20>
n<> u<221> t<Module_nonansi_header> p<456> c<200> s<238> l<24:1> el<24:21>
n<> u<222> t<Data_type_or_implicit> p<232> s<231> l<25:14> el<25:14>
n<width_a> u<223> t<StringConst> p<230> s<229> l<25:14> el<25:21>
n<4> u<224> t<IntConst> p<225> l<25:24> el<25:25>
n<> u<225> t<Primary_literal> p<226> c<224> l<25:24> el<25:25>
n<> u<226> t<Constant_primary> p<227> c<225> l<25:24> el<25:25>
n<> u<227> t<Constant_expression> p<228> c<226> l<25:24> el<25:25>
n<> u<228> t<Constant_mintypmax_expression> p<229> c<227> l<25:24> el<25:25>
n<> u<229> t<Constant_param_expression> p<230> c<228> l<25:24> el<25:25>
n<> u<230> t<Param_assignment> p<231> c<223> l<25:14> el<25:25>
n<> u<231> t<List_of_param_assignments> p<232> c<230> l<25:14> el<25:25>
n<> u<232> t<Parameter_declaration> p<233> c<222> l<25:1> el<25:25>
n<> u<233> t<Package_or_generate_item_declaration> p<234> c<232> l<25:1> el<25:26>
n<> u<234> t<Module_or_generate_item_declaration> p<235> c<233> l<25:1> el<25:26>
n<> u<235> t<Module_common_item> p<236> c<234> l<25:1> el<25:26>
n<> u<236> t<Module_or_generate_item> p<237> c<235> l<25:1> el<25:26>
n<> u<237> t<Non_port_module_item> p<238> c<236> l<25:1> el<25:26>
n<> u<238> t<Module_item> p<456> c<237> s<255> l<25:1> el<25:26>
n<> u<239> t<Data_type_or_implicit> p<249> s<248> l<26:14> el<26:14>
n<signd_a> u<240> t<StringConst> p<247> s<246> l<26:14> el<26:21>
n<1> u<241> t<IntConst> p<242> l<26:24> el<26:25>
n<> u<242> t<Primary_literal> p<243> c<241> l<26:24> el<26:25>
n<> u<243> t<Constant_primary> p<244> c<242> l<26:24> el<26:25>
n<> u<244> t<Constant_expression> p<245> c<243> l<26:24> el<26:25>
n<> u<245> t<Constant_mintypmax_expression> p<246> c<244> l<26:24> el<26:25>
n<> u<246> t<Constant_param_expression> p<247> c<245> l<26:24> el<26:25>
n<> u<247> t<Param_assignment> p<248> c<240> l<26:14> el<26:25>
n<> u<248> t<List_of_param_assignments> p<249> c<247> l<26:14> el<26:25>
n<> u<249> t<Parameter_declaration> p<250> c<239> l<26:1> el<26:25>
n<> u<250> t<Package_or_generate_item_declaration> p<251> c<249> l<26:1> el<26:26>
n<> u<251> t<Module_or_generate_item_declaration> p<252> c<250> l<26:1> el<26:26>
n<> u<252> t<Module_common_item> p<253> c<251> l<26:1> el<26:26>
n<> u<253> t<Module_or_generate_item> p<254> c<252> l<26:1> el<26:26>
n<> u<254> t<Non_port_module_item> p<255> c<253> l<26:1> el<26:26>
n<> u<255> t<Module_item> p<456> c<254> s<272> l<26:1> el<26:26>
n<> u<256> t<Data_type_or_implicit> p<266> s<265> l<27:14> el<27:14>
n<width_s> u<257> t<StringConst> p<264> s<263> l<27:14> el<27:21>
n<2> u<258> t<IntConst> p<259> l<27:24> el<27:25>
n<> u<259> t<Primary_literal> p<260> c<258> l<27:24> el<27:25>
n<> u<260> t<Constant_primary> p<261> c<259> l<27:24> el<27:25>
n<> u<261> t<Constant_expression> p<262> c<260> l<27:24> el<27:25>
n<> u<262> t<Constant_mintypmax_expression> p<263> c<261> l<27:24> el<27:25>
n<> u<263> t<Constant_param_expression> p<264> c<262> l<27:24> el<27:25>
n<> u<264> t<Param_assignment> p<265> c<257> l<27:14> el<27:25>
n<> u<265> t<List_of_param_assignments> p<266> c<264> l<27:14> el<27:25>
n<> u<266> t<Parameter_declaration> p<267> c<256> l<27:1> el<27:25>
n<> u<267> t<Package_or_generate_item_declaration> p<268> c<266> l<27:1> el<27:26>
n<> u<268> t<Module_or_generate_item_declaration> p<269> c<267> l<27:1> el<27:26>
n<> u<269> t<Module_common_item> p<270> c<268> l<27:1> el<27:26>
n<> u<270> t<Module_or_generate_item> p<271> c<269> l<27:1> el<27:26>
n<> u<271> t<Non_port_module_item> p<272> c<270> l<27:1> el<27:26>
n<> u<272> t<Module_item> p<456> c<271> s<289> l<27:1> el<27:26>
n<> u<273> t<Data_type_or_implicit> p<283> s<282> l<28:14> el<28:14>
n<width_z> u<274> t<StringConst> p<281> s<280> l<28:14> el<28:21>
n<8> u<275> t<IntConst> p<276> l<28:24> el<28:25>
n<> u<276> t<Primary_literal> p<277> c<275> l<28:24> el<28:25>
n<> u<277> t<Constant_primary> p<278> c<276> l<28:24> el<28:25>
n<> u<278> t<Constant_expression> p<279> c<277> l<28:24> el<28:25>
n<> u<279> t<Constant_mintypmax_expression> p<280> c<278> l<28:24> el<28:25>
n<> u<280> t<Constant_param_expression> p<281> c<279> l<28:24> el<28:25>
n<> u<281> t<Param_assignment> p<282> c<274> l<28:14> el<28:25>
n<> u<282> t<List_of_param_assignments> p<283> c<281> l<28:14> el<28:25>
n<> u<283> t<Parameter_declaration> p<284> c<273> l<28:1> el<28:25>
n<> u<284> t<Package_or_generate_item_declaration> p<285> c<283> l<28:1> el<28:26>
n<> u<285> t<Module_or_generate_item_declaration> p<286> c<284> l<28:1> el<28:26>
n<> u<286> t<Module_common_item> p<287> c<285> l<28:1> el<28:26>
n<> u<287> t<Module_or_generate_item> p<288> c<286> l<28:1> el<28:26>
n<> u<288> t<Non_port_module_item> p<289> c<287> l<28:1> el<28:26>
n<> u<289> t<Module_item> p<456> c<288> s<312> l<28:1> el<28:26>
n<width_a> u<290> t<StringConst> p<291> l<30:8> el<30:15>
n<> u<291> t<Primary_literal> p<292> c<290> l<30:8> el<30:15>
n<> u<292> t<Constant_primary> p<293> c<291> l<30:8> el<30:15>
n<> u<293> t<Constant_expression> p<299> c<292> s<298> l<30:8> el<30:15>
n<1> u<294> t<IntConst> p<295> l<30:16> el<30:17>
n<> u<295> t<Primary_literal> p<296> c<294> l<30:16> el<30:17>
n<> u<296> t<Constant_primary> p<297> c<295> l<30:16> el<30:17>
n<> u<297> t<Constant_expression> p<299> c<296> l<30:16> el<30:17>
n<> u<298> t<BinOp_Minus> p<299> s<297> l<30:15> el<30:16>
n<> u<299> t<Constant_expression> p<304> c<293> s<303> l<30:8> el<30:17>
n<0> u<300> t<IntConst> p<301> l<30:18> el<30:19>
n<> u<301> t<Primary_literal> p<302> c<300> l<30:18> el<30:19>
n<> u<302> t<Constant_primary> p<303> c<301> l<30:18> el<30:19>
n<> u<303> t<Constant_expression> p<304> c<302> l<30:18> el<30:19>
n<> u<304> t<Constant_range> p<305> c<299> l<30:8> el<30:19>
n<> u<305> t<Packed_dimension> p<306> c<304> l<30:7> el<30:20>
n<> u<306> t<Data_type_or_implicit> p<307> c<305> l<30:7> el<30:20>
n<> u<307> t<Net_port_type> p<310> c<306> s<309> l<30:7> el<30:20>
n<a> u<308> t<StringConst> p<309> l<30:21> el<30:22>
n<> u<309> t<List_of_port_identifiers> p<310> c<308> l<30:21> el<30:22>
n<> u<310> t<Input_declaration> p<311> c<307> l<30:1> el<30:22>
n<> u<311> t<Port_declaration> p<312> c<310> l<30:1> el<30:22>
n<> u<312> t<Module_item> p<456> c<311> s<335> l<30:1> el<30:23>
n<width_s> u<313> t<StringConst> p<314> l<31:8> el<31:15>
n<> u<314> t<Primary_literal> p<315> c<313> l<31:8> el<31:15>
n<> u<315> t<Constant_primary> p<316> c<314> l<31:8> el<31:15>
n<> u<316> t<Constant_expression> p<322> c<315> s<321> l<31:8> el<31:15>
n<1> u<317> t<IntConst> p<318> l<31:16> el<31:17>
n<> u<318> t<Primary_literal> p<319> c<317> l<31:16> el<31:17>
n<> u<319> t<Constant_primary> p<320> c<318> l<31:16> el<31:17>
n<> u<320> t<Constant_expression> p<322> c<319> l<31:16> el<31:17>
n<> u<321> t<BinOp_Minus> p<322> s<320> l<31:15> el<31:16>
n<> u<322> t<Constant_expression> p<327> c<316> s<326> l<31:8> el<31:17>
n<0> u<323> t<IntConst> p<324> l<31:18> el<31:19>
n<> u<324> t<Primary_literal> p<325> c<323> l<31:18> el<31:19>
n<> u<325> t<Constant_primary> p<326> c<324> l<31:18> el<31:19>
n<> u<326> t<Constant_expression> p<327> c<325> l<31:18> el<31:19>
n<> u<327> t<Constant_range> p<328> c<322> l<31:8> el<31:19>
n<> u<328> t<Packed_dimension> p<329> c<327> l<31:7> el<31:20>
n<> u<329> t<Data_type_or_implicit> p<330> c<328> l<31:7> el<31:20>
n<> u<330> t<Net_port_type> p<333> c<329> s<332> l<31:7> el<31:20>
n<s> u<331> t<StringConst> p<332> l<31:21> el<31:22>
n<> u<332> t<List_of_port_identifiers> p<333> c<331> l<31:21> el<31:22>
n<> u<333> t<Input_declaration> p<334> c<330> l<31:1> el<31:22>
n<> u<334> t<Port_declaration> p<335> c<333> l<31:1> el<31:22>
n<> u<335> t<Module_item> p<456> c<334> s<358> l<31:1> el<31:23>
n<width_z> u<336> t<StringConst> p<337> l<32:9> el<32:16>
n<> u<337> t<Primary_literal> p<338> c<336> l<32:9> el<32:16>
n<> u<338> t<Constant_primary> p<339> c<337> l<32:9> el<32:16>
n<> u<339> t<Constant_expression> p<345> c<338> s<344> l<32:9> el<32:16>
n<1> u<340> t<IntConst> p<341> l<32:18> el<32:19>
n<> u<341> t<Primary_literal> p<342> c<340> l<32:18> el<32:19>
n<> u<342> t<Constant_primary> p<343> c<341> l<32:18> el<32:19>
n<> u<343> t<Constant_expression> p<345> c<342> l<32:18> el<32:19>
n<> u<344> t<BinOp_Minus> p<345> s<343> l<32:17> el<32:18>
n<> u<345> t<Constant_expression> p<350> c<339> s<349> l<32:9> el<32:19>
n<0> u<346> t<IntConst> p<347> l<32:20> el<32:21>
n<> u<347> t<Primary_literal> p<348> c<346> l<32:20> el<32:21>
n<> u<348> t<Constant_primary> p<349> c<347> l<32:20> el<32:21>
n<> u<349> t<Constant_expression> p<350> c<348> l<32:20> el<32:21>
n<> u<350> t<Constant_range> p<351> c<345> l<32:9> el<32:21>
n<> u<351> t<Packed_dimension> p<352> c<350> l<32:8> el<32:22>
n<> u<352> t<Data_type_or_implicit> p<353> c<351> l<32:8> el<32:22>
n<> u<353> t<Net_port_type> p<356> c<352> s<355> l<32:8> el<32:22>
n<z> u<354> t<StringConst> p<355> l<32:23> el<32:24>
n<> u<355> t<List_of_port_identifiers> p<356> c<354> l<32:23> el<32:24>
n<> u<356> t<Output_declaration> p<357> c<353> l<32:1> el<32:24>
n<> u<357> t<Port_declaration> p<358> c<356> l<32:1> el<32:24>
n<> u<358> t<Module_item> p<456> c<357> s<454> l<32:1> el<32:25>
n<signd_a> u<359> t<StringConst> p<360> l<34:15> el<34:22>
n<> u<360> t<Primary_literal> p<361> c<359> l<34:15> el<34:22>
n<> u<361> t<Constant_primary> p<362> c<360> l<34:15> el<34:22>
n<> u<362> t<Constant_expression> p<445> c<361> s<408> l<34:15> el<34:22>
n<SGNED> u<363> t<StringConst> p<408> s<406> l<35:8> el<35:13>
n<z> u<364> t<StringConst> p<365> l<36:10> el<36:11>
n<> u<365> t<Ps_or_hierarchical_identifier> p<368> c<364> s<367> l<36:10> el<36:11>
n<> u<366> t<Constant_bit_select> p<367> l<36:12> el<36:12>
n<> u<367> t<Constant_select> p<368> c<366> l<36:12> el<36:12>
n<> u<368> t<Net_lvalue> p<400> c<365> s<399> l<36:10> el<36:11>
n<fshl_s> u<369> t<StringConst> p<397> s<396> l<36:14> el<36:20>
n<a> u<370> t<StringConst> p<371> l<36:21> el<36:22>
n<> u<371> t<Primary_literal> p<372> c<370> l<36:21> el<36:22>
n<> u<372> t<Primary> p<373> c<371> l<36:21> el<36:22>
n<> u<373> t<Expression> p<396> c<372> s<378> l<36:21> el<36:22>
n<s> u<374> t<StringConst> p<375> l<36:23> el<36:24>
n<> u<375> t<Primary_literal> p<376> c<374> l<36:23> el<36:24>
n<> u<376> t<Primary> p<377> c<375> l<36:23> el<36:24>
n<> u<377> t<Expression> p<378> c<376> l<36:23> el<36:24>
n<> u<378> t<Argument> p<396> c<377> s<395> l<36:23> el<36:24>
n<a> u<379> t<StringConst> p<392> s<391> l<36:25> el<36:26>
n<width_a> u<380> t<StringConst> p<381> l<36:27> el<36:34>
n<> u<381> t<Primary_literal> p<382> c<380> l<36:27> el<36:34>
n<> u<382> t<Primary> p<383> c<381> l<36:27> el<36:34>
n<> u<383> t<Expression> p<389> c<382> s<388> l<36:27> el<36:34>
n<1> u<384> t<IntConst> p<385> l<36:35> el<36:36>
n<> u<385> t<Primary_literal> p<386> c<384> l<36:35> el<36:36>
n<> u<386> t<Primary> p<387> c<385> l<36:35> el<36:36>
n<> u<387> t<Expression> p<389> c<386> l<36:35> el<36:36>
n<> u<388> t<BinOp_Minus> p<389> s<387> l<36:34> el<36:35>
n<> u<389> t<Expression> p<390> c<383> l<36:27> el<36:36>
n<> u<390> t<Bit_select> p<391> c<389> l<36:26> el<36:37>
n<> u<391> t<Select> p<392> c<390> l<36:26> el<36:37>
n<> u<392> t<Complex_func_call> p<393> c<379> l<36:25> el<36:37>
n<> u<393> t<Primary> p<394> c<392> l<36:25> el<36:37>
n<> u<394> t<Expression> p<395> c<393> l<36:25> el<36:37>
n<> u<395> t<Argument> p<396> c<394> l<36:25> el<36:37>
n<> u<396> t<List_of_arguments> p<397> c<373> l<36:21> el<36:37>
n<> u<397> t<Complex_func_call> p<398> c<369> l<36:14> el<36:38>
n<> u<398> t<Primary> p<399> c<397> l<36:14> el<36:38>
n<> u<399> t<Expression> p<400> c<398> l<36:14> el<36:38>
n<> u<400> t<Net_assignment> p<401> c<368> l<36:10> el<36:38>
n<> u<401> t<List_of_net_assignments> p<402> c<400> l<36:10> el<36:38>
n<> u<402> t<Continuous_assign> p<403> c<401> l<36:3> el<36:39>
n<> u<403> t<Module_common_item> p<404> c<402> l<36:3> el<36:39>
n<> u<404> t<Module_or_generate_item> p<405> c<403> l<36:3> el<36:39>
n<> u<405> t<Generate_item> p<406> c<404> l<36:3> el<36:39>
n<> u<406> t<Generate_block> p<408> c<405> s<407> l<36:3> el<36:39>
n<> u<407> t<End> p<408> l<37:1> el<37:4>
n<> u<408> t<Generate_block> p<445> c<363> s<444> l<35:1> el<37:4>
n<UNSGNED> u<409> t<StringConst> p<442> s<440> l<39:8> el<39:15>
n<z> u<410> t<StringConst> p<411> l<40:10> el<40:11>
n<> u<411> t<Ps_or_hierarchical_identifier> p<414> c<410> s<413> l<40:10> el<40:11>
n<> u<412> t<Constant_bit_select> p<413> l<40:12> el<40:12>
n<> u<413> t<Constant_select> p<414> c<412> l<40:12> el<40:12>
n<> u<414> t<Net_lvalue> p<434> c<411> s<433> l<40:10> el<40:11>
n<fshl_s> u<415> t<StringConst> p<431> s<430> l<40:14> el<40:20>
n<a> u<416> t<StringConst> p<417> l<40:21> el<40:22>
n<> u<417> t<Primary_literal> p<418> c<416> l<40:21> el<40:22>
n<> u<418> t<Primary> p<419> c<417> l<40:21> el<40:22>
n<> u<419> t<Expression> p<430> c<418> s<424> l<40:21> el<40:22>
n<s> u<420> t<StringConst> p<421> l<40:23> el<40:24>
n<> u<421> t<Primary_literal> p<422> c<420> l<40:23> el<40:24>
n<> u<422> t<Primary> p<423> c<421> l<40:23> el<40:24>
n<> u<423> t<Expression> p<424> c<422> l<40:23> el<40:24>
n<> u<424> t<Argument> p<430> c<423> s<429> l<40:23> el<40:24>
n<> u<425> t<Number_1Tickb0> p<426> l<40:25> el<40:29>
n<> u<426> t<Primary_literal> p<427> c<425> l<40:25> el<40:29>
n<> u<427> t<Primary> p<428> c<426> l<40:25> el<40:29>
n<> u<428> t<Expression> p<429> c<427> l<40:25> el<40:29>
n<> u<429> t<Argument> p<430> c<428> l<40:25> el<40:29>
n<> u<430> t<List_of_arguments> p<431> c<419> l<40:21> el<40:29>
n<> u<431> t<Complex_func_call> p<432> c<415> l<40:14> el<40:30>
n<> u<432> t<Primary> p<433> c<431> l<40:14> el<40:30>
n<> u<433> t<Expression> p<434> c<432> l<40:14> el<40:30>
n<> u<434> t<Net_assignment> p<435> c<414> l<40:10> el<40:30>
n<> u<435> t<List_of_net_assignments> p<436> c<434> l<40:10> el<40:30>
n<> u<436> t<Continuous_assign> p<437> c<435> l<40:3> el<40:31>
n<> u<437> t<Module_common_item> p<438> c<436> l<40:3> el<40:31>
n<> u<438> t<Module_or_generate_item> p<439> c<437> l<40:3> el<40:31>
n<> u<439> t<Generate_item> p<440> c<438> l<40:3> el<40:31>
n<> u<440> t<Generate_block> p<442> c<439> s<441> l<40:3> el<40:31>
n<> u<441> t<End> p<442> l<41:1> el<41:4>
n<> u<442> t<Generate_block> p<445> c<409> l<39:1> el<41:4>
n<> u<443> t<IF> p<445> s<362> l<34:10> el<34:12>
n<> u<444> t<Else> p<445> s<442> l<38:1> el<38:5>
n<> u<445> t<If_generate_construct> p<446> c<443> l<34:10> el<41:4>
n<> u<446> t<Conditional_generate_construct> p<447> c<445> l<34:10> el<41:4>
n<> u<447> t<Module_common_item> p<448> c<446> l<34:10> el<41:4>
n<> u<448> t<Module_or_generate_item> p<449> c<447> l<34:10> el<41:4>
n<> u<449> t<Generate_item> p<450> c<448> l<34:10> el<41:4>
n<> u<450> t<Generate_block> p<452> c<449> s<451> l<34:10> el<41:4>
n<> u<451> t<Endgenerate> p<452> l<42:1> el<42:12>
n<> u<452> t<Generate_region> p<453> c<450> l<34:1> el<42:12>
n<> u<453> t<Non_port_module_item> p<454> c<452> l<34:1> el<42:12>
n<> u<454> t<Module_item> p<456> c<453> s<455> l<34:1> el<42:12>
n<> u<455> t<Endmodule> p<456> l<43:1> el<43:10>
n<> u<456> t<Module_declaration> p<457> c<221> l<24:1> el<43:10>
n<> u<457> t<Description> p<1062> c<456> s<616> l<24:1> el<43:10>
n<module> u<458> t<Module_keyword> p<460> s<459> l<46:1> el<46:7>
n<gen_test9> u<459> t<StringConst> p<460> l<46:8> el<46:17>
n<> u<460> t<Module_ansi_header> p<615> c<458> s<485> l<46:1> el<46:18>
n<> u<461> t<NetType_Wire> p<480> s<472> l<47:9> el<47:13>
n<1> u<462> t<IntConst> p<463> l<47:15> el<47:16>
n<> u<463> t<Primary_literal> p<464> c<462> l<47:15> el<47:16>
n<> u<464> t<Constant_primary> p<465> c<463> l<47:15> el<47:16>
n<> u<465> t<Constant_expression> p<470> c<464> s<469> l<47:15> el<47:16>
n<0> u<466> t<IntConst> p<467> l<47:17> el<47:18>
n<> u<467> t<Primary_literal> p<468> c<466> l<47:17> el<47:18>
n<> u<468> t<Constant_primary> p<469> c<467> l<47:17> el<47:18>
n<> u<469> t<Constant_expression> p<470> c<468> l<47:17> el<47:18>
n<> u<470> t<Constant_range> p<471> c<465> l<47:15> el<47:18>
n<> u<471> t<Packed_dimension> p<472> c<470> l<47:14> el<47:19>
n<> u<472> t<Data_type_or_implicit> p<480> c<471> s<479> l<47:14> el<47:19>
n<w> u<473> t<StringConst> p<478> s<477> l<47:20> el<47:21>
n<2'b11> u<474> t<IntConst> p<475> l<47:24> el<47:29>
n<> u<475> t<Primary_literal> p<476> c<474> l<47:24> el<47:29>
n<> u<476> t<Primary> p<477> c<475> l<47:24> el<47:29>
n<> u<477> t<Expression> p<478> c<476> l<47:24> el<47:29>
n<> u<478> t<Net_decl_assignment> p<479> c<473> l<47:20> el<47:29>
n<> u<479> t<List_of_net_decl_assignments> p<480> c<478> l<47:20> el<47:29>
n<> u<480> t<Net_declaration> p<481> c<461> l<47:9> el<47:30>
n<> u<481> t<Package_or_generate_item_declaration> p<482> c<480> l<47:9> el<47:30>
n<> u<482> t<Module_or_generate_item_declaration> p<483> c<481> l<47:9> el<47:30>
n<> u<483> t<Module_common_item> p<484> c<482> l<47:9> el<47:30>
n<> u<484> t<Module_or_generate_item> p<485> c<483> l<47:9> el<47:30>
n<> u<485> t<Non_port_module_item> p<615> c<484> s<613> l<47:9> el<47:30>
n<A> u<486> t<StringConst> p<610> s<508> l<49:25> el<49:26>
n<> u<487> t<NetType_Wire> p<502> s<498> l<50:25> el<50:29>
n<1> u<488> t<IntConst> p<489> l<50:31> el<50:32>
n<> u<489> t<Primary_literal> p<490> c<488> l<50:31> el<50:32>
n<> u<490> t<Constant_primary> p<491> c<489> l<50:31> el<50:32>
n<> u<491> t<Constant_expression> p<496> c<490> s<495> l<50:31> el<50:32>
n<0> u<492> t<IntConst> p<493> l<50:33> el<50:34>
n<> u<493> t<Primary_literal> p<494> c<492> l<50:33> el<50:34>
n<> u<494> t<Constant_primary> p<495> c<493> l<50:33> el<50:34>
n<> u<495> t<Constant_expression> p<496> c<494> l<50:33> el<50:34>
n<> u<496> t<Constant_range> p<497> c<491> l<50:31> el<50:34>
n<> u<497> t<Packed_dimension> p<498> c<496> l<50:30> el<50:35>
n<> u<498> t<Data_type_or_implicit> p<502> c<497> s<501> l<50:30> el<50:35>
n<x> u<499> t<StringConst> p<500> l<50:36> el<50:37>
n<> u<500> t<Net_decl_assignment> p<501> c<499> l<50:36> el<50:37>
n<> u<501> t<List_of_net_decl_assignments> p<502> c<500> l<50:36> el<50:37>
n<> u<502> t<Net_declaration> p<503> c<487> l<50:25> el<50:38>
n<> u<503> t<Package_or_generate_item_declaration> p<504> c<502> l<50:25> el<50:38>
n<> u<504> t<Module_or_generate_item_declaration> p<505> c<503> l<50:25> el<50:38>
n<> u<505> t<Module_common_item> p<506> c<504> l<50:25> el<50:38>
n<> u<506> t<Module_or_generate_item> p<507> c<505> l<50:25> el<50:38>
n<> u<507> t<Generate_item> p<508> c<506> l<50:25> el<50:38>
n<> u<508> t<Generate_block> p<610> c<507> s<541> l<50:25> el<50:38>
n<B> u<509> t<StringConst> p<537> s<535> l<52:33> el<52:34>
n<> u<510> t<NetType_Wire> p<529> s<521> l<53:33> el<53:37>
n<1> u<511> t<IntConst> p<512> l<53:39> el<53:40>
n<> u<512> t<Primary_literal> p<513> c<511> l<53:39> el<53:40>
n<> u<513> t<Constant_primary> p<514> c<512> l<53:39> el<53:40>
n<> u<514> t<Constant_expression> p<519> c<513> s<518> l<53:39> el<53:40>
n<0> u<515> t<IntConst> p<516> l<53:41> el<53:42>
n<> u<516> t<Primary_literal> p<517> c<515> l<53:41> el<53:42>
n<> u<517> t<Constant_primary> p<518> c<516> l<53:41> el<53:42>
n<> u<518> t<Constant_expression> p<519> c<517> l<53:41> el<53:42>
n<> u<519> t<Constant_range> p<520> c<514> l<53:39> el<53:42>
n<> u<520> t<Packed_dimension> p<521> c<519> l<53:38> el<53:43>
n<> u<521> t<Data_type_or_implicit> p<529> c<520> s<528> l<53:38> el<53:43>
n<y> u<522> t<StringConst> p<527> s<526> l<53:44> el<53:45>
n<2'b00> u<523> t<IntConst> p<524> l<53:48> el<53:53>
n<> u<524> t<Primary_literal> p<525> c<523> l<53:48> el<53:53>
n<> u<525> t<Primary> p<526> c<524> l<53:48> el<53:53>
n<> u<526> t<Expression> p<527> c<525> l<53:48> el<53:53>
n<> u<527> t<Net_decl_assignment> p<528> c<522> l<53:44> el<53:53>
n<> u<528> t<List_of_net_decl_assignments> p<529> c<527> l<53:44> el<53:53>
n<> u<529> t<Net_declaration> p<530> c<510> l<53:33> el<53:54>
n<> u<530> t<Package_or_generate_item_declaration> p<531> c<529> l<53:33> el<53:54>
n<> u<531> t<Module_or_generate_item_declaration> p<532> c<530> l<53:33> el<53:54>
n<> u<532> t<Module_common_item> p<533> c<531> l<53:33> el<53:54>
n<> u<533> t<Module_or_generate_item> p<534> c<532> l<53:33> el<53:54>
n<> u<534> t<Generate_item> p<535> c<533> l<53:33> el<53:54>
n<> u<535> t<Generate_block> p<537> c<534> s<536> l<53:33> el<53:54>
n<> u<536> t<End> p<537> l<54:25> el<54:28>
n<> u<537> t<Generate_block> p<539> c<509> s<538> l<52:25> el<54:28>
n<> u<538> t<Endgenerate> p<539> l<55:25> el<55:36>
n<> u<539> t<Generate_region> p<540> c<537> l<51:25> el<55:36>
n<> u<540> t<Generate_item> p<541> c<539> l<51:25> el<55:36>
n<> u<541> t<Generate_block> p<610> c<540> s<574> l<51:25> el<55:36>
n<C> u<542> t<StringConst> p<570> s<568> l<57:33> el<57:34>
n<> u<543> t<NetType_Wire> p<562> s<554> l<58:33> el<58:37>
n<1> u<544> t<IntConst> p<545> l<58:39> el<58:40>
n<> u<545> t<Primary_literal> p<546> c<544> l<58:39> el<58:40>
n<> u<546> t<Constant_primary> p<547> c<545> l<58:39> el<58:40>
n<> u<547> t<Constant_expression> p<552> c<546> s<551> l<58:39> el<58:40>
n<0> u<548> t<IntConst> p<549> l<58:41> el<58:42>
n<> u<549> t<Primary_literal> p<550> c<548> l<58:41> el<58:42>
n<> u<550> t<Constant_primary> p<551> c<549> l<58:41> el<58:42>
n<> u<551> t<Constant_expression> p<552> c<550> l<58:41> el<58:42>
n<> u<552> t<Constant_range> p<553> c<547> l<58:39> el<58:42>
n<> u<553> t<Packed_dimension> p<554> c<552> l<58:38> el<58:43>
n<> u<554> t<Data_type_or_implicit> p<562> c<553> s<561> l<58:38> el<58:43>
n<z> u<555> t<StringConst> p<560> s<559> l<58:44> el<58:45>
n<2'b01> u<556> t<IntConst> p<557> l<58:48> el<58:53>
n<> u<557> t<Primary_literal> p<558> c<556> l<58:48> el<58:53>
n<> u<558> t<Primary> p<559> c<557> l<58:48> el<58:53>
n<> u<559> t<Expression> p<560> c<558> l<58:48> el<58:53>
n<> u<560> t<Net_decl_assignment> p<561> c<555> l<58:44> el<58:53>
n<> u<561> t<List_of_net_decl_assignments> p<562> c<560> l<58:44> el<58:53>
n<> u<562> t<Net_declaration> p<563> c<543> l<58:33> el<58:54>
n<> u<563> t<Package_or_generate_item_declaration> p<564> c<562> l<58:33> el<58:54>
n<> u<564> t<Module_or_generate_item_declaration> p<565> c<563> l<58:33> el<58:54>
n<> u<565> t<Module_common_item> p<566> c<564> l<58:33> el<58:54>
n<> u<566> t<Module_or_generate_item> p<567> c<565> l<58:33> el<58:54>
n<> u<567> t<Generate_item> p<568> c<566> l<58:33> el<58:54>
n<> u<568> t<Generate_block> p<570> c<567> s<569> l<58:33> el<58:54>
n<> u<569> t<End> p<570> l<59:25> el<59:28>
n<> u<570> t<Generate_block> p<572> c<542> s<571> l<57:25> el<59:28>
n<> u<571> t<Endgenerate> p<572> l<60:25> el<60:36>
n<> u<572> t<Generate_region> p<573> c<570> l<56:25> el<60:36>
n<> u<573> t<Generate_item> p<574> c<572> l<56:25> el<60:36>
n<> u<574> t<Generate_block> p<610> c<573> s<608> l<56:25> el<60:36>
n<x> u<575> t<StringConst> p<576> l<61:32> el<61:33>
n<> u<576> t<Ps_or_hierarchical_identifier> p<579> c<575> s<578> l<61:32> el<61:33>
n<> u<577> t<Constant_bit_select> p<578> l<61:34> el<61:34>
n<> u<578> t<Constant_select> p<579> c<577> l<61:34> el<61:34>
n<> u<579> t<Net_lvalue> p<602> c<576> s<601> l<61:32> el<61:33>
n<B> u<580> t<StringConst> p<584> s<581> l<61:36> el<61:37>
n<y> u<581> t<StringConst> p<584> s<583> l<61:38> el<61:39>
n<> u<582> t<Bit_select> p<583> l<61:40> el<61:40>
n<> u<583> t<Select> p<584> c<582> l<61:40> el<61:40>
n<> u<584> t<Complex_func_call> p<585> c<580> l<61:36> el<61:39>
n<> u<585> t<Primary> p<586> c<584> l<61:36> el<61:39>
n<> u<586> t<Expression> p<592> c<585> s<591> l<61:36> el<61:39>
n<2'b11> u<587> t<IntConst> p<588> l<61:42> el<61:47>
n<> u<588> t<Primary_literal> p<589> c<587> l<61:42> el<61:47>
n<> u<589> t<Primary> p<590> c<588> l<61:42> el<61:47>
n<> u<590> t<Expression> p<592> c<589> l<61:42> el<61:47>
n<> u<591> t<BinOp_BitwXor> p<592> s<590> l<61:40> el<61:41>
n<> u<592> t<Expression> p<601> c<586> s<600> l<61:36> el<61:47>
n<C> u<593> t<StringConst> p<597> s<594> l<61:50> el<61:51>
n<z> u<594> t<StringConst> p<597> s<596> l<61:52> el<61:53>
n<> u<595> t<Bit_select> p<596> l<61:53> el<61:53>
n<> u<596> t<Select> p<597> c<595> l<61:53> el<61:53>
n<> u<597> t<Complex_func_call> p<598> c<593> l<61:50> el<61:53>
n<> u<598> t<Primary> p<599> c<597> l<61:50> el<61:53>
n<> u<599> t<Expression> p<601> c<598> l<61:50> el<61:53>
n<> u<600> t<BinOp_BitwXor> p<601> s<599> l<61:48> el<61:49>
n<> u<601> t<Expression> p<602> c<592> l<61:36> el<61:53>
n<> u<602> t<Net_assignment> p<603> c<579> l<61:32> el<61:53>
n<> u<603> t<List_of_net_assignments> p<604> c<602> l<61:32> el<61:53>
n<> u<604> t<Continuous_assign> p<605> c<603> l<61:25> el<61:54>
n<> u<605> t<Module_common_item> p<606> c<604> l<61:25> el<61:54>
n<> u<606> t<Module_or_generate_item> p<607> c<605> l<61:25> el<61:54>
n<> u<607> t<Generate_item> p<608> c<606> l<61:25> el<61:54>
n<> u<608> t<Generate_block> p<610> c<607> s<609> l<61:25> el<61:54>
n<> u<609> t<End> p<610> l<62:17> el<62:20>
n<> u<610> t<Generate_block> p<612> c<486> s<611> l<49:17> el<62:20>
n<> u<611> t<Endgenerate> p<612> l<63:9> el<63:20>
n<> u<612> t<Generate_region> p<613> c<610> l<48:9> el<63:20>
n<> u<613> t<Non_port_module_item> p<615> c<612> s<614> l<48:9> el<63:20>
n<> u<614> t<Endmodule> p<615> l<64:1> el<64:10>
n<> u<615> t<Module_declaration> p<616> c<460> l<46:1> el<64:10>
n<> u<616> t<Description> p<1062> c<615> s<652> l<46:1> el<64:10>
n<module> u<617> t<Module_keyword> p<621> s<618> l<69:1> el<69:7>
n<dut> u<618> t<StringConst> p<621> s<620> l<69:8> el<69:11>
n<> u<619> t<Port> p<620> l<69:13> el<69:13>
n<> u<620> t<List_of_ports> p<621> c<619> l<69:12> el<69:14>
n<> u<621> t<Module_nonansi_header> p<651> c<617> s<649> l<69:1> el<69:15>
n<test> u<622> t<StringConst> p<646> s<640> l<70:9> el<70:13>
n<Width> u<623> t<StringConst> p<630> s<629> l<71:18> el<71:23>
n<32> u<624> t<IntConst> p<625> l<71:24> el<71:26>
n<> u<625> t<Primary_literal> p<626> c<624> l<71:24> el<71:26>
n<> u<626> t<Primary> p<627> c<625> l<71:24> el<71:26>
n<> u<627> t<Expression> p<628> c<626> l<71:24> el<71:26>
n<> u<628> t<Mintypmax_expression> p<629> c<627> l<71:24> el<71:26>
n<> u<629> t<Param_expression> p<630> c<628> l<71:24> el<71:26>
n<> u<630> t<Named_parameter_assignment> p<639> c<623> s<638> l<71:17> el<71:27>
n<DataBitsPerMask> u<631> t<StringConst> p<638> s<637> l<72:18> el<72:33>
n<8> u<632> t<IntConst> p<633> l<72:34> el<72:35>
n<> u<633> t<Primary_literal> p<634> c<632> l<72:34> el<72:35>
n<> u<634> t<Primary> p<635> c<633> l<72:34> el<72:35>
n<> u<635> t<Expression> p<636> c<634> l<72:34> el<72:35>
n<> u<636> t<Mintypmax_expression> p<637> c<635> l<72:34> el<72:35>
n<> u<637> t<Param_expression> p<638> c<636> l<72:34> el<72:35>
n<> u<638> t<Named_parameter_assignment> p<639> c<631> l<72:17> el<72:36>
n<> u<639> t<List_of_parameter_assignments> p<640> c<630> l<71:17> el<72:36>
n<> u<640> t<Parameter_value_assignment> p<646> c<639> s<645> l<70:14> el<73:10>
n<t> u<641> t<StringConst> p<642> l<73:11> el<73:12>
n<> u<642> t<Name_of_instance> p<645> c<641> s<644> l<73:11> el<73:12>
n<> u<643> t<Ordered_port_connection> p<644> l<73:14> el<73:14>
n<> u<644> t<List_of_port_connections> p<645> c<643> l<73:14> el<73:14>
n<> u<645> t<Hierarchical_instance> p<646> c<642> l<73:11> el<73:15>
n<> u<646> t<Module_instantiation> p<647> c<622> l<70:9> el<73:16>
n<> u<647> t<Module_or_generate_item> p<648> c<646> l<70:9> el<73:16>
n<> u<648> t<Non_port_module_item> p<649> c<647> l<70:9> el<73:16>
n<> u<649> t<Module_item> p<651> c<648> s<650> l<70:9> el<73:16>
n<> u<650> t<Endmodule> p<651> l<74:1> el<74:10>
n<> u<651> t<Module_declaration> p<652> c<621> l<69:1> el<74:10>
n<> u<652> t<Description> p<1062> c<651> s<754> l<69:1> el<74:10>
n<module> u<653> t<Module_keyword> p<686> s<654> l<76:1> el<76:7>
n<test> u<654> t<StringConst> p<686> s<683> l<76:8> el<76:12>
n<> u<655> t<IntegerAtomType_Int> p<656> l<77:12> el<77:15>
n<> u<656> t<Data_type> p<657> c<655> l<77:12> el<77:15>
n<> u<657> t<Data_type_or_implicit> p<667> c<656> s<666> l<77:12> el<77:15>
n<Width> u<658> t<StringConst> p<665> s<664> l<77:16> el<77:21>
n<32> u<659> t<IntConst> p<660> l<77:34> el<77:36>
n<> u<660> t<Primary_literal> p<661> c<659> l<77:34> el<77:36>
n<> u<661> t<Constant_primary> p<662> c<660> l<77:34> el<77:36>
n<> u<662> t<Constant_expression> p<663> c<661> l<77:34> el<77:36>
n<> u<663> t<Constant_mintypmax_expression> p<664> c<662> l<77:34> el<77:36>
n<> u<664> t<Constant_param_expression> p<665> c<663> l<77:34> el<77:36>
n<> u<665> t<Param_assignment> p<666> c<658> l<77:16> el<77:36>
n<> u<666> t<List_of_param_assignments> p<667> c<665> l<77:16> el<77:36>
n<> u<667> t<Parameter_declaration> p<668> c<657> l<77:1> el<77:36>
n<> u<668> t<Parameter_port_declaration> p<683> c<667> s<682> l<77:1> el<77:36>
n<> u<669> t<IntegerAtomType_Int> p<670> l<78:12> el<78:15>
n<> u<670> t<Data_type> p<671> c<669> l<78:12> el<78:15>
n<> u<671> t<Data_type_or_implicit> p<681> c<670> s<680> l<78:12> el<78:15>
n<DataBitsPerMask> u<672> t<StringConst> p<679> s<678> l<78:16> el<78:31>
n<2> u<673> t<IntConst> p<674> l<78:34> el<78:35>
n<> u<674> t<Primary_literal> p<675> c<673> l<78:34> el<78:35>
n<> u<675> t<Constant_primary> p<676> c<674> l<78:34> el<78:35>
n<> u<676> t<Constant_expression> p<677> c<675> l<78:34> el<78:35>
n<> u<677> t<Constant_mintypmax_expression> p<678> c<676> l<78:34> el<78:35>
n<> u<678> t<Constant_param_expression> p<679> c<677> l<78:34> el<78:35>
n<> u<679> t<Param_assignment> p<680> c<672> l<78:16> el<78:35>
n<> u<680> t<List_of_param_assignments> p<681> c<679> l<78:16> el<78:35>
n<> u<681> t<Parameter_declaration> p<682> c<671> l<78:1> el<78:35>
n<> u<682> t<Parameter_port_declaration> p<683> c<681> l<78:1> el<78:35>
n<> u<683> t<Parameter_port_list> p<686> c<668> s<685> l<76:13> el<79:2>
n<> u<684> t<Port> p<685> l<79:4> el<79:4>
n<> u<685> t<List_of_ports> p<686> c<684> l<79:3> el<79:5>
n<> u<686> t<Module_nonansi_header> p<753> c<653> s<711> l<76:1> el<79:6>
n<> u<687> t<IntegerAtomType_Int> p<688> l<80:20> el<80:23>
n<> u<688> t<Data_type> p<689> c<687> l<80:20> el<80:23>
n<> u<689> t<Data_type_or_implicit> p<705> c<688> s<704> l<80:20> el<80:23>
n<MaskWidth> u<690> t<StringConst> p<703> s<702> l<80:24> el<80:33>
n<Width> u<691> t<StringConst> p<692> l<80:36> el<80:41>
n<> u<692> t<Primary_literal> p<693> c<691> l<80:36> el<80:41>
n<> u<693> t<Constant_primary> p<694> c<692> l<80:36> el<80:41>
n<> u<694> t<Constant_expression> p<700> c<693> s<699> l<80:36> el<80:41>
n<DataBitsPerMask> u<695> t<StringConst> p<696> l<80:44> el<80:59>
n<> u<696> t<Primary_literal> p<697> c<695> l<80:44> el<80:59>
n<> u<697> t<Constant_primary> p<698> c<696> l<80:44> el<80:59>
n<> u<698> t<Constant_expression> p<700> c<697> l<80:44> el<80:59>
n<> u<699> t<BinOp_Div> p<700> s<698> l<80:42> el<80:43>
n<> u<700> t<Constant_expression> p<701> c<694> l<80:36> el<80:59>
n<> u<701> t<Constant_mintypmax_expression> p<702> c<700> l<80:36> el<80:59>
n<> u<702> t<Constant_param_expression> p<703> c<701> l<80:36> el<80:59>
n<> u<703> t<Param_assignment> p<704> c<690> l<80:24> el<80:59>
n<> u<704> t<List_of_param_assignments> p<705> c<703> l<80:24> el<80:59>
n<> u<705> t<Local_parameter_declaration> p<706> c<689> l<80:9> el<80:59>
n<> u<706> t<Package_or_generate_item_declaration> p<707> c<705> l<80:9> el<80:60>
n<> u<707> t<Module_or_generate_item_declaration> p<708> c<706> l<80:9> el<80:60>
n<> u<708> t<Module_common_item> p<709> c<707> l<80:9> el<80:60>
n<> u<709> t<Module_or_generate_item> p<710> c<708> l<80:9> el<80:60>
n<> u<710> t<Non_port_module_item> p<711> c<709> l<80:9> el<80:60>
n<> u<711> t<Module_item> p<753> c<710> s<751> l<80:9> el<80:60>
n<i> u<712> t<StringConst> p<717> s<716> l<83:9> el<83:10>
n<0> u<713> t<IntConst> p<714> l<83:13> el<83:14>
n<> u<714> t<Primary_literal> p<715> c<713> l<83:13> el<83:14>
n<> u<715> t<Constant_primary> p<716> c<714> l<83:13> el<83:14>
n<> u<716> t<Constant_expression> p<717> c<715> l<83:13> el<83:14>
n<> u<717> t<Genvar_initialization> p<743> c<712> s<727> l<83:9> el<83:14>
n<i> u<718> t<StringConst> p<719> l<83:16> el<83:17>
n<> u<719> t<Primary_literal> p<720> c<718> l<83:16> el<83:17>
n<> u<720> t<Constant_primary> p<721> c<719> l<83:16> el<83:17>
n<> u<721> t<Constant_expression> p<727> c<720> s<726> l<83:16> el<83:17>
n<MaskWidth> u<722> t<StringConst> p<723> l<83:20> el<83:29>
n<> u<723> t<Primary_literal> p<724> c<722> l<83:20> el<83:29>
n<> u<724> t<Constant_primary> p<725> c<723> l<83:20> el<83:29>
n<> u<725> t<Constant_expression> p<727> c<724> l<83:20> el<83:29>
n<> u<726> t<BinOp_Less> p<727> s<725> l<83:18> el<83:19>
n<> u<727> t<Constant_expression> p<743> c<721> s<730> l<83:16> el<83:29>
n<i> u<728> t<StringConst> p<730> s<729> l<83:31> el<83:32>
n<> u<729> t<IncDec_PlusPlus> p<730> l<83:32> el<83:34>
n<> u<730> t<Genvar_iteration> p<743> c<728> s<742> l<83:31> el<83:34>
n<G1> u<731> t<StringConst> p<737> s<736> l<84:7> el<84:9>
n<u> u<732> t<StringConst> p<733> l<84:10> el<84:11>
n<> u<733> t<Name_of_instance> p<736> c<732> s<735> l<84:10> el<84:11>
n<> u<734> t<Ordered_port_connection> p<735> l<84:12> el<84:12>
n<> u<735> t<List_of_port_connections> p<736> c<734> l<84:12> el<84:12>
n<> u<736> t<Hierarchical_instance> p<737> c<733> l<84:10> el<84:13>
n<> u<737> t<Module_instantiation> p<738> c<731> l<84:7> el<84:14>
n<> u<738> t<Module_or_generate_item> p<739> c<737> l<84:7> el<84:14>
n<> u<739> t<Generate_item> p<740> c<738> l<84:7> el<84:14>
n<> u<740> t<Generate_block> p<742> c<739> s<741> l<84:7> el<84:14>
n<> u<741> t<End> p<742> l<85:4> el<85:7>
n<> u<742> t<Generate_block> p<743> c<740> l<83:36> el<85:7>
n<> u<743> t<Loop_generate_construct> p<744> c<717> l<83:4> el<85:7>
n<> u<744> t<Module_common_item> p<745> c<743> l<83:4> el<85:7>
n<> u<745> t<Module_or_generate_item> p<746> c<744> l<83:4> el<85:7>
n<> u<746> t<Generate_item> p<747> c<745> l<83:4> el<85:7>
n<> u<747> t<Generate_block> p<749> c<746> s<748> l<83:4> el<85:7>
n<> u<748> t<Endgenerate> p<749> l<86:1> el<86:12>
n<> u<749> t<Generate_region> p<750> c<747> l<82:1> el<86:12>
n<> u<750> t<Non_port_module_item> p<751> c<749> l<82:1> el<86:12>
n<> u<751> t<Module_item> p<753> c<750> s<752> l<82:1> el<86:12>
n<> u<752> t<Endmodule> p<753> l<88:1> el<88:10>
n<> u<753> t<Module_declaration> p<754> c<686> l<76:1> el<88:10>
n<> u<754> t<Description> p<1062> c<753> s<1061> l<76:1> el<88:10>
n<module> u<755> t<Module_keyword> p<796> s<756> l<93:1> el<93:7>
n<oh_rsync> u<756> t<StringConst> p<796> s<793> l<93:8> el<93:16>
n<> u<757> t<Data_type_or_implicit> p<767> s<766> l<94:15> el<94:15>
n<SYNCPIPE> u<758> t<StringConst> p<765> s<764> l<94:15> el<94:23>
n<2> u<759> t<IntConst> p<760> l<94:26> el<94:27>
n<> u<760> t<Primary_literal> p<761> c<759> l<94:26> el<94:27>
n<> u<761> t<Constant_primary> p<762> c<760> l<94:26> el<94:27>
n<> u<762> t<Constant_expression> p<763> c<761> l<94:26> el<94:27>
n<> u<763> t<Constant_mintypmax_expression> p<764> c<762> l<94:26> el<94:27>
n<> u<764> t<Constant_param_expression> p<765> c<763> l<94:26> el<94:27>
n<> u<765> t<Param_assignment> p<766> c<758> l<94:15> el<94:27>
n<> u<766> t<List_of_param_assignments> p<767> c<765> l<94:15> el<94:27>
n<> u<767> t<Parameter_declaration> p<768> c<757> l<94:5> el<94:27>
n<> u<768> t<Parameter_port_declaration> p<793> c<767> s<780> l<94:5> el<94:27>
n<> u<769> t<Data_type_or_implicit> p<779> s<778> l<95:15> el<95:15>
n<SYN> u<770> t<StringConst> p<777> s<776> l<95:15> el<95:18>
n<"TRUE"> u<771> t<StringLiteral> p<772> l<95:26> el<95:32>
n<> u<772> t<Primary_literal> p<773> c<771> l<95:26> el<95:32>
n<> u<773> t<Constant_primary> p<774> c<772> l<95:26> el<95:32>
n<> u<774> t<Constant_expression> p<775> c<773> l<95:26> el<95:32>
n<> u<775> t<Constant_mintypmax_expression> p<776> c<774> l<95:26> el<95:32>
n<> u<776> t<Constant_param_expression> p<777> c<775> l<95:26> el<95:32>
n<> u<777> t<Param_assignment> p<778> c<770> l<95:15> el<95:32>
n<> u<778> t<List_of_param_assignments> p<779> c<777> l<95:15> el<95:32>
n<> u<779> t<Parameter_declaration> p<780> c<769> l<95:5> el<95:32>
n<> u<780> t<Parameter_port_declaration> p<793> c<779> s<792> l<95:5> el<95:32>
n<> u<781> t<Data_type_or_implicit> p<791> s<790> l<96:15> el<96:15>
n<TYPE> u<782> t<StringConst> p<789> s<788> l<96:15> el<96:19>
n<"DEFAULT"> u<783> t<StringLiteral> p<784> l<96:26> el<96:35>
n<> u<784> t<Primary_literal> p<785> c<783> l<96:26> el<96:35>
n<> u<785> t<Constant_primary> p<786> c<784> l<96:26> el<96:35>
n<> u<786> t<Constant_expression> p<787> c<785> l<96:26> el<96:35>
n<> u<787> t<Constant_mintypmax_expression> p<788> c<786> l<96:26> el<96:35>
n<> u<788> t<Constant_param_expression> p<789> c<787> l<96:26> el<96:35>
n<> u<789> t<Param_assignment> p<790> c<782> l<96:15> el<96:35>
n<> u<790> t<List_of_param_assignments> p<791> c<789> l<96:15> el<96:35>
n<> u<791> t<Parameter_declaration> p<792> c<781> l<96:5> el<96:35>
n<> u<792> t<Parameter_port_declaration> p<793> c<791> l<96:5> el<96:35>
n<> u<793> t<Parameter_port_list> p<796> c<768> s<795> l<94:3> el<97:6>
n<> u<794> t<Port> p<795> l<100:5> el<98:13>
n<> u<795> t<List_of_ports> p<796> c<794> l<98:4> el<100:6>
n<> u<796> t<Module_nonansi_header> p<1060> c<755> s<1058> l<93:1> el<100:7>
n<SYN> u<797> t<StringConst> p<798> l<103:10> el<103:13>
n<> u<798> t<Primary_literal> p<799> c<797> l<103:10> el<103:13>
n<> u<799> t<Constant_primary> p<800> c<798> l<103:10> el<103:13>
n<> u<800> t<Constant_expression> p<806> c<799> s<805> l<103:10> el<103:13>
n<"TRUE"> u<801> t<StringLiteral> p<802> l<103:17> el<103:23>
n<> u<802> t<Primary_literal> p<803> c<801> l<103:17> el<103:23>
n<> u<803> t<Constant_primary> p<804> c<802> l<103:17> el<103:23>
n<> u<804> t<Constant_expression> p<806> c<803> l<103:17> el<103:23>
n<> u<805> t<BinOp_Equiv> p<806> s<804> l<103:14> el<103:16>
n<> u<806> t<Constant_expression> p<1049> c<800> s<985> l<103:10> el<103:23>
n<> u<807> t<IntVec_TypeReg> p<824> s<823> l<105:5> el<105:8>
n<SYNCPIPE> u<808> t<StringConst> p<809> l<105:10> el<105:18>
n<> u<809> t<Primary_literal> p<810> c<808> l<105:10> el<105:18>
n<> u<810> t<Constant_primary> p<811> c<809> l<105:10> el<105:18>
n<> u<811> t<Constant_expression> p<817> c<810> s<816> l<105:10> el<105:18>
n<1> u<812> t<IntConst> p<813> l<105:19> el<105:20>
n<> u<813> t<Primary_literal> p<814> c<812> l<105:19> el<105:20>
n<> u<814> t<Constant_primary> p<815> c<813> l<105:19> el<105:20>
n<> u<815> t<Constant_expression> p<817> c<814> l<105:19> el<105:20>
n<> u<816> t<BinOp_Minus> p<817> s<815> l<105:18> el<105:19>
n<> u<817> t<Constant_expression> p<822> c<811> s<821> l<105:10> el<105:20>
n<0> u<818> t<IntConst> p<819> l<105:21> el<105:22>
n<> u<819> t<Primary_literal> p<820> c<818> l<105:21> el<105:22>
n<> u<820> t<Constant_primary> p<821> c<819> l<105:21> el<105:22>
n<> u<821> t<Constant_expression> p<822> c<820> l<105:21> el<105:22>
n<> u<822> t<Constant_range> p<823> c<817> l<105:10> el<105:22>
n<> u<823> t<Packed_dimension> p<824> c<822> l<105:9> el<105:23>
n<> u<824> t<Data_type> p<828> c<807> s<827> l<105:5> el<105:23>
n<sync_pipe> u<825> t<StringConst> p<826> l<105:24> el<105:33>
n<> u<826> t<Variable_decl_assignment> p<827> c<825> l<105:24> el<105:33>
n<> u<827> t<List_of_variable_decl_assignments> p<828> c<826> l<105:24> el<105:33>
n<> u<828> t<Variable_declaration> p<829> c<824> l<105:5> el<105:34>
n<> u<829> t<Data_declaration> p<830> c<828> l<105:5> el<105:34>
n<> u<830> t<Package_or_generate_item_declaration> p<831> c<829> l<105:5> el<105:34>
n<> u<831> t<Module_or_generate_item_declaration> p<832> c<830> l<105:5> el<105:34>
n<> u<832> t<Module_common_item> p<833> c<831> l<105:5> el<105:34>
n<> u<833> t<Module_or_generate_item> p<834> c<832> l<105:5> el<105:34>
n<> u<834> t<Generate_item> p<835> c<833> l<105:5> el<105:34>
n<> u<835> t<Generate_block> p<985> c<834> s<955> l<105:5> el<105:34>
n<> u<836> t<AlwaysKeywd_Always> p<951> s<950> l<106:5> el<106:11>
n<> u<837> t<Edge_Posedge> p<842> s<841> l<106:15> el<106:22>
n<clk> u<838> t<StringConst> p<839> l<106:23> el<106:26>
n<> u<839> t<Primary_literal> p<840> c<838> l<106:23> el<106:26>
n<> u<840> t<Primary> p<841> c<839> l<106:23> el<106:26>
n<> u<841> t<Expression> p<842> c<840> l<106:23> el<106:26>
n<> u<842> t<Event_expression> p<850> c<837> s<843> l<106:15> el<106:26>
n<> u<843> t<Or_operator> p<850> s<849> l<106:27> el<106:29>
n<> u<844> t<Edge_Negedge> p<849> s<848> l<106:30> el<106:37>
n<nrst_in> u<845> t<StringConst> p<846> l<106:38> el<106:45>
n<> u<846> t<Primary_literal> p<847> c<845> l<106:38> el<106:45>
n<> u<847> t<Primary> p<848> c<846> l<106:38> el<106:45>
n<> u<848> t<Expression> p<849> c<847> l<106:38> el<106:45>
n<> u<849> t<Event_expression> p<850> c<844> l<106:30> el<106:45>
n<> u<850> t<Event_expression> p<851> c<842> l<106:15> el<106:45>
n<> u<851> t<Event_control> p<852> c<850> l<106:12> el<106:46>
n<> u<852> t<Procedural_timing_control> p<948> c<851> s<947> l<106:12> el<106:46>
n<nrst_in> u<853> t<StringConst> p<854> l<107:11> el<107:18>
n<> u<854> t<Primary_literal> p<855> c<853> l<107:11> el<107:18>
n<> u<855> t<Primary> p<856> c<854> l<107:11> el<107:18>
n<> u<856> t<Expression> p<858> c<855> l<107:11> el<107:18>
n<> u<857> t<Unary_Not> p<858> s<856> l<107:10> el<107:11>
n<> u<858> t<Expression> p<859> c<857> l<107:10> el<107:18>
n<> u<859> t<Expression_or_cond_pattern> p<860> c<858> l<107:10> el<107:18>
n<> u<860> t<Cond_predicate> p<944> c<859> s<889> l<107:10> el<107:18>
n<sync_pipe> u<861> t<StringConst> p<862> l<108:9> el<108:18>
n<> u<862> t<Ps_or_hierarchical_identifier> p<881> c<861> s<880> l<108:9> el<108:18>
n<> u<863> t<Bit_select> p<880> s<879> l<108:18> el<108:18>
n<SYNCPIPE> u<864> t<StringConst> p<865> l<108:19> el<108:27>
n<> u<865> t<Primary_literal> p<866> c<864> l<108:19> el<108:27>
n<> u<866> t<Constant_primary> p<867> c<865> l<108:19> el<108:27>
n<> u<867> t<Constant_expression> p<873> c<866> s<872> l<108:19> el<108:27>
n<1> u<868> t<IntConst> p<869> l<108:28> el<108:29>
n<> u<869> t<Primary_literal> p<870> c<868> l<108:28> el<108:29>
n<> u<870> t<Constant_primary> p<871> c<869> l<108:28> el<108:29>
n<> u<871> t<Constant_expression> p<873> c<870> l<108:28> el<108:29>
n<> u<872> t<BinOp_Minus> p<873> s<871> l<108:27> el<108:28>
n<> u<873> t<Constant_expression> p<878> c<867> s<877> l<108:19> el<108:29>
n<0> u<874> t<IntConst> p<875> l<108:30> el<108:31>
n<> u<875> t<Primary_literal> p<876> c<874> l<108:30> el<108:31>
n<> u<876> t<Constant_primary> p<877> c<875> l<108:30> el<108:31>
n<> u<877> t<Constant_expression> p<878> c<876> l<108:30> el<108:31>
n<> u<878> t<Constant_range> p<879> c<873> l<108:19> el<108:31>
n<> u<879> t<Part_select_range> p<880> c<878> l<108:19> el<108:31>
n<> u<880> t<Select> p<881> c<863> l<108:18> el<108:32>
n<> u<881> t<Variable_lvalue> p<886> c<862> s<885> l<108:9> el<108:32>
n<> u<882> t<Number_Tickb0> p<883> l<108:36> el<108:39>
n<> u<883> t<Primary_literal> p<884> c<882> l<108:36> el<108:39>
n<> u<884> t<Primary> p<885> c<883> l<108:36> el<108:39>
n<> u<885> t<Expression> p<886> c<884> l<108:36> el<108:39>
n<> u<886> t<Nonblocking_assignment> p<887> c<881> l<108:9> el<108:39>
n<> u<887> t<Statement_item> p<888> c<886> l<108:9> el<108:40>
n<> u<888> t<Statement> p<889> c<887> l<108:9> el<108:40>
n<> u<889> t<Statement_or_null> p<944> c<888> s<943> l<108:9> el<108:40>
n<sync_pipe> u<890> t<StringConst> p<891> l<110:9> el<110:18>
n<> u<891> t<Ps_or_hierarchical_identifier> p<910> c<890> s<909> l<110:9> el<110:18>
n<> u<892> t<Bit_select> p<909> s<908> l<110:18> el<110:18>
n<SYNCPIPE> u<893> t<StringConst> p<894> l<110:19> el<110:27>
n<> u<894> t<Primary_literal> p<895> c<893> l<110:19> el<110:27>
n<> u<895> t<Constant_primary> p<896> c<894> l<110:19> el<110:27>
n<> u<896> t<Constant_expression> p<902> c<895> s<901> l<110:19> el<110:27>
n<1> u<897> t<IntConst> p<898> l<110:28> el<110:29>
n<> u<898> t<Primary_literal> p<899> c<897> l<110:28> el<110:29>
n<> u<899> t<Constant_primary> p<900> c<898> l<110:28> el<110:29>
n<> u<900> t<Constant_expression> p<902> c<899> l<110:28> el<110:29>
n<> u<901> t<BinOp_Minus> p<902> s<900> l<110:27> el<110:28>
n<> u<902> t<Constant_expression> p<907> c<896> s<906> l<110:19> el<110:29>
n<0> u<903> t<IntConst> p<904> l<110:30> el<110:31>
n<> u<904> t<Primary_literal> p<905> c<903> l<110:30> el<110:31>
n<> u<905> t<Constant_primary> p<906> c<904> l<110:30> el<110:31>
n<> u<906> t<Constant_expression> p<907> c<905> l<110:30> el<110:31>
n<> u<907> t<Constant_range> p<908> c<902> l<110:19> el<110:31>
n<> u<908> t<Part_select_range> p<909> c<907> l<110:19> el<110:31>
n<> u<909> t<Select> p<910> c<892> l<110:18> el<110:32>
n<> u<910> t<Variable_lvalue> p<940> c<891> s<939> l<110:9> el<110:32>
n<sync_pipe> u<911> t<StringConst> p<930> s<929> l<110:37> el<110:46>
n<> u<912> t<Bit_select> p<929> s<928> l<110:46> el<110:46>
n<SYNCPIPE> u<913> t<StringConst> p<914> l<110:47> el<110:55>
n<> u<914> t<Primary_literal> p<915> c<913> l<110:47> el<110:55>
n<> u<915> t<Constant_primary> p<916> c<914> l<110:47> el<110:55>
n<> u<916> t<Constant_expression> p<922> c<915> s<921> l<110:47> el<110:55>
n<2> u<917> t<IntConst> p<918> l<110:56> el<110:57>
n<> u<918> t<Primary_literal> p<919> c<917> l<110:56> el<110:57>
n<> u<919> t<Constant_primary> p<920> c<918> l<110:56> el<110:57>
n<> u<920> t<Constant_expression> p<922> c<919> l<110:56> el<110:57>
n<> u<921> t<BinOp_Minus> p<922> s<920> l<110:55> el<110:56>
n<> u<922> t<Constant_expression> p<927> c<916> s<926> l<110:47> el<110:57>
n<0> u<923> t<IntConst> p<924> l<110:58> el<110:59>
n<> u<924> t<Primary_literal> p<925> c<923> l<110:58> el<110:59>
n<> u<925> t<Constant_primary> p<926> c<924> l<110:58> el<110:59>
n<> u<926> t<Constant_expression> p<927> c<925> l<110:58> el<110:59>
n<> u<927> t<Constant_range> p<928> c<922> l<110:47> el<110:59>
n<> u<928> t<Part_select_range> p<929> c<927> l<110:47> el<110:59>
n<> u<929> t<Select> p<930> c<912> l<110:46> el<110:60>
n<> u<930> t<Complex_func_call> p<931> c<911> l<110:37> el<110:60>
n<> u<931> t<Primary> p<932> c<930> l<110:37> el<110:60>
n<> u<932> t<Expression> p<937> c<931> s<936> l<110:37> el<110:60>
n<> u<933> t<Number_1Tickb1> p<934> l<110:61> el<110:65>
n<> u<934> t<Primary_literal> p<935> c<933> l<110:61> el<110:65>
n<> u<935> t<Primary> p<936> c<934> l<110:61> el<110:65>
n<> u<936> t<Expression> p<937> c<935> l<110:61> el<110:65>
n<> u<937> t<Concatenation> p<938> c<932> l<110:36> el<110:66>
n<> u<938> t<Primary> p<939> c<937> l<110:36> el<110:66>
n<> u<939> t<Expression> p<940> c<938> l<110:36> el<110:66>
n<> u<940> t<Nonblocking_assignment> p<941> c<910> l<110:9> el<110:66>
n<> u<941> t<Statement_item> p<942> c<940> l<110:9> el<110:67>
n<> u<942> t<Statement> p<943> c<941> l<110:9> el<110:67>
n<> u<943> t<Statement_or_null> p<944> c<942> l<110:9> el<110:67>
n<> u<944> t<Conditional_statement> p<945> c<860> l<107:7> el<110:67>
n<> u<945> t<Statement_item> p<946> c<944> l<107:7> el<110:67>
n<> u<946> t<Statement> p<947> c<945> l<107:7> el<110:67>
n<> u<947> t<Statement_or_null> p<948> c<946> l<107:7> el<110:67>
n<> u<948> t<Procedural_timing_control_statement> p<949> c<852> l<106:12> el<110:67>
n<> u<949> t<Statement_item> p<950> c<948> l<106:12> el<110:67>
n<> u<950> t<Statement> p<951> c<949> l<106:12> el<110:67>
n<> u<951> t<Always_construct> p<952> c<836> l<106:5> el<110:67>
n<> u<952> t<Module_common_item> p<953> c<951> l<106:5> el<110:67>
n<> u<953> t<Module_or_generate_item> p<954> c<952> l<106:5> el<110:67>
n<> u<954> t<Generate_item> p<955> c<953> l<106:5> el<110:67>
n<> u<955> t<Generate_block> p<985> c<954> s<983> l<106:5> el<110:67>
n<nrst_out> u<956> t<StringConst> p<957> l<111:12> el<111:20>
n<> u<957> t<Ps_or_hierarchical_identifier> p<960> c<956> s<959> l<111:12> el<111:20>
n<> u<958> t<Constant_bit_select> p<959> l<111:21> el<111:21>
n<> u<959> t<Constant_select> p<960> c<958> l<111:21> el<111:21>
n<> u<960> t<Net_lvalue> p<977> c<957> s<976> l<111:12> el<111:20>
n<sync_pipe> u<961> t<StringConst> p<974> s<973> l<111:23> el<111:32>
n<SYNCPIPE> u<962> t<StringConst> p<963> l<111:33> el<111:41>
n<> u<963> t<Primary_literal> p<964> c<962> l<111:33> el<111:41>
n<> u<964> t<Primary> p<965> c<963> l<111:33> el<111:41>
n<> u<965> t<Expression> p<971> c<964> s<970> l<111:33> el<111:41>
n<1> u<966> t<IntConst> p<967> l<111:42> el<111:43>
n<> u<967> t<Primary_literal> p<968> c<966> l<111:42> el<111:43>
n<> u<968> t<Primary> p<969> c<967> l<111:42> el<111:43>
n<> u<969> t<Expression> p<971> c<968> l<111:42> el<111:43>
n<> u<970> t<BinOp_Minus> p<971> s<969> l<111:41> el<111:42>
n<> u<971> t<Expression> p<972> c<965> l<111:33> el<111:43>
n<> u<972> t<Bit_select> p<973> c<971> l<111:32> el<111:44>
n<> u<973> t<Select> p<974> c<972> l<111:32> el<111:44>
n<> u<974> t<Complex_func_call> p<975> c<961> l<111:23> el<111:44>
n<> u<975> t<Primary> p<976> c<974> l<111:23> el<111:44>
n<> u<976> t<Expression> p<977> c<975> l<111:23> el<111:44>
n<> u<977> t<Net_assignment> p<978> c<960> l<111:12> el<111:44>
n<> u<978> t<List_of_net_assignments> p<979> c<977> l<111:12> el<111:44>
n<> u<979> t<Continuous_assign> p<980> c<978> l<111:5> el<111:45>
n<> u<980> t<Module_common_item> p<981> c<979> l<111:5> el<111:45>
n<> u<981> t<Module_or_generate_item> p<982> c<980> l<111:5> el<111:45>
n<> u<982> t<Generate_item> p<983> c<981> l<111:5> el<111:45>
n<> u<983> t<Generate_block> p<985> c<982> s<984> l<111:5> el<111:45>
n<> u<984> t<End> p<985> l<112:2> el<112:5>
n<> u<985> t<Generate_block> p<1049> c<835> s<1048> l<104:2> el<112:5>
n<asic_rsync> u<986> t<StringConst> p<1041> s<1012> l<115:5> el<115:15>
n<TYPE> u<987> t<StringConst> p<994> s<993> l<115:19> el<115:23>
n<TYPE> u<988> t<StringConst> p<989> l<115:24> el<115:28>
n<> u<989> t<Primary_literal> p<990> c<988> l<115:24> el<115:28>
n<> u<990> t<Primary> p<991> c<989> l<115:24> el<115:28>
n<> u<991> t<Expression> p<992> c<990> l<115:24> el<115:28>
n<> u<992> t<Mintypmax_expression> p<993> c<991> l<115:24> el<115:28>
n<> u<993> t<Param_expression> p<994> c<992> l<115:24> el<115:28>
n<> u<994> t<Named_parameter_assignment> p<1011> c<987> s<1002> l<115:18> el<115:29>
n<SYN> u<995> t<StringConst> p<1002> s<1001> l<116:5> el<116:8>
n<SYN> u<996> t<StringConst> p<997> l<116:9> el<116:12>
n<> u<997> t<Primary_literal> p<998> c<996> l<116:9> el<116:12>
n<> u<998> t<Primary> p<999> c<997> l<116:9> el<116:12>
n<> u<999> t<Expression> p<1000> c<998> l<116:9> el<116:12>
n<> u<1000> t<Mintypmax_expression> p<1001> c<999> l<116:9> el<116:12>
n<> u<1001> t<Param_expression> p<1002> c<1000> l<116:9> el<116:12>
n<> u<1002> t<Named_parameter_assignment> p<1011> c<995> s<1010> l<116:4> el<116:13>
n<SYNCPIPE> u<1003> t<StringConst> p<1010> s<1009> l<117:5> el<117:13>
n<SYNCPIPE> u<1004> t<StringConst> p<1005> l<117:14> el<117:22>
n<> u<1005> t<Primary_literal> p<1006> c<1004> l<117:14> el<117:22>
n<> u<1006> t<Primary> p<1007> c<1005> l<117:14> el<117:22>
n<> u<1007> t<Expression> p<1008> c<1006> l<117:14> el<117:22>
n<> u<1008> t<Mintypmax_expression> p<1009> c<1007> l<117:14> el<117:22>
n<> u<1009> t<Param_expression> p<1010> c<1008> l<117:14> el<117:22>
n<> u<1010> t<Named_parameter_assignment> p<1011> c<1003> l<117:4> el<117:23>
n<> u<1011> t<List_of_parameter_assignments> p<1012> c<994> l<115:18> el<117:23>
n<> u<1012> t<Parameter_value_assignment> p<1041> c<1011> s<1040> l<115:16> el<117:24>
n<asic_rsync> u<1013> t<StringConst> p<1014> l<118:5> el<118:15>
n<> u<1014> t<Name_of_instance> p<1040> c<1013> s<1039> l<118:5> el<118:15>
n<clk> u<1015> t<StringConst> p<1022> s<1020> l<118:18> el<118:21>
n<clk> u<1016> t<StringConst> p<1017> l<118:22> el<118:25>
n<> u<1017> t<Primary_literal> p<1018> c<1016> l<118:22> el<118:25>
n<> u<1018> t<Primary> p<1019> c<1017> l<118:22> el<118:25>
n<> u<1019> t<Expression> p<1022> c<1018> s<1021> l<118:22> el<118:25>
n<> u<1020> t<OpenParens> p<1022> s<1019> l<118:21> el<118:22>
n<> u<1021> t<CloseParens> p<1022> l<118:25> el<118:26>
n<> u<1022> t<Named_port_connection> p<1039> c<1015> s<1030> l<118:17> el<118:26>
n<nrst_in> u<1023> t<StringConst> p<1030> s<1028> l<119:11> el<119:18>
n<nrst_in> u<1024> t<StringConst> p<1025> l<119:19> el<119:26>
n<> u<1025> t<Primary_literal> p<1026> c<1024> l<119:19> el<119:26>
n<> u<1026> t<Primary> p<1027> c<1025> l<119:19> el<119:26>
n<> u<1027> t<Expression> p<1030> c<1026> s<1029> l<119:19> el<119:26>
n<> u<1028> t<OpenParens> p<1030> s<1027> l<119:18> el<119:19>
n<> u<1029> t<CloseParens> p<1030> l<119:26> el<119:27>
n<> u<1030> t<Named_port_connection> p<1039> c<1023> s<1038> l<119:10> el<119:27>
n<nrst_out> u<1031> t<StringConst> p<1038> s<1036> l<120:11> el<120:19>
n<nrst_out> u<1032> t<StringConst> p<1033> l<120:20> el<120:28>
n<> u<1033> t<Primary_literal> p<1034> c<1032> l<120:20> el<120:28>
n<> u<1034> t<Primary> p<1035> c<1033> l<120:20> el<120:28>
n<> u<1035> t<Expression> p<1038> c<1034> s<1037> l<120:20> el<120:28>
n<> u<1036> t<OpenParens> p<1038> s<1035> l<120:19> el<120:20>
n<> u<1037> t<CloseParens> p<1038> l<120:28> el<120:29>
n<> u<1038> t<Named_port_connection> p<1039> c<1031> l<120:10> el<120:29>
n<> u<1039> t<List_of_port_connections> p<1040> c<1022> l<118:17> el<120:29>
n<> u<1040> t<Hierarchical_instance> p<1041> c<1014> l<118:5> el<120:30>
n<> u<1041> t<Module_instantiation> p<1042> c<986> l<115:5> el<120:31>
n<> u<1042> t<Module_or_generate_item> p<1043> c<1041> l<115:5> el<120:31>
n<> u<1043> t<Generate_item> p<1044> c<1042> l<115:5> el<120:31>
n<> u<1044> t<Generate_block> p<1046> c<1043> s<1045> l<115:5> el<120:31>
n<> u<1045> t<End> p<1046> l<121:2> el<121:5>
n<> u<1046> t<Generate_block> p<1049> c<1044> l<114:2> el<121:5>
n<> u<1047> t<IF> p<1049> s<806> l<103:7> el<103:9>
n<> u<1048> t<Else> p<1049> s<1046> l<113:7> el<113:11>
n<> u<1049> t<If_generate_construct> p<1050> c<1047> l<103:7> el<121:5>
n<> u<1050> t<Conditional_generate_construct> p<1051> c<1049> l<103:7> el<121:5>
n<> u<1051> t<Module_common_item> p<1052> c<1050> l<103:7> el<121:5>
n<> u<1052> t<Module_or_generate_item> p<1053> c<1051> l<103:7> el<121:5>
n<> u<1053> t<Generate_item> p<1054> c<1052> l<103:7> el<121:5>
n<> u<1054> t<Generate_block> p<1056> c<1053> s<1055> l<103:7> el<121:5>
n<> u<1055> t<Endgenerate> p<1056> l<122:4> el<122:15>
n<> u<1056> t<Generate_region> p<1057> c<1054> l<102:4> el<122:15>
n<> u<1057> t<Non_port_module_item> p<1058> c<1056> l<102:4> el<122:15>
n<> u<1058> t<Module_item> p<1060> c<1057> s<1059> l<102:4> el<122:15>
n<> u<1059> t<Endmodule> p<1060> l<123:1> el<123:10>
n<> u<1060> t<Module_declaration> p<1061> c<796> l<93:1> el<123:10>
n<> u<1061> t<Description> p<1062> c<1060> l<93:1> el<123:10>
n<> u<1062> t<Source_text> p<1063> c<199> l<1:1> el<123:10>
n<> u<1063> t<Top_level_rule> c<1> l<1:1> el<125:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:1:1: No timescale set for "oh_delay".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:24:1: No timescale set for "shift".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:46:1: No timescale set for "gen_test9".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:69:1: No timescale set for "dut".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:76:1: No timescale set for "test".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:93:1: No timescale set for "oh_rsync".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:69:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:46:1: Compile module "work@gen_test9".

[INF:CP0303] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:1:1: Compile module "work@oh_delay".

[INF:CP0303] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:93:1: Compile module "work@oh_rsync".

[INF:CP0303] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:24:1: Compile module "work@shift".

[INF:CP0303] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:76:1: Compile module "work@test".

[NTE:CP0309] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:24:18: Implicit port type (wire) for "z".

[INF:EL0526] Design Elaboration...

[INF:CP0303] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:1:1: Compile module "work@oh_delay".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:14:5: Compile generate block "work@oh_delay.gen_pipe[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:14:5: Compile generate block "work@oh_delay.gen_pipe[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:14:5: Compile generate block "work@oh_delay.gen_pipe[3]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:34:10: Compile generate block "work@shift.SGNED".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:48:9: Compile generate block "work@gen_test9.A".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:51:25: Compile generate block "work@gen_test9.A.B".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:56:25: Compile generate block "work@gen_test9.A.C".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:83:4: Compile generate block "work@dut.t.genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:83:4: Compile generate block "work@dut.t.genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:83:4: Compile generate block "work@dut.t.genblk1[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:83:4: Compile generate block "work@dut.t.genblk1[3]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:103:7: Compile generate block "work@oh_rsync.genblk1".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:1:1: Top level module "work@oh_delay".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:24:1: Top level module "work@shift".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:46:1: Top level module "work@gen_test9".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:69:1: Top level module "work@dut".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:93:1: Top level module "work@oh_rsync".

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:84:7: Cannot find a module definition for "work@dut.t.genblk1[0]::G1".

[WRN:EL0500] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:84:7: Cannot find a module definition for "work@dut.t.genblk1[1]::G1".

[WRN:EL0500] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:84:7: Cannot find a module definition for "work@dut.t.genblk1[2]::G1".

[WRN:EL0500] ${SURELOG_DIR}/tests/GenerateRegion/dut.sv:84:7: Cannot find a module definition for "work@dut.t.genblk1[3]::G1".

[NTE:EL0508] Nb Top level modules: 5.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 10.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 4.

[WRN:EL0513] Nb undefined instances: 4.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 5
assignment                                             6
bit_select                                             9
constant                                             173
cont_assign                                            9
design                                                 1
event_control                                          5
func_call                                              1
gen_scope                                             24
gen_scope_array                                       24
hier_path                                              2
if_else                                                1
int_typespec                                          36
logic_net                                             16
logic_typespec                                        17
module_inst                                           31
operation                                             46
param_assign                                          26
parameter                                             33
part_select                                            4
port                                                   6
range                                                 25
ref_module                                             5
ref_obj                                               36
string_typespec                                        4
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                10
assignment                                            12
bit_select                                            18
constant                                             175
cont_assign                                           15
design                                                 1
event_control                                         10
func_call                                              2
gen_scope                                             36
gen_scope_array                                       36
hier_path                                              4
if_else                                                2
int_typespec                                          36
logic_net                                             16
logic_typespec                                        17
module_inst                                           35
operation                                             66
param_assign                                          26
parameter                                             33
part_select                                            8
port                                                   9
range                                                 25
ref_module                                             5
ref_obj                                               63
string_typespec                                        4
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenerateRegion/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenerateRegion/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenerateRegion/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@oh_delay)
|vpiElaborated:1
|vpiName:work@oh_delay
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:69:1, endln:74:10
  |vpiParent:
  \_design: (work@oh_delay)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiRefModule:
  \_ref_module: work@test (t), line:73:11, endln:73:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:69:1, endln:74:10
    |vpiName:t
    |vpiDefName:work@test
    |vpiActual:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:76:1, endln:88:10
|uhdmallModules:
\_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:46:1, endln:64:10
  |vpiParent:
  \_design: (work@oh_delay)
  |vpiFullName:work@gen_test9
  |vpiDefName:work@gen_test9
  |vpiNet:
  \_logic_net: (work@gen_test9.w), line:47:20, endln:47:21
    |vpiParent:
    \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:46:1, endln:64:10
    |vpiName:w
    |vpiFullName:work@gen_test9.w
    |vpiNetType:1
|uhdmallModules:
\_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
  |vpiParent:
  \_design: (work@oh_delay)
  |vpiFullName:work@oh_delay
  |vpiParameter:
  \_parameter: (work@oh_delay.N), line:2:13, endln:2:14
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:N
    |vpiFullName:work@oh_delay.N
  |vpiParameter:
  \_parameter: (work@oh_delay.MAXDELAY), line:3:13, endln:3:21
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:MAXDELAY
    |vpiFullName:work@oh_delay.MAXDELAY
  |vpiParameter:
  \_parameter: (work@oh_delay.M), line:4:13, endln:4:14
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiName:M
    |vpiFullName:work@oh_delay.M
  |vpiParamAssign:
  \_param_assign: , line:2:13, endln:2:25
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiRhs:
    \_constant: , line:2:24, endln:2:25
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@oh_delay.N), line:2:13, endln:2:14
  |vpiParamAssign:
  \_param_assign: , line:3:13, endln:3:25
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiRhs:
    \_constant: , line:3:24, endln:3:25
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@oh_delay.MAXDELAY), line:3:13, endln:3:21
  |vpiParamAssign:
  \_param_assign: , line:4:13, endln:4:40
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiRhs:
    \_sys_func_call: ($clog2), line:4:24, endln:4:40
      |vpiArgument:
      \_ref_obj: (MAXDELAY), line:4:31, endln:4:39
        |vpiParent:
        \_sys_func_call: ($clog2), line:4:24, endln:4:40
        |vpiName:MAXDELAY
      |vpiName:$clog2
    |vpiLhs:
    \_parameter: (work@oh_delay.M), line:4:13, endln:4:14
  |vpiDefName:work@oh_delay
  |vpiProcess:
  \_always: , line:12:5, endln:13:31
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiStmt:
    \_event_control: , line:12:12, endln:12:27
      |vpiParent:
      \_always: , line:12:5, endln:13:31
      |vpiCondition:
      \_operation: , line:12:15, endln:12:26
        |vpiParent:
        \_event_control: , line:12:12, endln:12:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@oh_delay.clk), line:12:23, endln:12:26
          |vpiParent:
          \_operation: , line:12:15, endln:12:26
          |vpiName:clk
          |vpiFullName:work@oh_delay.clk
          |vpiActual:
          \_logic_net: (clk)
      |vpiStmt:
      \_assignment: , line:13:7, endln:13:30
        |vpiParent:
        \_event_control: , line:12:12, endln:12:27
        |vpiOpType:82
        |vpiRhs:
        \_part_select: in (work@oh_delay.in), line:13:21, endln:13:30
          |vpiParent:
          \_assignment: , line:13:7, endln:13:30
          |vpiName:in
          |vpiFullName:work@oh_delay.in
          |vpiDefName:in
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:13:24, endln:13:27
            |vpiParent:
            \_part_select: in (work@oh_delay.in), line:13:21, endln:13:30
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@oh_delay.in.N), line:13:24, endln:13:25
              |vpiParent:
              \_operation: , line:13:24, endln:13:27
              |vpiName:N
              |vpiFullName:work@oh_delay.in.N
            |vpiOperand:
            \_constant: , line:13:26, endln:13:27
              |vpiParent:
              \_operation: , line:13:24, endln:13:27
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:13:28, endln:13:29
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@oh_delay.sync_pipe), line:13:7, endln:13:19
          |vpiParent:
          \_assignment: , line:13:7, endln:13:30
          |vpiName:sync_pipe
          |vpiFullName:work@oh_delay.sync_pipe
          |vpiIndex:
          \_constant: , line:13:17, endln:13:18
            |vpiParent:
            \_bit_select: (work@oh_delay.sync_pipe), line:13:7, endln:13:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
  |vpiParent:
  \_design: (work@oh_delay)
  |vpiFullName:work@oh_rsync
  |vpiParameter:
  \_parameter: (work@oh_rsync.SYNCPIPE), line:94:15, endln:94:23
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:SYNCPIPE
    |vpiFullName:work@oh_rsync.SYNCPIPE
  |vpiParameter:
  \_parameter: (work@oh_rsync.SYN), line:95:15, endln:95:18
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |STRING:TRUE
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:SYN
    |vpiFullName:work@oh_rsync.SYN
  |vpiParameter:
  \_parameter: (work@oh_rsync.TYPE), line:96:15, endln:96:19
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |STRING:DEFAULT
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:TYPE
    |vpiFullName:work@oh_rsync.TYPE
  |vpiParamAssign:
  \_param_assign: , line:94:15, endln:94:27
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |vpiRhs:
    \_constant: , line:94:26, endln:94:27
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@oh_rsync.SYNCPIPE), line:94:15, endln:94:23
  |vpiParamAssign:
  \_param_assign: , line:95:15, endln:95:32
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |vpiRhs:
    \_constant: , line:95:26, endln:95:32
      |vpiDecompile:"TRUE"
      |vpiSize:32
      |STRING:TRUE
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@oh_rsync.SYN), line:95:15, endln:95:18
  |vpiParamAssign:
  \_param_assign: , line:96:15, endln:96:35
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |vpiRhs:
    \_constant: , line:96:26, endln:96:35
      |vpiDecompile:"DEFAULT"
      |vpiSize:56
      |STRING:DEFAULT
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@oh_rsync.TYPE), line:96:15, endln:96:19
  |vpiDefName:work@oh_rsync
|uhdmallModules:
\_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
  |vpiParent:
  \_design: (work@oh_delay)
  |vpiFullName:work@shift
  |vpiParameter:
  \_parameter: (work@shift.width_a), line:25:14, endln:25:21
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:width_a
    |vpiFullName:work@shift.width_a
  |vpiParameter:
  \_parameter: (work@shift.signd_a), line:26:14, endln:26:21
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:signd_a
    |vpiFullName:work@shift.signd_a
  |vpiParameter:
  \_parameter: (work@shift.width_s), line:27:14, endln:27:21
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:width_s
    |vpiFullName:work@shift.width_s
  |vpiParameter:
  \_parameter: (work@shift.width_z), line:28:14, endln:28:21
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |UINT:8
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:width_z
    |vpiFullName:work@shift.width_z
  |vpiParamAssign:
  \_param_assign: , line:25:14, endln:25:25
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiRhs:
    \_constant: , line:25:24, endln:25:25
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.width_a), line:25:14, endln:25:21
  |vpiParamAssign:
  \_param_assign: , line:26:14, endln:26:25
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiRhs:
    \_constant: , line:26:24, endln:26:25
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.signd_a), line:26:14, endln:26:21
  |vpiParamAssign:
  \_param_assign: , line:27:14, endln:27:25
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiRhs:
    \_constant: , line:27:24, endln:27:25
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.width_s), line:27:14, endln:27:21
  |vpiParamAssign:
  \_param_assign: , line:28:14, endln:28:25
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiRhs:
    \_constant: , line:28:24, endln:28:25
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.width_z), line:28:14, endln:28:21
  |vpiDefName:work@shift
  |vpiNet:
  \_logic_net: (work@shift.a), line:24:14, endln:24:15
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiName:a
    |vpiFullName:work@shift.a
  |vpiNet:
  \_logic_net: (work@shift.s), line:24:16, endln:24:17
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiName:s
    |vpiFullName:work@shift.s
  |vpiNet:
  \_logic_net: (work@shift.z), line:24:18, endln:24:19
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiName:z
    |vpiFullName:work@shift.z
  |vpiPort:
  \_port: (a), line:24:14, endln:24:15
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@shift.a), line:24:14, endln:24:15
    |vpiTypedef:
    \_logic_typespec: , line:30:7, endln:30:20
      |vpiRange:
      \_range: , line:30:7, endln:30:20
        |vpiLeftRange:
        \_operation: , line:30:8, endln:30:17
          |vpiParent:
          \_range: , line:30:7, endln:30:20
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (width_a), line:30:8, endln:30:15
            |vpiParent:
            \_operation: , line:30:8, endln:30:17
            |vpiName:width_a
          |vpiOperand:
          \_constant: , line:30:16, endln:30:17
            |vpiParent:
            \_operation: , line:30:8, endln:30:17
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:30:18, endln:30:19
          |vpiParent:
          \_range: , line:30:7, endln:30:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (s), line:24:16, endln:24:17
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@shift.s), line:24:16, endln:24:17
    |vpiTypedef:
    \_logic_typespec: , line:31:7, endln:31:20
      |vpiRange:
      \_range: , line:31:7, endln:31:20
        |vpiLeftRange:
        \_operation: , line:31:8, endln:31:17
          |vpiParent:
          \_range: , line:31:7, endln:31:20
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (width_s), line:31:8, endln:31:15
            |vpiParent:
            \_operation: , line:31:8, endln:31:17
            |vpiName:width_s
          |vpiOperand:
          \_constant: , line:31:16, endln:31:17
            |vpiParent:
            \_operation: , line:31:8, endln:31:17
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:31:18, endln:31:19
          |vpiParent:
          \_range: , line:31:7, endln:31:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (z), line:24:18, endln:24:19
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiName:z
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@shift.z), line:24:18, endln:24:19
    |vpiTypedef:
    \_logic_typespec: , line:32:8, endln:32:22
      |vpiRange:
      \_range: , line:32:8, endln:32:22
        |vpiLeftRange:
        \_operation: , line:32:9, endln:32:19
          |vpiParent:
          \_range: , line:32:8, endln:32:22
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (width_z), line:32:9, endln:32:16
            |vpiParent:
            \_operation: , line:32:9, endln:32:19
            |vpiName:width_z
          |vpiOperand:
          \_constant: , line:32:18, endln:32:19
            |vpiParent:
            \_operation: , line:32:9, endln:32:19
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:32:20, endln:32:21
          |vpiParent:
          \_range: , line:32:8, endln:32:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:76:1, endln:88:10
  |vpiParent:
  \_design: (work@oh_delay)
  |vpiFullName:work@test
  |vpiParameter:
  \_parameter: (work@test.Width), line:77:16, endln:77:21
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:76:1, endln:88:10
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:77:12, endln:77:15
      |vpiParent:
      \_parameter: (work@test.Width), line:77:16, endln:77:21
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@test.Width
  |vpiParameter:
  \_parameter: (work@test.DataBitsPerMask), line:78:16, endln:78:31
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:76:1, endln:88:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:78:12, endln:78:15
      |vpiParent:
      \_parameter: (work@test.DataBitsPerMask), line:78:16, endln:78:31
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:DataBitsPerMask
    |vpiFullName:work@test.DataBitsPerMask
  |vpiParameter:
  \_parameter: (work@test.MaskWidth), line:80:24, endln:80:33
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:76:1, endln:88:10
    |vpiTypespec:
    \_int_typespec: , line:80:20, endln:80:23
      |vpiParent:
      \_parameter: (work@test.MaskWidth), line:80:24, endln:80:33
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:MaskWidth
    |vpiFullName:work@test.MaskWidth
  |vpiParamAssign:
  \_param_assign: , line:77:16, endln:77:36
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:76:1, endln:88:10
    |vpiRhs:
    \_constant: , line:77:34, endln:77:36
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:77:12, endln:77:15
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.Width), line:77:16, endln:77:21
  |vpiParamAssign:
  \_param_assign: , line:78:16, endln:78:35
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:76:1, endln:88:10
    |vpiRhs:
    \_constant: , line:78:34, endln:78:35
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:78:12, endln:78:15
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.DataBitsPerMask), line:78:16, endln:78:31
  |vpiParamAssign:
  \_param_assign: , line:80:24, endln:80:59
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:76:1, endln:88:10
    |vpiRhs:
    \_operation: , line:80:36, endln:80:59
      |vpiOpType:12
      |vpiOperand:
      \_ref_obj: (Width), line:80:36, endln:80:41
        |vpiParent:
        \_operation: , line:80:36, endln:80:59
        |vpiName:Width
      |vpiOperand:
      \_ref_obj: (DataBitsPerMask), line:80:44, endln:80:59
        |vpiParent:
        \_operation: , line:80:36, endln:80:59
        |vpiName:DataBitsPerMask
    |vpiLhs:
    \_parameter: (work@test.MaskWidth), line:80:24, endln:80:33
  |vpiDefName:work@test
|uhdmtopModules:
\_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
  |vpiName:work@oh_delay
  |vpiParameter:
  \_parameter: (work@oh_delay.N), line:2:13, endln:2:14
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@oh_delay.N), line:2:13, endln:2:14
    |vpiName:N
    |vpiFullName:work@oh_delay.N
  |vpiParameter:
  \_parameter: (work@oh_delay.MAXDELAY), line:3:13, endln:3:21
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@oh_delay.MAXDELAY), line:3:13, endln:3:21
    |vpiName:MAXDELAY
    |vpiFullName:work@oh_delay.MAXDELAY
  |vpiParameter:
  \_parameter: (work@oh_delay.M), line:4:13, endln:4:14
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiName:M
    |vpiFullName:work@oh_delay.M
  |vpiParamAssign:
  \_param_assign: , line:2:13, endln:2:25
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiRhs:
    \_constant: , line:2:24, endln:2:25
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@oh_delay.N), line:2:13, endln:2:14
  |vpiParamAssign:
  \_param_assign: , line:3:13, endln:3:25
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiRhs:
    \_constant: , line:3:24, endln:3:25
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@oh_delay.MAXDELAY), line:3:13, endln:3:21
  |vpiParamAssign:
  \_param_assign: , line:4:13, endln:4:40
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiRhs:
    \_constant: , line:4:24, endln:4:40
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@oh_delay.M), line:4:13, endln:4:14
  |vpiDefName:work@oh_delay
  |vpiTop:1
  |vpiNet:
  \_logic_net: (clk)
    |vpiName:clk
    |vpiNetType:1
  |vpiTopModule:1
  |vpiProcess:
  \_always: , line:12:5, endln:13:31
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiStmt:
    \_event_control: , line:12:12, endln:12:27
      |vpiParent:
      \_always: , line:12:5, endln:13:31
      |vpiCondition:
      \_operation: , line:12:15, endln:12:26
        |vpiParent:
        \_event_control: , line:12:12, endln:12:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@oh_delay.clk), line:12:23, endln:12:26
          |vpiParent:
          \_operation: , line:12:15, endln:12:26
          |vpiName:clk
          |vpiFullName:work@oh_delay.clk
          |vpiActual:
          \_logic_net: (clk)
      |vpiStmt:
      \_assignment: , line:13:7, endln:13:30
        |vpiParent:
        \_event_control: , line:12:12, endln:12:27
        |vpiOpType:82
        |vpiRhs:
        \_part_select: in (work@oh_delay.in), line:13:21, endln:13:30
          |vpiParent:
          \_assignment: , line:13:7, endln:13:30
          |vpiName:in
          |vpiFullName:work@oh_delay.in
          |vpiDefName:in
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:13:24, endln:13:27
            |vpiParent:
            \_part_select: in (work@oh_delay.in), line:13:21, endln:13:30
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@oh_delay.in.N), line:13:24, endln:13:25
              |vpiParent:
              \_operation: , line:13:24, endln:13:27
              |vpiName:N
              |vpiFullName:work@oh_delay.in.N
              |vpiActual:
              \_parameter: (work@oh_delay.N), line:2:13, endln:2:14
            |vpiOperand:
            \_constant: , line:13:26, endln:13:27
          |vpiRightRange:
          \_constant: , line:13:28, endln:13:29
        |vpiLhs:
        \_bit_select: (work@oh_delay.sync_pipe), line:13:7, endln:13:19
          |vpiParent:
          \_assignment: , line:13:7, endln:13:30
          |vpiName:sync_pipe
          |vpiFullName:work@oh_delay.sync_pipe
          |vpiIndex:
          \_constant: , line:13:17, endln:13:18
    |vpiAlwaysType:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@oh_delay.gen_pipe[1]), line:14:31, endln:17:8
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiName:gen_pipe[1]
    |vpiFullName:work@oh_delay.gen_pipe[1]
    |vpiGenScope:
    \_gen_scope: (work@oh_delay.gen_pipe[1])
      |vpiParent:
      \_gen_scope_array: (work@oh_delay.gen_pipe[1]), line:14:31, endln:17:8
      |vpiFullName:work@oh_delay.gen_pipe[1]
      |vpiParameter:
      \_parameter: (work@oh_delay.gen_pipe[1].i), line:14:0
        |vpiParent:
        \_gen_scope: (work@oh_delay.gen_pipe[1])
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@oh_delay.gen_pipe[1].i
      |vpiProcess:
      \_always: , line:15:8, endln:16:39
        |vpiParent:
        \_gen_scope: (work@oh_delay.gen_pipe[1])
        |vpiStmt:
        \_event_control: , line:15:15, endln:15:30
          |vpiParent:
          \_always: , line:15:8, endln:16:39
          |vpiCondition:
          \_operation: , line:15:18, endln:15:29
            |vpiParent:
            \_event_control: , line:15:15, endln:15:30
            |vpiOpType:39
            |vpiOperand:
            \_ref_obj: (work@oh_delay.gen_pipe[1].clk), line:15:26, endln:15:29
              |vpiParent:
              \_operation: , line:15:18, endln:15:29
              |vpiName:clk
              |vpiFullName:work@oh_delay.gen_pipe[1].clk
              |vpiActual:
              \_logic_net: (clk)
          |vpiStmt:
          \_assignment: , line:16:10, endln:16:38
            |vpiParent:
            \_event_control: , line:15:15, endln:15:30
            |vpiOpType:82
            |vpiRhs:
            \_bit_select: (work@oh_delay.gen_pipe[1].sync_pipe), line:16:24, endln:16:38
              |vpiParent:
              \_assignment: , line:16:10, endln:16:38
              |vpiName:sync_pipe
              |vpiFullName:work@oh_delay.gen_pipe[1].sync_pipe
              |vpiIndex:
              \_operation: , line:16:34, endln:16:37
                |vpiParent:
                \_bit_select: (work@oh_delay.gen_pipe[1].sync_pipe), line:16:24, endln:16:38
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@oh_delay.gen_pipe[1].sync_pipe.i), line:16:34, endln:16:35
                  |vpiParent:
                  \_operation: , line:16:34, endln:16:37
                  |vpiName:i
                  |vpiFullName:work@oh_delay.gen_pipe[1].sync_pipe.i
                  |vpiActual:
                  \_parameter: (work@oh_delay.gen_pipe[1].i), line:14:0
                |vpiOperand:
                \_constant: , line:16:36, endln:16:37
                  |vpiParent:
                  \_operation: , line:16:34, endln:16:37
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@oh_delay.gen_pipe[1].sync_pipe), line:16:10, endln:16:22
              |vpiParent:
              \_assignment: , line:16:10, endln:16:38
              |vpiName:sync_pipe
              |vpiFullName:work@oh_delay.gen_pipe[1].sync_pipe
              |vpiIndex:
              \_ref_obj: (work@oh_delay.gen_pipe[1].i), line:16:20, endln:16:21
                |vpiParent:
                \_bit_select: (work@oh_delay.gen_pipe[1].sync_pipe), line:16:10, endln:16:22
                |vpiName:i
                |vpiFullName:work@oh_delay.gen_pipe[1].i
                |vpiActual:
                \_parameter: (work@oh_delay.gen_pipe[1].i), line:14:0
        |vpiAlwaysType:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@oh_delay.gen_pipe[2]), line:14:31, endln:17:8
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiName:gen_pipe[2]
    |vpiFullName:work@oh_delay.gen_pipe[2]
    |vpiGenScope:
    \_gen_scope: (work@oh_delay.gen_pipe[2])
      |vpiParent:
      \_gen_scope_array: (work@oh_delay.gen_pipe[2]), line:14:31, endln:17:8
      |vpiFullName:work@oh_delay.gen_pipe[2]
      |vpiParameter:
      \_parameter: (work@oh_delay.gen_pipe[2].i), line:14:0
        |vpiParent:
        \_gen_scope: (work@oh_delay.gen_pipe[2])
        |UINT:2
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@oh_delay.gen_pipe[2].i
      |vpiProcess:
      \_always: , line:15:8, endln:16:39
        |vpiParent:
        \_gen_scope: (work@oh_delay.gen_pipe[2])
        |vpiStmt:
        \_event_control: , line:15:15, endln:15:30
          |vpiParent:
          \_always: , line:15:8, endln:16:39
          |vpiCondition:
          \_operation: , line:15:18, endln:15:29
            |vpiParent:
            \_event_control: , line:15:15, endln:15:30
            |vpiOpType:39
            |vpiOperand:
            \_ref_obj: (work@oh_delay.gen_pipe[2].clk), line:15:26, endln:15:29
              |vpiParent:
              \_operation: , line:15:18, endln:15:29
              |vpiName:clk
              |vpiFullName:work@oh_delay.gen_pipe[2].clk
              |vpiActual:
              \_logic_net: (clk)
          |vpiStmt:
          \_assignment: , line:16:10, endln:16:38
            |vpiParent:
            \_event_control: , line:15:15, endln:15:30
            |vpiOpType:82
            |vpiRhs:
            \_bit_select: (work@oh_delay.gen_pipe[2].sync_pipe), line:16:24, endln:16:38
              |vpiParent:
              \_assignment: , line:16:10, endln:16:38
              |vpiName:sync_pipe
              |vpiFullName:work@oh_delay.gen_pipe[2].sync_pipe
              |vpiIndex:
              \_operation: , line:16:34, endln:16:37
                |vpiParent:
                \_bit_select: (work@oh_delay.gen_pipe[2].sync_pipe), line:16:24, endln:16:38
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@oh_delay.gen_pipe[2].sync_pipe.i), line:16:34, endln:16:35
                  |vpiParent:
                  \_operation: , line:16:34, endln:16:37
                  |vpiName:i
                  |vpiFullName:work@oh_delay.gen_pipe[2].sync_pipe.i
                  |vpiActual:
                  \_parameter: (work@oh_delay.gen_pipe[2].i), line:14:0
                |vpiOperand:
                \_constant: , line:16:36, endln:16:37
                  |vpiParent:
                  \_operation: , line:16:34, endln:16:37
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@oh_delay.gen_pipe[2].sync_pipe), line:16:10, endln:16:22
              |vpiParent:
              \_assignment: , line:16:10, endln:16:38
              |vpiName:sync_pipe
              |vpiFullName:work@oh_delay.gen_pipe[2].sync_pipe
              |vpiIndex:
              \_ref_obj: (work@oh_delay.gen_pipe[2].i), line:16:20, endln:16:21
                |vpiParent:
                \_bit_select: (work@oh_delay.gen_pipe[2].sync_pipe), line:16:10, endln:16:22
                |vpiName:i
                |vpiFullName:work@oh_delay.gen_pipe[2].i
                |vpiActual:
                \_parameter: (work@oh_delay.gen_pipe[2].i), line:14:0
        |vpiAlwaysType:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@oh_delay.gen_pipe[3]), line:14:31, endln:17:8
    |vpiParent:
    \_module_inst: work@oh_delay (work@oh_delay), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:1:1, endln:20:10
    |vpiName:gen_pipe[3]
    |vpiFullName:work@oh_delay.gen_pipe[3]
    |vpiGenScope:
    \_gen_scope: (work@oh_delay.gen_pipe[3])
      |vpiParent:
      \_gen_scope_array: (work@oh_delay.gen_pipe[3]), line:14:31, endln:17:8
      |vpiFullName:work@oh_delay.gen_pipe[3]
      |vpiParameter:
      \_parameter: (work@oh_delay.gen_pipe[3].i), line:14:0
        |vpiParent:
        \_gen_scope: (work@oh_delay.gen_pipe[3])
        |UINT:3
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@oh_delay.gen_pipe[3].i
      |vpiProcess:
      \_always: , line:15:8, endln:16:39
        |vpiParent:
        \_gen_scope: (work@oh_delay.gen_pipe[3])
        |vpiStmt:
        \_event_control: , line:15:15, endln:15:30
          |vpiParent:
          \_always: , line:15:8, endln:16:39
          |vpiCondition:
          \_operation: , line:15:18, endln:15:29
            |vpiParent:
            \_event_control: , line:15:15, endln:15:30
            |vpiOpType:39
            |vpiOperand:
            \_ref_obj: (work@oh_delay.gen_pipe[3].clk), line:15:26, endln:15:29
              |vpiParent:
              \_operation: , line:15:18, endln:15:29
              |vpiName:clk
              |vpiFullName:work@oh_delay.gen_pipe[3].clk
              |vpiActual:
              \_logic_net: (clk)
          |vpiStmt:
          \_assignment: , line:16:10, endln:16:38
            |vpiParent:
            \_event_control: , line:15:15, endln:15:30
            |vpiOpType:82
            |vpiRhs:
            \_bit_select: (work@oh_delay.gen_pipe[3].sync_pipe), line:16:24, endln:16:38
              |vpiParent:
              \_assignment: , line:16:10, endln:16:38
              |vpiName:sync_pipe
              |vpiFullName:work@oh_delay.gen_pipe[3].sync_pipe
              |vpiIndex:
              \_operation: , line:16:34, endln:16:37
                |vpiParent:
                \_bit_select: (work@oh_delay.gen_pipe[3].sync_pipe), line:16:24, endln:16:38
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@oh_delay.gen_pipe[3].sync_pipe.i), line:16:34, endln:16:35
                  |vpiParent:
                  \_operation: , line:16:34, endln:16:37
                  |vpiName:i
                  |vpiFullName:work@oh_delay.gen_pipe[3].sync_pipe.i
                  |vpiActual:
                  \_parameter: (work@oh_delay.gen_pipe[3].i), line:14:0
                |vpiOperand:
                \_constant: , line:16:36, endln:16:37
                  |vpiParent:
                  \_operation: , line:16:34, endln:16:37
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@oh_delay.gen_pipe[3].sync_pipe), line:16:10, endln:16:22
              |vpiParent:
              \_assignment: , line:16:10, endln:16:38
              |vpiName:sync_pipe
              |vpiFullName:work@oh_delay.gen_pipe[3].sync_pipe
              |vpiIndex:
              \_ref_obj: (work@oh_delay.gen_pipe[3].i), line:16:20, endln:16:21
                |vpiParent:
                \_bit_select: (work@oh_delay.gen_pipe[3].sync_pipe), line:16:10, endln:16:22
                |vpiName:i
                |vpiFullName:work@oh_delay.gen_pipe[3].i
                |vpiActual:
                \_parameter: (work@oh_delay.gen_pipe[3].i), line:14:0
        |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
  |vpiName:work@shift
  |vpiParameter:
  \_parameter: (work@shift.width_a), line:25:14, endln:25:21
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@shift.width_a), line:25:14, endln:25:21
    |vpiName:width_a
    |vpiFullName:work@shift.width_a
  |vpiParameter:
  \_parameter: (work@shift.signd_a), line:26:14, endln:26:21
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@shift.signd_a), line:26:14, endln:26:21
    |vpiName:signd_a
    |vpiFullName:work@shift.signd_a
  |vpiParameter:
  \_parameter: (work@shift.width_s), line:27:14, endln:27:21
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@shift.width_s), line:27:14, endln:27:21
    |vpiName:width_s
    |vpiFullName:work@shift.width_s
  |vpiParameter:
  \_parameter: (work@shift.width_z), line:28:14, endln:28:21
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |UINT:8
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@shift.width_z), line:28:14, endln:28:21
    |vpiName:width_z
    |vpiFullName:work@shift.width_z
  |vpiParamAssign:
  \_param_assign: , line:25:14, endln:25:25
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiRhs:
    \_constant: , line:25:24, endln:25:25
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.width_a), line:25:14, endln:25:21
  |vpiParamAssign:
  \_param_assign: , line:26:14, endln:26:25
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiRhs:
    \_constant: , line:26:24, endln:26:25
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.signd_a), line:26:14, endln:26:21
  |vpiParamAssign:
  \_param_assign: , line:27:14, endln:27:25
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiRhs:
    \_constant: , line:27:24, endln:27:25
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.width_s), line:27:14, endln:27:21
  |vpiParamAssign:
  \_param_assign: , line:28:14, endln:28:25
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiRhs:
    \_constant: , line:28:24, endln:28:25
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.width_z), line:28:14, endln:28:21
  |vpiDefName:work@shift
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@shift.a), line:24:14, endln:24:15
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiTypespec:
    \_logic_typespec: , line:30:7, endln:30:20
      |vpiRange:
      \_range: , line:30:7, endln:30:20
        |vpiLeftRange:
        \_constant: , line:30:8, endln:30:15
          |vpiParent:
          \_range: , line:30:7, endln:30:20
          |vpiDecompile:3
          |vpiSize:64
          |INT:3
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:30:18, endln:30:19
          |vpiParent:
          \_range: , line:30:7, endln:30:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:a
    |vpiFullName:work@shift.a
  |vpiNet:
  \_logic_net: (work@shift.s), line:24:16, endln:24:17
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiTypespec:
    \_logic_typespec: , line:31:7, endln:31:20
      |vpiRange:
      \_range: , line:31:7, endln:31:20
        |vpiLeftRange:
        \_constant: , line:31:8, endln:31:15
          |vpiParent:
          \_range: , line:31:7, endln:31:20
          |vpiDecompile:1
          |vpiSize:64
          |INT:1
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:31:18, endln:31:19
          |vpiParent:
          \_range: , line:31:7, endln:31:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:s
    |vpiFullName:work@shift.s
  |vpiNet:
  \_logic_net: (work@shift.z), line:24:18, endln:24:19
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiTypespec:
    \_logic_typespec: , line:32:8, endln:32:22
      |vpiRange:
      \_range: , line:32:8, endln:32:22
        |vpiLeftRange:
        \_constant: , line:32:9, endln:32:16
          |vpiParent:
          \_range: , line:32:8, endln:32:22
          |vpiDecompile:7
          |vpiSize:64
          |INT:7
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:32:20, endln:32:21
          |vpiParent:
          \_range: , line:32:8, endln:32:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:z
    |vpiFullName:work@shift.z
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:24:14, endln:24:15
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@shift.a), line:24:14, endln:24:15
      |vpiParent:
      \_port: (a), line:24:14, endln:24:15
      |vpiName:a
      |vpiFullName:work@shift.a
      |vpiActual:
      \_logic_net: (work@shift.a), line:24:14, endln:24:15
    |vpiTypedef:
    \_logic_typespec: , line:30:7, endln:30:20
      |vpiRange:
      \_range: , line:30:7, endln:30:20
        |vpiParent:
        \_port: (a), line:24:14, endln:24:15
        |vpiLeftRange:
        \_constant: , line:30:8, endln:30:15
          |vpiParent:
          \_range: , line:30:7, endln:30:20
          |vpiDecompile:3
          |vpiSize:64
          |INT:3
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:30:18, endln:30:19
          |vpiParent:
          \_range: , line:30:7, endln:30:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
  |vpiPort:
  \_port: (s), line:24:16, endln:24:17
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@shift.s), line:24:16, endln:24:17
      |vpiParent:
      \_port: (s), line:24:16, endln:24:17
      |vpiName:s
      |vpiFullName:work@shift.s
      |vpiActual:
      \_logic_net: (work@shift.s), line:24:16, endln:24:17
    |vpiTypedef:
    \_logic_typespec: , line:31:7, endln:31:20
      |vpiRange:
      \_range: , line:31:7, endln:31:20
        |vpiParent:
        \_port: (s), line:24:16, endln:24:17
        |vpiLeftRange:
        \_constant: , line:31:8, endln:31:15
          |vpiParent:
          \_range: , line:31:7, endln:31:20
          |vpiDecompile:1
          |vpiSize:64
          |INT:1
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:31:18, endln:31:19
          |vpiParent:
          \_range: , line:31:7, endln:31:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
  |vpiPort:
  \_port: (z), line:24:18, endln:24:19
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiName:z
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@shift.z), line:24:18, endln:24:19
      |vpiParent:
      \_port: (z), line:24:18, endln:24:19
      |vpiName:z
      |vpiFullName:work@shift.z
      |vpiActual:
      \_logic_net: (work@shift.z), line:24:18, endln:24:19
    |vpiTypedef:
    \_logic_typespec: , line:32:8, endln:32:22
      |vpiRange:
      \_range: , line:32:8, endln:32:22
        |vpiParent:
        \_port: (z), line:24:18, endln:24:19
        |vpiLeftRange:
        \_constant: , line:32:9, endln:32:16
          |vpiParent:
          \_range: , line:32:8, endln:32:22
          |vpiDecompile:7
          |vpiSize:64
          |INT:7
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:32:20, endln:32:21
          |vpiParent:
          \_range: , line:32:8, endln:32:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@shift.SGNED), line:34:10, endln:41:4
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:24:1, endln:43:10
    |vpiName:SGNED
    |vpiFullName:work@shift.SGNED
    |vpiGenScope:
    \_gen_scope: (work@shift.SGNED)
      |vpiParent:
      \_gen_scope_array: (work@shift.SGNED), line:34:10, endln:41:4
      |vpiFullName:work@shift.SGNED
      |vpiContAssign:
      \_cont_assign: , line:36:10, endln:36:38
        |vpiParent:
        \_gen_scope: (work@shift.SGNED)
        |vpiRhs:
        \_func_call: (fshl_s), line:36:14, endln:36:38
          |vpiParent:
          \_cont_assign: , line:36:10, endln:36:38
          |vpiArgument:
          \_ref_obj: (work@shift.SGNED.a), line:36:21, endln:36:22
            |vpiParent:
            \_func_call: (fshl_s), line:36:14, endln:36:38
            |vpiName:a
            |vpiFullName:work@shift.SGNED.a
            |vpiActual:
            \_logic_net: (work@shift.a), line:24:14, endln:24:15
          |vpiArgument:
          \_ref_obj: (work@shift.SGNED.s), line:36:23, endln:36:24
            |vpiParent:
            \_func_call: (fshl_s), line:36:14, endln:36:38
            |vpiName:s
            |vpiFullName:work@shift.SGNED.s
            |vpiActual:
            \_logic_net: (work@shift.s), line:24:16, endln:24:17
          |vpiArgument:
          \_bit_select: (work@shift.a), line:36:25, endln:36:37
            |vpiParent:
            \_func_call: (fshl_s), line:36:14, endln:36:38
            |vpiName:a
            |vpiFullName:work@shift.a
            |vpiActual:
            \_logic_net: (work@shift.a), line:24:14, endln:24:15
            |vpiIndex:
            \_operation: , line:36:27, endln:36:36
              |vpiParent:
              \_bit_select: (work@shift.a), line:36:25, endln:36:37
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@shift.SGNED.a.width_a), line:36:27, endln:36:34
                |vpiParent:
                \_operation: , line:36:27, endln:36:36
                |vpiName:width_a
                |vpiFullName:work@shift.SGNED.a.width_a
                |vpiActual:
                \_parameter: (work@shift.width_a), line:25:14, endln:25:21
              |vpiOperand:
              \_constant: , line:36:35, endln:36:36
                |vpiParent:
                \_operation: , line:36:27, endln:36:36
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
          |vpiName:fshl_s
        |vpiLhs:
        \_ref_obj: (work@shift.SGNED.z), line:36:10, endln:36:11
          |vpiParent:
          \_cont_assign: , line:36:10, endln:36:38
          |vpiName:z
          |vpiFullName:work@shift.SGNED.z
          |vpiActual:
          \_logic_net: (work@shift.z), line:24:18, endln:24:19
|uhdmtopModules:
\_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:46:1, endln:64:10
  |vpiName:work@gen_test9
  |vpiDefName:work@gen_test9
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@gen_test9.w), line:47:20, endln:47:21
    |vpiParent:
    \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:46:1, endln:64:10
    |vpiTypespec:
    \_logic_typespec: , line:47:9, endln:47:19
      |vpiRange:
      \_range: , line:47:14, endln:47:19
        |vpiLeftRange:
        \_constant: , line:47:15, endln:47:16
          |vpiParent:
          \_range: , line:47:14, endln:47:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:47:17, endln:47:18
          |vpiParent:
          \_range: , line:47:14, endln:47:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:w
    |vpiFullName:work@gen_test9.w
    |vpiNetType:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@gen_test9.A), line:48:9, endln:63:20
    |vpiParent:
    \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:46:1, endln:64:10
    |vpiName:A
    |vpiFullName:work@gen_test9.A
    |vpiGenScope:
    \_gen_scope: (work@gen_test9.A)
      |vpiParent:
      \_gen_scope_array: (work@gen_test9.A), line:48:9, endln:63:20
      |vpiFullName:work@gen_test9.A
      |vpiNet:
      \_logic_net: (work@gen_test9.A.x), line:50:36, endln:50:37
        |vpiParent:
        \_gen_scope: (work@gen_test9.A)
        |vpiTypespec:
        \_logic_typespec: , line:50:25, endln:50:35
          |vpiRange:
          \_range: , line:50:30, endln:50:35
            |vpiLeftRange:
            \_constant: , line:50:31, endln:50:32
              |vpiParent:
              \_range: , line:50:30, endln:50:35
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:50:33, endln:50:34
              |vpiParent:
              \_range: , line:50:30, endln:50:35
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:x
        |vpiFullName:work@gen_test9.A.x
        |vpiNetType:1
      |vpiContAssign:
      \_cont_assign: , line:61:32, endln:61:53
        |vpiParent:
        \_gen_scope: (work@gen_test9.A)
        |vpiRhs:
        \_operation: , line:61:36, endln:61:53
          |vpiParent:
          \_cont_assign: , line:61:32, endln:61:53
          |vpiOpType:30
          |vpiOperand:
          \_operation: , line:61:36, endln:61:47
            |vpiParent:
            \_operation: , line:61:36, endln:61:53
            |vpiOpType:30
            |vpiOperand:
            \_hier_path: (B.y), line:61:36, endln:61:39
              |vpiParent:
              \_operation: , line:61:36, endln:61:47
              |vpiName:B.y
              |vpiActual:
              \_ref_obj: (B), line:61:36, endln:61:37
                |vpiParent:
                \_hier_path: (B.y), line:61:36, endln:61:39
                |vpiName:B
                |vpiActual:
                \_gen_scope: (work@gen_test9.A.B)
              |vpiActual:
              \_ref_obj: (work@gen_test9.A.y), line:61:38, endln:61:39
                |vpiParent:
                \_hier_path: (B.y), line:61:36, endln:61:39
                |vpiName:y
                |vpiFullName:work@gen_test9.A.y
                |vpiActual:
                \_logic_net: (work@gen_test9.A.B.y), line:53:44, endln:53:45
            |vpiOperand:
            \_constant: , line:61:42, endln:61:47
              |vpiParent:
              \_operation: , line:61:36, endln:61:47
              |vpiDecompile:2'b11
              |vpiSize:2
              |BIN:11
              |vpiConstType:3
          |vpiOperand:
          \_hier_path: (C.z), line:61:50, endln:61:53
            |vpiParent:
            \_operation: , line:61:36, endln:61:53
            |vpiName:C.z
            |vpiActual:
            \_ref_obj: (C), line:61:50, endln:61:51
              |vpiParent:
              \_hier_path: (C.z), line:61:50, endln:61:53
              |vpiName:C
              |vpiActual:
              \_gen_scope: (work@gen_test9.A.C)
            |vpiActual:
            \_ref_obj: (work@gen_test9.A.z), line:61:52, endln:61:53
              |vpiParent:
              \_hier_path: (C.z), line:61:50, endln:61:53
              |vpiName:z
              |vpiFullName:work@gen_test9.A.z
              |vpiActual:
              \_logic_net: (work@gen_test9.A.C.z), line:58:44, endln:58:45
        |vpiLhs:
        \_ref_obj: (work@gen_test9.A.x), line:61:32, endln:61:33
          |vpiParent:
          \_cont_assign: , line:61:32, endln:61:53
          |vpiName:x
          |vpiFullName:work@gen_test9.A.x
          |vpiActual:
          \_logic_net: (work@gen_test9.A.x), line:50:36, endln:50:37
      |vpiGenScopeArray:
      \_gen_scope_array: (work@gen_test9.A.B), line:51:25, endln:55:36
        |vpiParent:
        \_gen_scope: (work@gen_test9.A)
        |vpiName:B
        |vpiFullName:work@gen_test9.A.B
        |vpiGenScope:
        \_gen_scope: (work@gen_test9.A.B)
          |vpiParent:
          \_gen_scope_array: (work@gen_test9.A.B), line:51:25, endln:55:36
          |vpiFullName:work@gen_test9.A.B
          |vpiNet:
          \_logic_net: (work@gen_test9.A.B.y), line:53:44, endln:53:45
            |vpiParent:
            \_gen_scope: (work@gen_test9.A.B)
            |vpiTypespec:
            \_logic_typespec: , line:53:33, endln:53:43
              |vpiRange:
              \_range: , line:53:38, endln:53:43
                |vpiLeftRange:
                \_constant: , line:53:39, endln:53:40
                  |vpiParent:
                  \_range: , line:53:38, endln:53:43
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:53:41, endln:53:42
                  |vpiParent:
                  \_range: , line:53:38, endln:53:43
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiName:y
            |vpiFullName:work@gen_test9.A.B.y
            |vpiNetType:1
          |vpiContAssign:
          \_cont_assign: , line:53:44, endln:53:45
            |vpiParent:
            \_gen_scope: (work@gen_test9.A.B)
            |vpiNetDeclAssign:1
            |vpiRhs:
            \_constant: , line:53:48, endln:53:53
              |vpiParent:
              \_cont_assign: , line:53:44, endln:53:45
              |vpiDecompile:2'b00
              |vpiSize:2
              |BIN:00
              |vpiConstType:3
            |vpiLhs:
            \_logic_net: (work@gen_test9.A.B.y), line:53:44, endln:53:45
      |vpiGenScopeArray:
      \_gen_scope_array: (work@gen_test9.A.C), line:56:25, endln:60:36
        |vpiParent:
        \_gen_scope: (work@gen_test9.A)
        |vpiName:C
        |vpiFullName:work@gen_test9.A.C
        |vpiGenScope:
        \_gen_scope: (work@gen_test9.A.C)
          |vpiParent:
          \_gen_scope_array: (work@gen_test9.A.C), line:56:25, endln:60:36
          |vpiFullName:work@gen_test9.A.C
          |vpiNet:
          \_logic_net: (work@gen_test9.A.C.z), line:58:44, endln:58:45
            |vpiParent:
            \_gen_scope: (work@gen_test9.A.C)
            |vpiTypespec:
            \_logic_typespec: , line:58:33, endln:58:43
              |vpiRange:
              \_range: , line:58:38, endln:58:43
                |vpiLeftRange:
                \_constant: , line:58:39, endln:58:40
                  |vpiParent:
                  \_range: , line:58:38, endln:58:43
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:58:41, endln:58:42
                  |vpiParent:
                  \_range: , line:58:38, endln:58:43
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiName:z
            |vpiFullName:work@gen_test9.A.C.z
            |vpiNetType:1
          |vpiContAssign:
          \_cont_assign: , line:58:44, endln:58:45
            |vpiParent:
            \_gen_scope: (work@gen_test9.A.C)
            |vpiNetDeclAssign:1
            |vpiRhs:
            \_constant: , line:58:48, endln:58:53
              |vpiParent:
              \_cont_assign: , line:58:44, endln:58:45
              |vpiDecompile:2'b01
              |vpiSize:2
              |BIN:01
              |vpiConstType:3
            |vpiLhs:
            \_logic_net: (work@gen_test9.A.C.z), line:58:44, endln:58:45
  |vpiContAssign:
  \_cont_assign: , line:47:20, endln:47:21
    |vpiParent:
    \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:46:1, endln:64:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:47:24, endln:47:29
      |vpiParent:
      \_cont_assign: , line:47:20, endln:47:21
      |vpiDecompile:2'b11
      |vpiSize:2
      |BIN:11
      |vpiConstType:3
    |vpiLhs:
    \_logic_net: (work@gen_test9.w), line:47:20, endln:47:21
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:69:1, endln:74:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:69:1, endln:74:10
    |vpiName:t
    |vpiFullName:work@dut.t
    |vpiParameter:
    \_parameter: (work@dut.t.Width), line:77:16, endln:77:21
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:77:12, endln:77:15
        |vpiParent:
        \_parameter: (work@dut.t.Width), line:77:16, endln:77:21
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@dut.t.Width
    |vpiParameter:
    \_parameter: (work@dut.t.DataBitsPerMask), line:78:16, endln:78:31
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:78:12, endln:78:15
        |vpiParent:
        \_parameter: (work@dut.t.DataBitsPerMask), line:78:16, endln:78:31
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:DataBitsPerMask
      |vpiFullName:work@dut.t.DataBitsPerMask
    |vpiParameter:
    \_parameter: (work@dut.t.MaskWidth), line:80:24, endln:80:33
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
      |vpiTypespec:
      \_int_typespec: , line:80:20, endln:80:23
        |vpiParent:
        \_parameter: (work@dut.t.MaskWidth), line:80:24, endln:80:33
        |vpiSigned:1
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:MaskWidth
      |vpiFullName:work@dut.t.MaskWidth
    |vpiParamAssign:
    \_param_assign: , line:77:16, endln:77:36
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:77:34, endln:77:36
        |vpiDecompile:32
        |vpiSize:32
        |UINT:32
        |vpiTypespec:
        \_int_typespec: , line:77:12, endln:77:15
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut.t.Width), line:77:16, endln:77:21
    |vpiParamAssign:
    \_param_assign: , line:78:16, endln:78:35
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:78:34, endln:78:35
        |vpiDecompile:8
        |vpiSize:32
        |UINT:8
        |vpiTypespec:
        \_int_typespec: , line:78:12, endln:78:15
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut.t.DataBitsPerMask), line:78:16, endln:78:31
    |vpiParamAssign:
    \_param_assign: , line:80:24, endln:80:59
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
      |vpiRhs:
      \_constant: , line:80:36, endln:80:59
        |vpiDecompile:4
        |vpiSize:32
        |INT:4
        |vpiTypespec:
        \_int_typespec: , line:80:20, endln:80:23
        |vpiConstType:7
      |vpiLhs:
      \_parameter: (work@dut.t.MaskWidth), line:80:24, endln:80:33
    |vpiDefName:work@test
    |vpiDefFile:${SURELOG_DIR}/tests/GenerateRegion/dut.sv
    |vpiDefLineNo:76
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:69:1, endln:74:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@dut.t.genblk1[0]), line:83:36, endln:85:7
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
      |vpiName:genblk1[0]
      |vpiFullName:work@dut.t.genblk1[0]
      |vpiGenScope:
      \_gen_scope: (work@dut.t.genblk1[0])
        |vpiParent:
        \_gen_scope_array: (work@dut.t.genblk1[0]), line:83:36, endln:85:7
        |vpiFullName:work@dut.t.genblk1[0]
        |vpiParameter:
        \_parameter: (work@dut.t.genblk1[0].i), line:83:0
          |vpiParent:
          \_gen_scope: (work@dut.t.genblk1[0])
          |UINT:0
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@dut.t.genblk1[0].i
        |vpiModule:
        \_module_inst: work@dut.t.genblk1[0]::G1 (work@dut.t.genblk1[0].u), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:84:7, endln:84:14
          |vpiParent:
          \_gen_scope: (work@dut.t.genblk1[0])
          |vpiName:u
          |vpiFullName:work@dut.t.genblk1[0].u
          |vpiDefName:work@dut.t.genblk1[0]::G1
    |vpiGenScopeArray:
    \_gen_scope_array: (work@dut.t.genblk1[1]), line:83:36, endln:85:7
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
      |vpiName:genblk1[1]
      |vpiFullName:work@dut.t.genblk1[1]
      |vpiGenScope:
      \_gen_scope: (work@dut.t.genblk1[1])
        |vpiParent:
        \_gen_scope_array: (work@dut.t.genblk1[1]), line:83:36, endln:85:7
        |vpiFullName:work@dut.t.genblk1[1]
        |vpiParameter:
        \_parameter: (work@dut.t.genblk1[1].i), line:83:0
          |vpiParent:
          \_gen_scope: (work@dut.t.genblk1[1])
          |UINT:1
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@dut.t.genblk1[1].i
        |vpiModule:
        \_module_inst: work@dut.t.genblk1[1]::G1 (work@dut.t.genblk1[1].u), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:84:7, endln:84:14
          |vpiParent:
          \_gen_scope: (work@dut.t.genblk1[1])
          |vpiName:u
          |vpiFullName:work@dut.t.genblk1[1].u
          |vpiDefName:work@dut.t.genblk1[1]::G1
    |vpiGenScopeArray:
    \_gen_scope_array: (work@dut.t.genblk1[2]), line:83:36, endln:85:7
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
      |vpiName:genblk1[2]
      |vpiFullName:work@dut.t.genblk1[2]
      |vpiGenScope:
      \_gen_scope: (work@dut.t.genblk1[2])
        |vpiParent:
        \_gen_scope_array: (work@dut.t.genblk1[2]), line:83:36, endln:85:7
        |vpiFullName:work@dut.t.genblk1[2]
        |vpiParameter:
        \_parameter: (work@dut.t.genblk1[2].i), line:83:0
          |vpiParent:
          \_gen_scope: (work@dut.t.genblk1[2])
          |UINT:2
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@dut.t.genblk1[2].i
        |vpiModule:
        \_module_inst: work@dut.t.genblk1[2]::G1 (work@dut.t.genblk1[2].u), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:84:7, endln:84:14
          |vpiParent:
          \_gen_scope: (work@dut.t.genblk1[2])
          |vpiName:u
          |vpiFullName:work@dut.t.genblk1[2].u
          |vpiDefName:work@dut.t.genblk1[2]::G1
    |vpiGenScopeArray:
    \_gen_scope_array: (work@dut.t.genblk1[3]), line:83:36, endln:85:7
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:70:9, endln:73:16
      |vpiName:genblk1[3]
      |vpiFullName:work@dut.t.genblk1[3]
      |vpiGenScope:
      \_gen_scope: (work@dut.t.genblk1[3])
        |vpiParent:
        \_gen_scope_array: (work@dut.t.genblk1[3]), line:83:36, endln:85:7
        |vpiFullName:work@dut.t.genblk1[3]
        |vpiParameter:
        \_parameter: (work@dut.t.genblk1[3].i), line:83:0
          |vpiParent:
          \_gen_scope: (work@dut.t.genblk1[3])
          |UINT:3
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@dut.t.genblk1[3].i
        |vpiModule:
        \_module_inst: work@dut.t.genblk1[3]::G1 (work@dut.t.genblk1[3].u), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:84:7, endln:84:14
          |vpiParent:
          \_gen_scope: (work@dut.t.genblk1[3])
          |vpiName:u
          |vpiFullName:work@dut.t.genblk1[3].u
          |vpiDefName:work@dut.t.genblk1[3]::G1
|uhdmtopModules:
\_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
  |vpiName:work@oh_rsync
  |vpiParameter:
  \_parameter: (work@oh_rsync.SYNCPIPE), line:94:15, endln:94:23
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@oh_rsync.SYNCPIPE), line:94:15, endln:94:23
    |vpiName:SYNCPIPE
    |vpiFullName:work@oh_rsync.SYNCPIPE
  |vpiParameter:
  \_parameter: (work@oh_rsync.SYN), line:95:15, endln:95:18
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |STRING:TRUE
    |vpiTypespec:
    \_string_typespec: 
      |vpiParent:
      \_parameter: (work@oh_rsync.SYN), line:95:15, endln:95:18
    |vpiName:SYN
    |vpiFullName:work@oh_rsync.SYN
  |vpiParameter:
  \_parameter: (work@oh_rsync.TYPE), line:96:15, endln:96:19
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |STRING:DEFAULT
    |vpiTypespec:
    \_string_typespec: 
      |vpiParent:
      \_parameter: (work@oh_rsync.TYPE), line:96:15, endln:96:19
    |vpiName:TYPE
    |vpiFullName:work@oh_rsync.TYPE
  |vpiParamAssign:
  \_param_assign: , line:94:15, endln:94:27
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |vpiRhs:
    \_constant: , line:94:26, endln:94:27
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@oh_rsync.SYNCPIPE), line:94:15, endln:94:23
  |vpiParamAssign:
  \_param_assign: , line:95:15, endln:95:32
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |vpiRhs:
    \_constant: , line:95:26, endln:95:32
      |vpiDecompile:TRUE
      |vpiSize:32
      |STRING:TRUE
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@oh_rsync.SYN), line:95:15, endln:95:18
  |vpiParamAssign:
  \_param_assign: , line:96:15, endln:96:35
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |vpiRhs:
    \_constant: , line:96:26, endln:96:35
      |vpiDecompile:DEFAULT
      |vpiSize:56
      |STRING:DEFAULT
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@oh_rsync.TYPE), line:96:15, endln:96:19
  |vpiDefName:work@oh_rsync
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@oh_rsync.genblk1), line:103:7, endln:121:5
    |vpiParent:
    \_module_inst: work@oh_rsync (work@oh_rsync), file:${SURELOG_DIR}/tests/GenerateRegion/dut.sv, line:93:1, endln:123:10
    |vpiName:genblk1
    |vpiFullName:work@oh_rsync.genblk1
    |vpiGenScope:
    \_gen_scope: (work@oh_rsync.genblk1)
      |vpiParent:
      \_gen_scope_array: (work@oh_rsync.genblk1), line:103:7, endln:121:5
      |vpiFullName:work@oh_rsync.genblk1
      |vpiNet:
      \_logic_net: (work@oh_rsync.genblk1.sync_pipe), line:105:24, endln:105:33
        |vpiParent:
        \_gen_scope: (work@oh_rsync.genblk1)
        |vpiTypespec:
        \_logic_typespec: , line:105:5, endln:105:23
          |vpiRange:
          \_range: , line:105:9, endln:105:23
            |vpiLeftRange:
            \_constant: , line:105:10, endln:105:18
              |vpiParent:
              \_range: , line:105:9, endln:105:23
              |vpiDecompile:1
              |vpiSize:64
              |INT:1
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:105:21, endln:105:22
              |vpiParent:
              \_range: , line:105:9, endln:105:23
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:sync_pipe
        |vpiFullName:work@oh_rsync.genblk1.sync_pipe
        |vpiNetType:48
      |vpiProcess:
      \_always: , line:106:5, endln:110:67
        |vpiParent:
        \_gen_scope: (work@oh_rsync.genblk1)
        |vpiStmt:
        \_event_control: , line:106:12, endln:106:46
          |vpiParent:
          \_always: , line:106:5, endln:110:67
          |vpiCondition:
          \_operation: , line:106:15, endln:106:45
            |vpiParent:
            \_event_control: , line:106:12, endln:106:46
            |vpiOpType:35
            |vpiOperand:
            \_operation: , line:106:15, endln:106:26
              |vpiParent:
              \_operation: , line:106:15, endln:106:45
              |vpiOpType:39
              |vpiOperand:
              \_ref_obj: (work@oh_rsync.genblk1.clk), line:106:23, endln:106:26
                |vpiParent:
                \_operation: , line:106:15, endln:106:26
                |vpiName:clk
                |vpiFullName:work@oh_rsync.genblk1.clk
            |vpiOperand:
            \_operation: , line:106:30, endln:106:45
              |vpiParent:
              \_operation: , line:106:15, endln:106:45
              |vpiOpType:40
              |vpiOperand:
              \_ref_obj: (work@oh_rsync.genblk1.nrst_in), line:106:38, endln:106:45
                |vpiParent:
                \_operation: , line:106:30, endln:106:45
                |vpiName:nrst_in
                |vpiFullName:work@oh_rsync.genblk1.nrst_in
          |vpiStmt:
          \_if_else: , line:107:7, endln:110:67
            |vpiParent:
            \_event_control: , line:106:12, endln:106:46
            |vpiCondition:
            \_operation: , line:107:10, endln:107:18
              |vpiParent:
              \_if_else: , line:107:7, endln:110:67
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@oh_rsync.genblk1.nrst_in), line:107:11, endln:107:18
                |vpiParent:
                \_operation: , line:107:10, endln:107:18
                |vpiName:nrst_in
                |vpiFullName:work@oh_rsync.genblk1.nrst_in
            |vpiStmt:
            \_assignment: , line:108:9, endln:108:39
              |vpiParent:
              \_if_else: , line:107:7, endln:110:67
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:108:36, endln:108:39
                |vpiDecompile:'b0
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_part_select: sync_pipe (work@oh_rsync.genblk1.sync_pipe), line:108:9, endln:108:32
                |vpiParent:
                \_assignment: , line:108:9, endln:108:39
                |vpiName:sync_pipe
                |vpiFullName:work@oh_rsync.genblk1.sync_pipe
                |vpiDefName:sync_pipe
                |vpiActual:
                \_logic_net: (work@oh_rsync.genblk1.sync_pipe), line:105:24, endln:105:33
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:108:19, endln:108:29
                  |vpiParent:
                  \_part_select: sync_pipe (work@oh_rsync.genblk1.sync_pipe), line:108:9, endln:108:32
                  |vpiOpType:11
                  |vpiOperand:
                  \_constant: , line:108:19, endln:108:27
                    |vpiParent:
                    \_operation: , line:108:19, endln:108:29
                    |vpiDecompile:2
                    |vpiSize:32
                    |UINT:2
                    |vpiTypespec:
                    \_int_typespec: 
                      |vpiParent:
                      \_constant: , line:108:19, endln:108:27
                    |vpiConstType:9
                  |vpiOperand:
                  \_constant: , line:108:28, endln:108:29
                    |vpiParent:
                    \_operation: , line:108:19, endln:108:29
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:108:30, endln:108:31
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiElseStmt:
            \_assignment: , line:110:9, endln:110:66
              |vpiParent:
              \_if_else: , line:107:7, endln:110:67
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:110:36, endln:110:66
                |vpiParent:
                \_assignment: , line:110:9, endln:110:66
                |vpiOpType:33
                |vpiOperand:
                \_part_select: sync_pipe (work@oh_rsync.genblk1.sync_pipe), line:110:37, endln:110:60
                  |vpiParent:
                  \_operation: , line:110:36, endln:110:66
                  |vpiName:sync_pipe
                  |vpiFullName:work@oh_rsync.genblk1.sync_pipe
                  |vpiDefName:sync_pipe
                  |vpiActual:
                  \_logic_net: (work@oh_rsync.genblk1.sync_pipe), line:105:24, endln:105:33
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_operation: , line:110:47, endln:110:57
                    |vpiParent:
                    \_part_select: sync_pipe (work@oh_rsync.genblk1.sync_pipe), line:110:37, endln:110:60
                    |vpiOpType:11
                    |vpiOperand:
                    \_constant: , line:110:47, endln:110:55
                      |vpiParent:
                      \_operation: , line:110:47, endln:110:57
                      |vpiDecompile:2
                      |vpiSize:32
                      |UINT:2
                      |vpiTypespec:
                      \_int_typespec: 
                        |vpiParent:
                        \_constant: , line:110:47, endln:110:55
                      |vpiConstType:9
                    |vpiOperand:
                    \_constant: , line:110:56, endln:110:57
                      |vpiParent:
                      \_operation: , line:110:47, endln:110:57
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:110:58, endln:110:59
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiOperand:
                \_constant: , line:110:61, endln:110:65
                  |vpiParent:
                  \_operation: , line:110:36, endln:110:66
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
              |vpiLhs:
              \_part_select: sync_pipe (work@oh_rsync.genblk1.sync_pipe), line:110:9, endln:110:32
                |vpiParent:
                \_assignment: , line:110:9, endln:110:66
                |vpiName:sync_pipe
                |vpiFullName:work@oh_rsync.genblk1.sync_pipe
                |vpiDefName:sync_pipe
                |vpiActual:
                \_logic_net: (work@oh_rsync.genblk1.sync_pipe), line:105:24, endln:105:33
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:110:19, endln:110:29
                  |vpiParent:
                  \_part_select: sync_pipe (work@oh_rsync.genblk1.sync_pipe), line:110:9, endln:110:32
                  |vpiOpType:11
                  |vpiOperand:
                  \_constant: , line:110:19, endln:110:27
                    |vpiParent:
                    \_operation: , line:110:19, endln:110:29
                    |vpiDecompile:2
                    |vpiSize:32
                    |UINT:2
                    |vpiTypespec:
                    \_int_typespec: 
                      |vpiParent:
                      \_constant: , line:110:19, endln:110:27
                    |vpiConstType:9
                  |vpiOperand:
                  \_constant: , line:110:28, endln:110:29
                    |vpiParent:
                    \_operation: , line:110:19, endln:110:29
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:110:30, endln:110:31
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
        |vpiAlwaysType:1
      |vpiContAssign:
      \_cont_assign: , line:111:12, endln:111:44
        |vpiParent:
        \_gen_scope: (work@oh_rsync.genblk1)
        |vpiRhs:
        \_bit_select: (work@oh_rsync.genblk1.sync_pipe), line:111:23, endln:111:44
          |vpiParent:
          \_cont_assign: , line:111:12, endln:111:44
          |vpiName:sync_pipe
          |vpiFullName:work@oh_rsync.genblk1.sync_pipe
          |vpiActual:
          \_logic_net: (work@oh_rsync.genblk1.sync_pipe), line:105:24, endln:105:33
          |vpiIndex:
          \_operation: , line:111:33, endln:111:43
            |vpiParent:
            \_bit_select: (work@oh_rsync.genblk1.sync_pipe), line:111:23, endln:111:44
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:111:33, endln:111:41
              |vpiParent:
              \_operation: , line:111:33, endln:111:43
              |vpiDecompile:2
              |vpiSize:32
              |UINT:2
              |vpiTypespec:
              \_int_typespec: 
                |vpiParent:
                \_constant: , line:111:33, endln:111:41
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:111:42, endln:111:43
              |vpiParent:
              \_operation: , line:111:33, endln:111:43
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@oh_rsync.genblk1.nrst_out), line:111:12, endln:111:20
          |vpiParent:
          \_cont_assign: , line:111:12, endln:111:44
          |vpiName:nrst_out
          |vpiFullName:work@oh_rsync.genblk1.nrst_out
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 12
[   NOTE] : 11


[roundtrip]: ${SURELOG_DIR}/tests/GenerateRegion/dut.sv | ${SURELOG_DIR}/build/regression/GenerateRegion/roundtrip/dut_000.sv | 83 | 123 |