// SPDX-License-Identifier: (GPL-2.0 OR MIT)

/dts-v1/;

#include <dt-bindings/clock/sifive-fu540-prci.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "veronica";

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <50000000>;
		timebase-frequency = <50000000>;
		
		cpu0: cpu@0 {
			compatible = "riscv";
			device_type = "cpu";
			status = "okay";
			reg = <0>;
			mmu-type = "riscv,sv32";
			riscv,isa = "rv32imac";
			riscv,isa-base = "rv32i";
			riscv,isa-extensions = "i", "m", "a", "c", "zicsr", "zifencei";
			cpu0_intc: interrupt-controller {
				#interrupt-cells = <1>;
				#address-cells = <0>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	
	soc: soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;
		
		plic0: interrupt-controller@c000000 {
      status="okay";
			compatible = "sifive,plic-1.0.0";
			reg = <0x0 0xc000000 0x0 0x2100000>;
      #interrupt-cells = <1>;
			#address-cells = <0>;
			riscv,ndev = <53>;
			interrupt-controller;
			interrupts-extended =
				<&cpu0_intc 0xffffffff>;
		};
		
		clint0: clint@2000000 {
      status="okay";
			#size-cells = <2>;
			compatible = "sifive,clint0";
			interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>;
			reg = <0x00 0x2000000 0x00 0x10000>;
		};
	};
};
