

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Mon Dec 14 00:22:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.351|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  710|  710|  710|  710|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_dct_1d2_fu_229  |dct_1d2  |   34|   34|   34|   34|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  288|  288|        36|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  288|  288|        36|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      252|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      8|      407|      318|    -|
|Memory               |        3|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      362|    -|
|Register             |        -|      -|       78|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|      8|      485|      932|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------+---------+---------+-------+-----+-----+-----+
    |grp_dct_1d2_fu_229  |dct_1d2  |        0|      8|  407|  318|    0|
    +--------------------+---------+---------+-------+-----+-----+-----+
    |Total               |         |        0|      8|  407|  318|    0|
    +--------------------+---------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |col_inbuf_U   |dct_2d_col_inbuf   |        1|  0|   0|    0|    64|   16|     1|         1024|
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        3|  0|   0|    0|   192|   48|     3|         3072|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln81_fu_276_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln84_1_fu_357_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln84_fu_326_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln92_fu_386_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln95_1_fu_436_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln95_fu_467_p2       |     +    |      0|  0|  15|           8|           8|
    |i_4_fu_337_p2            |     +    |      0|  0|  12|           4|           1|
    |i_5_fu_374_p2            |     +    |      0|  0|  12|           4|           1|
    |i_6_fu_447_p2            |     +    |      0|  0|  12|           4|           1|
    |i_fu_264_p2              |     +    |      0|  0|  12|           4|           1|
    |j_2_fu_392_p2            |     +    |      0|  0|  12|           4|           1|
    |j_fu_282_p2              |     +    |      0|  0|  12|           4|           1|
    |icmp_ln76_fu_258_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln81_fu_270_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln83_fu_288_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln87_fu_368_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln92_fu_380_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln94_fu_398_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln84_1_fu_302_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln84_fu_294_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln95_1_fu_412_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln95_fu_404_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 252|         110|          92|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |ap_phi_mux_j_0_phi_fu_166_p4   |   9|          2|    4|          8|
    |ap_phi_mux_j_1_phi_fu_211_p4   |   9|          2|    4|          8|
    |col_inbuf_address0             |  15|          3|    6|         18|
    |col_inbuf_ce0                  |  15|          3|    1|          3|
    |col_inbuf_ce1                  |   9|          2|    1|          2|
    |col_outbuf_address0            |  15|          3|    6|         18|
    |col_outbuf_ce0                 |  15|          3|    1|          3|
    |col_outbuf_we0                 |   9|          2|    1|          2|
    |grp_dct_1d2_fu_229_dst_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_229_src_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_229_src_q0      |  15|          3|   16|         48|
    |grp_dct_1d2_fu_229_src_q1      |  15|          3|   16|         48|
    |i_0_reg_139                    |   9|          2|    4|          8|
    |i_1_reg_173                    |   9|          2|    4|          8|
    |i_2_reg_184                    |   9|          2|    4|          8|
    |i_3_reg_218                    |   9|          2|    4|          8|
    |in_block_ce0                   |   9|          2|    1|          2|
    |in_block_ce1                   |   9|          2|    1|          2|
    |indvar_flatten11_reg_196       |   9|          2|    7|         14|
    |indvar_flatten_reg_151         |   9|          2|    7|         14|
    |j_0_reg_162                    |   9|          2|    4|          8|
    |j_1_reg_207                    |   9|          2|    4|          8|
    |row_outbuf_address0            |  15|          3|    6|         18|
    |row_outbuf_ce0                 |  15|          3|    1|          3|
    |row_outbuf_we0                 |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 362|         76|  115|        301|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |  1|   0|    1|          0|
    |grp_dct_1d2_fu_229_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_139                      |  4|   0|    4|          0|
    |i_1_reg_173                      |  4|   0|    4|          0|
    |i_2_reg_184                      |  4|   0|    4|          0|
    |i_3_reg_218                      |  4|   0|    4|          0|
    |i_5_reg_521                      |  4|   0|    4|          0|
    |i_reg_482                        |  4|   0|    4|          0|
    |icmp_ln81_reg_487                |  1|   0|    1|          0|
    |icmp_ln92_reg_526                |  1|   0|    1|          0|
    |indvar_flatten11_reg_196         |  7|   0|    7|          0|
    |indvar_flatten_reg_151           |  7|   0|    7|          0|
    |j_0_reg_162                      |  4|   0|    4|          0|
    |j_1_reg_207                      |  4|   0|    4|          0|
    |select_ln84_1_reg_501            |  4|   0|    4|          0|
    |select_ln84_reg_496              |  4|   0|    4|          0|
    |select_ln95_1_reg_540            |  4|   0|    4|          0|
    |select_ln95_reg_535              |  4|   0|    4|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 78|   0|   78|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|in_block_address1   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce1        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q1         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

