# ðŸ‘‹ Hi, Iâ€™m Durgesh Kumar (@durgeshkumar18)

## ðŸ‘€ Iâ€™m interested in:
- VLSI Design and Verification
- Semiconductor Technology
- Embedded Systems and IoT
- Digital System Design using Verilog and SystemVerilog
- AI/ML integration with hardware

## ðŸŒ± Iâ€™m currently learning:
- Digital Design Verification with UVM
- AXI, AHB Protocols
- Memory Controller & FIFO Verification
- SystemVerilog and VHDL
- MATLAB for DSP (FIR/IIR filters)

## ðŸ’¼ Internships/Projects:
- VLSI Internship @CODTECH
- ALU, RAM, Pipelined Processor, FIR Filter Design using Verilog
- Building personal projects in FPGA & RTL design

## ðŸ’žï¸ Iâ€™m looking to collaborate on:
- FPGA-based applications
- RTL IP design and verification
- Low-power digital logic design projects

## ðŸ“« How to reach me:
- Email: durgeshnishad109@gmail.com
- LinkedIn: [https://www.linkedin.com/in/durgesh-kumar-nishad-0750b4327
- GitHub: [github.com/durgeshkumar18](https://github.com/durgeshkumar18)

## ðŸ˜„ Pronouns:
- He/Him

## âš¡ Fun fact:
- I love solving digital puzzles and implementing real-world logic circuits on simulation tools and FPGA kits!

---

> âœ¨ This is a special repository because its `README.md` appears on your GitHub profile. Click the **"Edit"** button on your GitHub repo to make it yours!
