# Alogic Reference

This documentation intends to describe both the Alogic language and the Alogic
compiler which translates the Alogic language to Verilog. The sections can be
read in linear order to provide an introduction to Alogic.

## Sections

- [Basic concepts and examples](concepts.md)
- [Compilation model](compilation.md)
- [Design entities](entities.md)
- [Data types and simple variables](types.md)
- [Literal values](literals.md)
- [Ports](ports.md)
- [Parameters and constants](params.md)
- [Finite State Machines](fsms.md)
- [Statements](statements.md)
- [Control flow conversion](control.md)
- [Expressions](expr.md)
- [Networks](networks.md)
- [Pipelines](pipelines.md)
- [Distributed memories](memories.md)
- [SRAMs](srams.md)
- [Built-in functions](builtins.md)
- [Verilog interoperability](interop.md)
- [Preprocessor](preproc.md)
- [List of keywords](../src/main/antlr4/AlogicLexer.g4#L133)
- [Formal grammar](../src/main/antlr4/AlogicParser.g4#L27)

<p align="center">
Previous |
Index |
<a href="concepts.md">Next</a>
</p>
