<stg><name>Erode</name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:0  %src_kernel_win_0_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:1  %src_kernel_win_0_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:2  %src_kernel_win_0_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:3  %src_kernel_win_0_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:4  %src_kernel_win_0_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:5  %src_kernel_win_0_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:6  %src_kernel_win_0_va_6 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:7  %right_border_buf_0_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:8  %right_border_buf_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:9  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str266, i32 0, i32 0, [1 x i8]* @p_str267, [1 x i8]* @p_str268, [1 x i8]* @p_str269, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str270, [1 x i8]* @p_str271)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:10  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str259, i32 0, i32 0, [1 x i8]* @p_str260, [1 x i8]* @p_str261, [1 x i8]* @p_str262, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str263, [1 x i8]* @p_str264)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:11  %k_buf_0_val_3 = alloca [1280 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:12  %k_buf_0_val_4 = alloca [1280 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:13  %k_buf_0_val_5 = alloca [1280 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:14  %rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:15  %rend_i_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i_i_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region:16  br label %0

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %t_V = phi i10 [ 0, %"hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln443 = icmp eq i10 %t_V, -302

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 722, i64 722, i64 722)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_V = add i10 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln443, label %"morp_opr<erode_kernel, BORDER_REPLICATE, 0, 0, 720, 1280>.exit", label %loop_height_begin

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_height_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln443"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_height_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_height_begin:2  %icmp_ln887 = icmp ult i10 %t_V, -304

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:3  %xor_ln457 = xor i1 %icmp_ln887, true

]]></Node>
<StgValue><ssdm name="xor_ln457"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_height_begin:4  %tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:5  %icmp_ln899 = icmp ne i9 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_height_begin:6  %icmp_ln879 = icmp eq i10 %t_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_height_begin:7  %icmp_ln879_1 = icmp eq i10 %t_V, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_height_begin:8  %icmp_ln899_1 = icmp ugt i10 %t_V, -304

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="10">
<![CDATA[
loop_height_begin:9  %trunc_ln506 = trunc i10 %t_V to i2

]]></Node>
<StgValue><ssdm name="trunc_ln506"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
loop_height_begin:10  %xor_ln493 = xor i2 %trunc_ln506, 1

]]></Node>
<StgValue><ssdm name="xor_ln493"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
loop_height_begin:11  %sub_ln493 = sub i2 -2, %trunc_ln506

]]></Node>
<StgValue><ssdm name="sub_ln493"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
loop_height_begin:12  br label %1

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0">
<![CDATA[
morp_opr<erode_kernel, BORDER_REPLICATE, 0, 0, 720, 1280>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln1232"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %t_V_5 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]

]]></Node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln444 = zext i11 %t_V_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln444"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln444 = icmp eq i11 %t_V_5, -766

]]></Node>
<StgValue><ssdm name="icmp_ln444"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1282, i64 1282, i64 1282)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %j_V = add i11 %t_V_5, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_width_begin:6  %tmp_29 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_5, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_width_begin:7  %icmp_ln891 = icmp ne i10 %tmp_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_width_begin:9  %ImagLoc_x = add i12 -1, %zext_ln444

]]></Node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_width_begin:10  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:11  %xor_ln118 = xor i1 %tmp_30, true

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_width_begin:12  %icmp_ln118 = icmp slt i12 %ImagLoc_x, 1280

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:13  %and_ln118 = and i1 %icmp_ln118, %xor_ln118

]]></Node>
<StgValue><ssdm name="and_ln118"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_width_begin:14  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
loop_width_begin:15  %select_ln121 = select i1 %tmp_31, i12 0, i12 1279

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
loop_width_begin:16  %x = select i1 %and_ln118, i12 %ImagLoc_x, i12 %select_ln121

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="12">
<![CDATA[
loop_width_begin:17  %trunc_ln458 = trunc i12 %x to i2

]]></Node>
<StgValue><ssdm name="trunc_ln458"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:18  %or_ln457 = or i1 %icmp_ln118, %xor_ln457

]]></Node>
<StgValue><ssdm name="or_ln457"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
loop_width_begin:19  %zext_ln835 = zext i12 %x to i64

]]></Node>
<StgValue><ssdm name="zext_ln835"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:20  %k_buf_0_val_3_addr = getelementptr [1280 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:21  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:25  %k_buf_0_val_4_addr = getelementptr [1280 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:26  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:29  %k_buf_0_val_5_addr = getelementptr [1280 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:30  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_width_begin:33  br i1 %and_ln118, label %2, label %._crit_edge476.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln899, label %3, label %borderInterpolate.exit492.i.i.0

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit492.i.i.0:1  br i1 %icmp_ln879, label %"operator().exit534.i.i.0", label %._crit_edge478.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge478.i.i.1:0  br i1 %icmp_ln879_1, label %"operator().exit534.i.i.2", label %._crit_edge478.i.i.2

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge478.i.i.2:0  br label %._crit_edge476.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln887, label %.preheader460.i.i.preheader.0, label %._crit_edge476.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge476.i.i_ifconv:4  %and_ln512 = and i1 %icmp_ln899, %icmp_ln891

]]></Node>
<StgValue><ssdm name="and_ln512"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge476.i.i_ifconv:5  br i1 %and_ln512, label %._crit_edge.i540.i.i.0.0, label %loop_width_end

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:0  %src_kernel_win_0_va_7 = load i8* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_7"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:1  %right_border_buf_0_2 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:2  %right_border_buf_0_3 = load i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name="right_border_buf_0_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:21  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
loop_width_begin:22  %xor_ln493_1 = xor i2 %trunc_ln458, -1

]]></Node>
<StgValue><ssdm name="xor_ln493_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
loop_width_begin:23  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %src_kernel_win_0_va_7, i8 undef, i8 undef, i2 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:24  %col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:26  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
loop_width_begin:27  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_3, i8 undef, i8 undef, i2 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:28  %col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:30  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
loop_width_begin:31  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_2, i8 undef, i8 undef, i2 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:32  %col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit492.i.i.0:0  %tmp_35 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
operator().exit534.i.i.0:0  store i8 %tmp_35, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
operator().exit534.i.i.0:1  store i8 %tmp_35, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
operator().exit534.i.i.0:2  br label %._crit_edge478.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
operator().exit534.i.i.2:0  store i8 %tmp_35, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
operator().exit534.i.i.2:1  br label %._crit_edge478.i.i.2

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
.preheader460.i.i.preheader.0:0  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
.preheader460.i.i.preheader.0:1  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader460.i.i.preheader.0:2  %tmp_33 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
.preheader460.i.i.preheader.0:3  store i8 %tmp_33, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.i.preheader.0:4  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.i.preheader.0:5  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.i.preheader.0:6  store i8 %col_buf_0_val_0_0, i8* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.preheader460.i.i.preheader.0:7  br label %._crit_edge476.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln495"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge476.i.i_ifconv:0  %tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge476.i.i_ifconv:1  %src_kernel_win_0_va_8 = select i1 %icmp_ln899_1, i8 %tmp_9, i8 %col_buf_0_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_8"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge476.i.i_ifconv:2  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %sub_ln493)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge476.i.i_ifconv:3  %src_kernel_win_0_va_9 = select i1 %icmp_ln899_1, i8 %tmp_10, i8 %col_buf_0_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_9"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:4  %src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_14"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:5  %src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_15"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:6  %icmp_ln162 = icmp ult i8 %src_kernel_win_0_va_14, %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:7  %select_ln162 = select i1 %icmp_ln162, i8 %src_kernel_win_0_va_14, i8 %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name="select_ln162"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:8  %icmp_ln162_1 = icmp ult i8 %src_kernel_win_0_va_9, %select_ln162

]]></Node>
<StgValue><ssdm name="icmp_ln162_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:2  %src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_12"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:3  %src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_13"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:9  %select_ln162_1 = select i1 %icmp_ln162_1, i8 %src_kernel_win_0_va_9, i8 %select_ln162

]]></Node>
<StgValue><ssdm name="select_ln162_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:10  %icmp_ln162_2 = icmp ult i8 %src_kernel_win_0_va_13, %select_ln162_1

]]></Node>
<StgValue><ssdm name="icmp_ln162_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:11  %select_ln162_2 = select i1 %icmp_ln162_2, i8 %src_kernel_win_0_va_13, i8 %select_ln162_1

]]></Node>
<StgValue><ssdm name="select_ln162_2"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:12  %icmp_ln162_3 = icmp ult i8 %src_kernel_win_0_va_12, %select_ln162_2

]]></Node>
<StgValue><ssdm name="icmp_ln162_3"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:13  %select_ln162_3 = select i1 %icmp_ln162_3, i8 %src_kernel_win_0_va_12, i8 %select_ln162_2

]]></Node>
<StgValue><ssdm name="select_ln162_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:14  %icmp_ln162_4 = icmp ult i8 %src_kernel_win_0_va_8, %select_ln162_3

]]></Node>
<StgValue><ssdm name="icmp_ln162_4"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:15  %select_ln162_4 = select i1 %icmp_ln162_4, i8 %src_kernel_win_0_va_8, i8 %select_ln162_3

]]></Node>
<StgValue><ssdm name="select_ln162_4"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:1  %src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_17"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:2  %src_kernel_win_0_va_18 = load i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_18"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:4  store i8 %src_kernel_win_0_va_18, i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:5  store i8 %src_kernel_win_0_va_9, i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:6  store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:7  store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:0  %src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_10"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:1  %src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_11"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:16  %icmp_ln162_5 = icmp ult i8 %src_kernel_win_0_va_11, %select_ln162_4

]]></Node>
<StgValue><ssdm name="icmp_ln162_5"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:17  %select_ln162_5 = select i1 %icmp_ln162_5, i8 %src_kernel_win_0_va_11, i8 %select_ln162_4

]]></Node>
<StgValue><ssdm name="select_ln162_5"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:18  %icmp_ln162_6 = icmp ult i8 %src_kernel_win_0_va_10, %select_ln162_5

]]></Node>
<StgValue><ssdm name="icmp_ln162_6"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:19  %select_ln162_6 = select i1 %icmp_ln162_6, i8 %src_kernel_win_0_va_10, i8 %select_ln162_5

]]></Node>
<StgValue><ssdm name="select_ln162_6"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:20  %icmp_ln162_7 = icmp ult i8 %col_buf_0_val_0_0, %select_ln162_6

]]></Node>
<StgValue><ssdm name="icmp_ln162_7"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:21  %tmp_34 = select i1 %icmp_ln162_7, i8 %col_buf_0_val_0_0, i8 %select_ln162_6

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:0  %src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_16"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:8  store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:9  store i8 %col_buf_0_val_0_0, i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_width_begin:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln444"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_width_begin:4  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_width_begin:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln448"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_width_begin:8  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str56) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln450"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i540.i.i.0.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_34)

]]></Node>
<StgValue><ssdm name="write_ln515"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i540.i.i.0.0:23  br label %loop_width_end

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_width_end:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str23, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
loop_width_end:10  br label %1

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_height_end:0  %empty_228 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
loop_height_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
