# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ContUpDown_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/LSD/P7/Parte2/ContUpDown.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:58 on Apr 23,2019
# vcom -reportprogress 300 -93 -work work C:/LSD/P7/Parte2/ContUpDown.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ContUpDown
# -- Compiling architecture Behavioral of ContUpDown
# End time: 14:47:58 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.contupdown(behavioral)
# vsim work.contupdown(behavioral) 
# Start time: 14:48:07 on Apr 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.contupdown(behavioral)
add wave -position end  sim:/contupdown/reset
add wave -position end  sim:/contupdown/clk
add wave -position end  sim:/contupdown/enable
add wave -position end  sim:/contupdown/upDown_n
add wave -position end  sim:/contupdown/cntOut
add wave -position end  sim:/contupdown/s_cntValue
vcom -reportprogress 300 -work work C:/LSD/P7/Parte2/BinUDCntEnRst8Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:48 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte2/BinUDCntEnRst8Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ContUpDown
# End time: 14:50:48 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/P7/Parte2/BinUDCntEnRst8Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte2/BinUDCntEnRst8Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ContUpDown
# End time: 14:50:50 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/P7/Parte2/BinUDCntEnRst8Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte2/BinUDCntEnRst8Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ContUpDown
# End time: 14:50:51 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.binudcntenrst8tb(stimulus)
# End time: 14:51:05 on Apr 23,2019, Elapsed time: 0:02:58
# Errors: 0, Warnings: 0
# vsim work.binudcntenrst8tb(stimulus) 
# Start time: 14:51:05 on Apr 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binudcntenrst8tb(stimulus)
# Loading work.contupdown(behavioral)
add wave -position end  sim:/binudcntenrst8tb/s_reset
add wave -position end  sim:/binudcntenrst8tb/s_clk
add wave -position end  sim:/binudcntenrst8tb/s_enable
add wave -position end  sim:/binudcntenrst8tb/s_upDown_n
add wave -position end  sim:/binudcntenrst8tb/s_cntOut
run
# End time: 14:53:30 on Apr 23,2019, Elapsed time: 0:02:25
# Errors: 0, Warnings: 0
