Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f46409856fe749f685439526ed4d3e9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_sim_behav xil_defaultlib.vending_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port CHG [C:/Users/Ray/Desktop/DigLogic/lab_4/vending_sim.v:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vending
Compiling module xil_defaultlib.vending_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_sim_behav
