
RobotArm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b68c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000924  0800b798  0800b798  0001b798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0bc  0800c0bc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  0800c0bc  0800c0bc  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c0bc  0800c0bc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0bc  0800c0bc  0001c0bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0c0  0800c0c0  0001c0c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c0c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000159c  200001d4  0800c298  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001770  0800c298  00021770  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001535a  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a4c  00000000  00000000  0003559a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013f0  00000000  00000000  00038fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f41  00000000  00000000  0003a3d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b244  00000000  00000000  0003b319  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a38d  00000000  00000000  0005655d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009060b  00000000  00000000  000708ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000057a0  00000000  00000000  00100ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a9  00000000  00000000  00106698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001d4 	.word	0x200001d4
 8000128:	00000000 	.word	0x00000000
 800012c:	0800b780 	.word	0x0800b780

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001d8 	.word	0x200001d8
 8000148:	0800b780 	.word	0x0800b780

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4b4f      	ldr	r3, [pc, #316]	; (80002b0 <MX_GPIO_Init+0x154>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a4e      	ldr	r2, [pc, #312]	; (80002b0 <MX_GPIO_Init+0x154>)
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b4c      	ldr	r3, [pc, #304]	; (80002b0 <MX_GPIO_Init+0x154>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4b49      	ldr	r3, [pc, #292]	; (80002b0 <MX_GPIO_Init+0x154>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a48      	ldr	r2, [pc, #288]	; (80002b0 <MX_GPIO_Init+0x154>)
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b46      	ldr	r3, [pc, #280]	; (80002b0 <MX_GPIO_Init+0x154>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4b43      	ldr	r3, [pc, #268]	; (80002b0 <MX_GPIO_Init+0x154>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a42      	ldr	r2, [pc, #264]	; (80002b0 <MX_GPIO_Init+0x154>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b40      	ldr	r3, [pc, #256]	; (80002b0 <MX_GPIO_Init+0x154>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b8:	4b3d      	ldr	r3, [pc, #244]	; (80002b0 <MX_GPIO_Init+0x154>)
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	4a3c      	ldr	r2, [pc, #240]	; (80002b0 <MX_GPIO_Init+0x154>)
 80001be:	f043 0308 	orr.w	r3, r3, #8
 80001c2:	6193      	str	r3, [r2, #24]
 80001c4:	4b3a      	ldr	r3, [pc, #232]	; (80002b0 <MX_GPIO_Init+0x154>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	603b      	str	r3, [r7, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LedPcb_GPIO_Port, LedPcb_Pin, GPIO_PIN_RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001d6:	4837      	ldr	r0, [pc, #220]	; (80002b4 <MX_GPIO_Init+0x158>)
 80001d8:	f002 fb50 	bl	800287c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, StepM_Z_Pin|StepM_Y_Pin|StepM_X_Pin|DirM_Z_Pin
 80001dc:	2200      	movs	r2, #0
 80001de:	213f      	movs	r1, #63	; 0x3f
 80001e0:	4835      	ldr	r0, [pc, #212]	; (80002b8 <MX_GPIO_Init+0x15c>)
 80001e2:	f002 fb4b 	bl	800287c <HAL_GPIO_WritePin>
                          |DirM_Y_Pin|DirM_X_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Home_led_Pin|Finish_led_Pin|Wait_led_Pin|EnableMotors_Pin, GPIO_PIN_RESET);
 80001e6:	2200      	movs	r2, #0
 80001e8:	f44f 719c 	mov.w	r1, #312	; 0x138
 80001ec:	4833      	ldr	r0, [pc, #204]	; (80002bc <MX_GPIO_Init+0x160>)
 80001ee:	f002 fb45 	bl	800287c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LedPcb_Pin;
 80001f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f8:	2301      	movs	r3, #1
 80001fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fc:	2300      	movs	r3, #0
 80001fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000200:	2302      	movs	r3, #2
 8000202:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LedPcb_GPIO_Port, &GPIO_InitStruct);
 8000204:	f107 0310 	add.w	r3, r7, #16
 8000208:	4619      	mov	r1, r3
 800020a:	482a      	ldr	r0, [pc, #168]	; (80002b4 <MX_GPIO_Init+0x158>)
 800020c:	f002 f9b2 	bl	8002574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000210:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000214:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000216:	2303      	movs	r3, #3
 8000218:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800021a:	f107 0310 	add.w	r3, r7, #16
 800021e:	4619      	mov	r1, r3
 8000220:	4824      	ldr	r0, [pc, #144]	; (80002b4 <MX_GPIO_Init+0x158>)
 8000222:	f002 f9a7 	bl	8002574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = StepM_Z_Pin|StepM_Y_Pin|StepM_X_Pin|DirM_Z_Pin
 8000226:	233f      	movs	r3, #63	; 0x3f
 8000228:	613b      	str	r3, [r7, #16]
                          |DirM_Y_Pin|DirM_X_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800022a:	2301      	movs	r3, #1
 800022c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800022e:	2300      	movs	r3, #0
 8000230:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000232:	2302      	movs	r3, #2
 8000234:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000236:	f107 0310 	add.w	r3, r7, #16
 800023a:	4619      	mov	r1, r3
 800023c:	481e      	ldr	r0, [pc, #120]	; (80002b8 <MX_GPIO_Init+0x15c>)
 800023e:	f002 f999 	bl	8002574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 PA8 PA9
                           PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000242:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000246:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_10|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000248:	2303      	movs	r3, #3
 800024a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800024c:	f107 0310 	add.w	r3, r7, #16
 8000250:	4619      	mov	r1, r3
 8000252:	4819      	ldr	r0, [pc, #100]	; (80002b8 <MX_GPIO_Init+0x15c>)
 8000254:	f002 f98e 	bl	8002574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000258:	f640 4307 	movw	r3, #3079	; 0xc07
 800025c:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800025e:	2303      	movs	r3, #3
 8000260:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000262:	f107 0310 	add.w	r3, r7, #16
 8000266:	4619      	mov	r1, r3
 8000268:	4814      	ldr	r0, [pc, #80]	; (80002bc <MX_GPIO_Init+0x160>)
 800026a:	f002 f983 	bl	8002574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = StopM_Z_Pin|StopM_Y_Pin|StopM_X_Pin|STOP_btn_Pin;
 800026e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000272:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000274:	4b12      	ldr	r3, [pc, #72]	; (80002c0 <MX_GPIO_Init+0x164>)
 8000276:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000278:	2300      	movs	r3, #0
 800027a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800027c:	f107 0310 	add.w	r3, r7, #16
 8000280:	4619      	mov	r1, r3
 8000282:	480e      	ldr	r0, [pc, #56]	; (80002bc <MX_GPIO_Init+0x160>)
 8000284:	f002 f976 	bl	8002574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Home_led_Pin|Finish_led_Pin|Wait_led_Pin|EnableMotors_Pin;
 8000288:	f44f 739c 	mov.w	r3, #312	; 0x138
 800028c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800028e:	2301      	movs	r3, #1
 8000290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000292:	2300      	movs	r3, #0
 8000294:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000296:	2302      	movs	r3, #2
 8000298:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800029a:	f107 0310 	add.w	r3, r7, #16
 800029e:	4619      	mov	r1, r3
 80002a0:	4806      	ldr	r0, [pc, #24]	; (80002bc <MX_GPIO_Init+0x160>)
 80002a2:	f002 f967 	bl	8002574 <HAL_GPIO_Init>

}
 80002a6:	bf00      	nop
 80002a8:	3720      	adds	r7, #32
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	40021000 	.word	0x40021000
 80002b4:	40011000 	.word	0x40011000
 80002b8:	40010800 	.word	0x40010800
 80002bc:	40010c00 	.word	0x40010c00
 80002c0:	10110000 	.word	0x10110000

080002c4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80002c8:	4b12      	ldr	r3, [pc, #72]	; (8000314 <MX_I2C1_Init+0x50>)
 80002ca:	4a13      	ldr	r2, [pc, #76]	; (8000318 <MX_I2C1_Init+0x54>)
 80002cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80002ce:	4b11      	ldr	r3, [pc, #68]	; (8000314 <MX_I2C1_Init+0x50>)
 80002d0:	4a12      	ldr	r2, [pc, #72]	; (800031c <MX_I2C1_Init+0x58>)
 80002d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80002d4:	4b0f      	ldr	r3, [pc, #60]	; (8000314 <MX_I2C1_Init+0x50>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80002da:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <MX_I2C1_Init+0x50>)
 80002dc:	2200      	movs	r2, #0
 80002de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002e0:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <MX_I2C1_Init+0x50>)
 80002e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80002e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002e8:	4b0a      	ldr	r3, [pc, #40]	; (8000314 <MX_I2C1_Init+0x50>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80002ee:	4b09      	ldr	r3, [pc, #36]	; (8000314 <MX_I2C1_Init+0x50>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002f4:	4b07      	ldr	r3, [pc, #28]	; (8000314 <MX_I2C1_Init+0x50>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002fa:	4b06      	ldr	r3, [pc, #24]	; (8000314 <MX_I2C1_Init+0x50>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000300:	4804      	ldr	r0, [pc, #16]	; (8000314 <MX_I2C1_Init+0x50>)
 8000302:	f002 faed 	bl	80028e0 <HAL_I2C_Init>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800030c:	f001 fd26 	bl	8001d5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000310:	bf00      	nop
 8000312:	bd80      	pop	{r7, pc}
 8000314:	200001f0 	.word	0x200001f0
 8000318:	40005400 	.word	0x40005400
 800031c:	000186a0 	.word	0x000186a0

08000320 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b088      	sub	sp, #32
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000328:	f107 0310 	add.w	r3, r7, #16
 800032c:	2200      	movs	r2, #0
 800032e:	601a      	str	r2, [r3, #0]
 8000330:	605a      	str	r2, [r3, #4]
 8000332:	609a      	str	r2, [r3, #8]
 8000334:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	4a15      	ldr	r2, [pc, #84]	; (8000390 <HAL_I2C_MspInit+0x70>)
 800033c:	4293      	cmp	r3, r2
 800033e:	d123      	bne.n	8000388 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000340:	4b14      	ldr	r3, [pc, #80]	; (8000394 <HAL_I2C_MspInit+0x74>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	4a13      	ldr	r2, [pc, #76]	; (8000394 <HAL_I2C_MspInit+0x74>)
 8000346:	f043 0308 	orr.w	r3, r3, #8
 800034a:	6193      	str	r3, [r2, #24]
 800034c:	4b11      	ldr	r3, [pc, #68]	; (8000394 <HAL_I2C_MspInit+0x74>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	f003 0308 	and.w	r3, r3, #8
 8000354:	60fb      	str	r3, [r7, #12]
 8000356:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000358:	23c0      	movs	r3, #192	; 0xc0
 800035a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800035c:	2312      	movs	r3, #18
 800035e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000360:	2303      	movs	r3, #3
 8000362:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000364:	f107 0310 	add.w	r3, r7, #16
 8000368:	4619      	mov	r1, r3
 800036a:	480b      	ldr	r0, [pc, #44]	; (8000398 <HAL_I2C_MspInit+0x78>)
 800036c:	f002 f902 	bl	8002574 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000370:	4b08      	ldr	r3, [pc, #32]	; (8000394 <HAL_I2C_MspInit+0x74>)
 8000372:	69db      	ldr	r3, [r3, #28]
 8000374:	4a07      	ldr	r2, [pc, #28]	; (8000394 <HAL_I2C_MspInit+0x74>)
 8000376:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800037a:	61d3      	str	r3, [r2, #28]
 800037c:	4b05      	ldr	r3, [pc, #20]	; (8000394 <HAL_I2C_MspInit+0x74>)
 800037e:	69db      	ldr	r3, [r3, #28]
 8000380:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000384:	60bb      	str	r3, [r7, #8]
 8000386:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000388:	bf00      	nop
 800038a:	3720      	adds	r7, #32
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	40005400 	.word	0x40005400
 8000394:	40021000 	.word	0x40021000
 8000398:	40010c00 	.word	0x40010c00

0800039c <Lcd_Send_Cmd>:
#include "i2c.h"
#include "lcd_i2c.h"

void Lcd_Send_Cmd(char cmd)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b086      	sub	sp, #24
 80003a0:	af02      	add	r7, sp, #8
 80003a2:	4603      	mov	r3, r0
 80003a4:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xF0);
 80003a6:	79fb      	ldrb	r3, [r7, #7]
 80003a8:	f023 030f 	bic.w	r3, r3, #15
 80003ac:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4) & 0xF0);
 80003ae:	79fb      	ldrb	r3, [r7, #7]
 80003b0:	011b      	lsls	r3, r3, #4
 80003b2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;
 80003b4:	7bfb      	ldrb	r3, [r7, #15]
 80003b6:	f043 030c 	orr.w	r3, r3, #12
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;
 80003be:	7bfb      	ldrb	r3, [r7, #15]
 80003c0:	f043 0308 	orr.w	r3, r3, #8
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;
 80003c8:	7bbb      	ldrb	r3, [r7, #14]
 80003ca:	f043 030c 	orr.w	r3, r3, #12
 80003ce:	b2db      	uxtb	r3, r3
 80003d0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;
 80003d2:	7bbb      	ldrb	r3, [r7, #14]
 80003d4:	f043 0308 	orr.w	r3, r3, #8
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDRESS,(uint8_t*) data_t, 4, 100);
 80003dc:	f107 0208 	add.w	r2, r7, #8
 80003e0:	2364      	movs	r3, #100	; 0x64
 80003e2:	9300      	str	r3, [sp, #0]
 80003e4:	2304      	movs	r3, #4
 80003e6:	214e      	movs	r1, #78	; 0x4e
 80003e8:	4803      	ldr	r0, [pc, #12]	; (80003f8 <Lcd_Send_Cmd+0x5c>)
 80003ea:	f002 fbbd 	bl	8002b68 <HAL_I2C_Master_Transmit>
}
 80003ee:	bf00      	nop
 80003f0:	3710      	adds	r7, #16
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	200001f0 	.word	0x200001f0

080003fc <Lcd_Send_Char>:

void Lcd_Send_Char(char data)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b086      	sub	sp, #24
 8000400:	af02      	add	r7, sp, #8
 8000402:	4603      	mov	r3, r0
 8000404:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xF0);
 8000406:	79fb      	ldrb	r3, [r7, #7]
 8000408:	f023 030f 	bic.w	r3, r3, #15
 800040c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4) & 0xF0);
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	011b      	lsls	r3, r3, #4
 8000412:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;
 8000414:	7bfb      	ldrb	r3, [r7, #15]
 8000416:	f043 030d 	orr.w	r3, r3, #13
 800041a:	b2db      	uxtb	r3, r3
 800041c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;
 800041e:	7bfb      	ldrb	r3, [r7, #15]
 8000420:	f043 0309 	orr.w	r3, r3, #9
 8000424:	b2db      	uxtb	r3, r3
 8000426:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;
 8000428:	7bbb      	ldrb	r3, [r7, #14]
 800042a:	f043 030d 	orr.w	r3, r3, #13
 800042e:	b2db      	uxtb	r3, r3
 8000430:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;
 8000432:	7bbb      	ldrb	r3, [r7, #14]
 8000434:	f043 0309 	orr.w	r3, r3, #9
 8000438:	b2db      	uxtb	r3, r3
 800043a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDRESS,(uint8_t*) data_t, 4, 100);
 800043c:	f107 0208 	add.w	r2, r7, #8
 8000440:	2364      	movs	r3, #100	; 0x64
 8000442:	9300      	str	r3, [sp, #0]
 8000444:	2304      	movs	r3, #4
 8000446:	214e      	movs	r1, #78	; 0x4e
 8000448:	4803      	ldr	r0, [pc, #12]	; (8000458 <Lcd_Send_Char+0x5c>)
 800044a:	f002 fb8d 	bl	8002b68 <HAL_I2C_Master_Transmit>
}
 800044e:	bf00      	nop
 8000450:	3710      	adds	r7, #16
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	200001f0 	.word	0x200001f0

0800045c <Lcd_Init>:

void Lcd_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
	HAL_Delay(60);
 8000460:	203c      	movs	r0, #60	; 0x3c
 8000462:	f001 ff55 	bl	8002310 <HAL_Delay>
	Lcd_Send_Cmd(0x02);
 8000466:	2002      	movs	r0, #2
 8000468:	f7ff ff98 	bl	800039c <Lcd_Send_Cmd>
	Lcd_Send_Cmd(0x28);
 800046c:	2028      	movs	r0, #40	; 0x28
 800046e:	f7ff ff95 	bl	800039c <Lcd_Send_Cmd>
	Lcd_Send_Cmd(0x0C);
 8000472:	200c      	movs	r0, #12
 8000474:	f7ff ff92 	bl	800039c <Lcd_Send_Cmd>
	Lcd_Send_Cmd(0x80);
 8000478:	2080      	movs	r0, #128	; 0x80
 800047a:	f7ff ff8f 	bl	800039c <Lcd_Send_Cmd>
	Lcd_Send_Cmd(0x01);
 800047e:	2001      	movs	r0, #1
 8000480:	f7ff ff8c 	bl	800039c <Lcd_Send_Cmd>
}
 8000484:	bf00      	nop
 8000486:	bd80      	pop	{r7, pc}

08000488 <Lcd_Clear>:

void Lcd_Clear(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
	Lcd_Send_Cmd(0x01);
 800048c:	2001      	movs	r0, #1
 800048e:	f7ff ff85 	bl	800039c <Lcd_Send_Cmd>
	HAL_Delay(2);
 8000492:	2002      	movs	r0, #2
 8000494:	f001 ff3c 	bl	8002310 <HAL_Delay>
}
 8000498:	bf00      	nop
 800049a:	bd80      	pop	{r7, pc}

0800049c <Lcd_Set_Cursor>:

void Lcd_Set_Cursor(int row, int col)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	6039      	str	r1, [r7, #0]
	uint8_t address;
	switch(row)
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	3b01      	subs	r3, #1
 80004aa:	2b03      	cmp	r3, #3
 80004ac:	d816      	bhi.n	80004dc <Lcd_Set_Cursor+0x40>
 80004ae:	a201      	add	r2, pc, #4	; (adr r2, 80004b4 <Lcd_Set_Cursor+0x18>)
 80004b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b4:	080004c5 	.word	0x080004c5
 80004b8:	080004cb 	.word	0x080004cb
 80004bc:	080004d1 	.word	0x080004d1
 80004c0:	080004d7 	.word	0x080004d7
	{
		case 1:
			address = 0x00;
 80004c4:	2300      	movs	r3, #0
 80004c6:	73fb      	strb	r3, [r7, #15]
			break;
 80004c8:	e008      	b.n	80004dc <Lcd_Set_Cursor+0x40>
		case 2:
			address = 0x40;
 80004ca:	2340      	movs	r3, #64	; 0x40
 80004cc:	73fb      	strb	r3, [r7, #15]
			break;
 80004ce:	e005      	b.n	80004dc <Lcd_Set_Cursor+0x40>
		case 3:
			address = 0x14;
 80004d0:	2314      	movs	r3, #20
 80004d2:	73fb      	strb	r3, [r7, #15]
			break;
 80004d4:	e002      	b.n	80004dc <Lcd_Set_Cursor+0x40>
		case 4:
			address = 0x54;
 80004d6:	2354      	movs	r3, #84	; 0x54
 80004d8:	73fb      	strb	r3, [r7, #15]
			break;
 80004da:	bf00      	nop
	}
	address += col - 1;
 80004dc:	683b      	ldr	r3, [r7, #0]
 80004de:	b2da      	uxtb	r2, r3
 80004e0:	7bfb      	ldrb	r3, [r7, #15]
 80004e2:	4413      	add	r3, r2
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	3b01      	subs	r3, #1
 80004e8:	73fb      	strb	r3, [r7, #15]
	Lcd_Send_Cmd(0x80 | address);
 80004ea:	7bfb      	ldrb	r3, [r7, #15]
 80004ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	4618      	mov	r0, r3
 80004f4:	f7ff ff52 	bl	800039c <Lcd_Send_Cmd>

}
 80004f8:	bf00      	nop
 80004fa:	3710      	adds	r7, #16
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}

08000500 <Lcd_Send_String>:

void Lcd_Send_String(char *str)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
	while(*str) Lcd_Send_Char(*str++);
 8000508:	e006      	b.n	8000518 <Lcd_Send_String+0x18>
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	1c5a      	adds	r2, r3, #1
 800050e:	607a      	str	r2, [r7, #4]
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	4618      	mov	r0, r3
 8000514:	f7ff ff72 	bl	80003fc <Lcd_Send_Char>
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d1f4      	bne.n	800050a <Lcd_Send_String+0xa>
}
 8000520:	bf00      	nop
 8000522:	bf00      	nop
 8000524:	3708      	adds	r7, #8
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}

0800052a <Lcd_Blink>:
{
	Lcd_Send_Cmd(0x18);
}

void Lcd_Blink(void)
{
 800052a:	b580      	push	{r7, lr}
 800052c:	af00      	add	r7, sp, #0
	Lcd_Send_Cmd(0x0F);
 800052e:	200f      	movs	r0, #15
 8000530:	f7ff ff34 	bl	800039c <Lcd_Send_Cmd>
}
 8000534:	bf00      	nop
 8000536:	bd80      	pop	{r7, pc}

08000538 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000538:	b5b0      	push	{r4, r5, r7, lr}
 800053a:	b0bc      	sub	sp, #240	; 0xf0
 800053c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800053e:	f001 fe85 	bl	800224c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000542:	f000 fb4f 	bl	8000be4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000546:	f7ff fe09 	bl	800015c <MX_GPIO_Init>
  MX_TIM2_Init();
 800054a:	f001 fcc1 	bl	8001ed0 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 800054e:	f009 ff23 	bl	800a398 <MX_USB_DEVICE_Init>
  MX_TIM4_Init();
 8000552:	f001 fd57 	bl	8002004 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000556:	f001 fd07 	bl	8001f68 <MX_TIM3_Init>
  MX_I2C1_Init();
 800055a:	f7ff feb3 	bl	80002c4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // Apartado para inicializar el LCD
  Lcd_Init();
 800055e:	f7ff ff7d 	bl	800045c <Lcd_Init>

  ///// Seteo los leds de estado
  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, RESET);
 8000562:	2200      	movs	r2, #0
 8000564:	2120      	movs	r1, #32
 8000566:	48b1      	ldr	r0, [pc, #708]	; (800082c <main+0x2f4>)
 8000568:	f002 f988 	bl	800287c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 800056c:	2200      	movs	r2, #0
 800056e:	2110      	movs	r1, #16
 8000570:	48ae      	ldr	r0, [pc, #696]	; (800082c <main+0x2f4>)
 8000572:	f002 f983 	bl	800287c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Home_led_GPIO_Port, Home_led_Pin, RESET);
 8000576:	2200      	movs	r2, #0
 8000578:	2108      	movs	r1, #8
 800057a:	48ac      	ldr	r0, [pc, #688]	; (800082c <main+0x2f4>)
 800057c:	f002 f97e 	bl	800287c <HAL_GPIO_WritePin>

  ///// Configurar el bus Enable
  HAL_GPIO_WritePin(EnableMotors_GPIO_Port, EnableMotors_Pin, SET);
 8000580:	2201      	movs	r2, #1
 8000582:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000586:	48a9      	ldr	r0, [pc, #676]	; (800082c <main+0x2f4>)
 8000588:	f002 f978 	bl	800287c <HAL_GPIO_WritePin>

  // Inicialización de cada motor
  motors[0] = (StepperMotor){
 800058c:	4ba8      	ldr	r3, [pc, #672]	; (8000830 <main+0x2f8>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	461d      	mov	r5, r3
 8000592:	4ba8      	ldr	r3, [pc, #672]	; (8000834 <main+0x2fc>)
 8000594:	881b      	ldrh	r3, [r3, #0]
 8000596:	461c      	mov	r4, r3
 8000598:	4ba7      	ldr	r3, [pc, #668]	; (8000838 <main+0x300>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	4618      	mov	r0, r3
 800059e:	4ba7      	ldr	r3, [pc, #668]	; (800083c <main+0x304>)
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	4619      	mov	r1, r3
 80005a4:	4ba6      	ldr	r3, [pc, #664]	; (8000840 <main+0x308>)
 80005a6:	4aa7      	ldr	r2, [pc, #668]	; (8000844 <main+0x30c>)
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	4ba5      	ldr	r3, [pc, #660]	; (8000840 <main+0x308>)
 80005ac:	2204      	movs	r2, #4
 80005ae:	809a      	strh	r2, [r3, #4]
 80005b0:	4ba3      	ldr	r3, [pc, #652]	; (8000840 <main+0x308>)
 80005b2:	4aa4      	ldr	r2, [pc, #656]	; (8000844 <main+0x30c>)
 80005b4:	609a      	str	r2, [r3, #8]
 80005b6:	4ba2      	ldr	r3, [pc, #648]	; (8000840 <main+0x308>)
 80005b8:	2220      	movs	r2, #32
 80005ba:	819a      	strh	r2, [r3, #12]
 80005bc:	4ba0      	ldr	r3, [pc, #640]	; (8000840 <main+0x308>)
 80005be:	611d      	str	r5, [r3, #16]
 80005c0:	4b9f      	ldr	r3, [pc, #636]	; (8000840 <main+0x308>)
 80005c2:	615c      	str	r4, [r3, #20]
 80005c4:	4b9e      	ldr	r3, [pc, #632]	; (8000840 <main+0x308>)
 80005c6:	6198      	str	r0, [r3, #24]
 80005c8:	4b9d      	ldr	r3, [pc, #628]	; (8000840 <main+0x308>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	61da      	str	r2, [r3, #28]
 80005ce:	4b9c      	ldr	r3, [pc, #624]	; (8000840 <main+0x308>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	621a      	str	r2, [r3, #32]
 80005d4:	4b9a      	ldr	r3, [pc, #616]	; (8000840 <main+0x308>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	625a      	str	r2, [r3, #36]	; 0x24
 80005da:	4b99      	ldr	r3, [pc, #612]	; (8000840 <main+0x308>)
 80005dc:	2200      	movs	r2, #0
 80005de:	629a      	str	r2, [r3, #40]	; 0x28
 80005e0:	4b97      	ldr	r3, [pc, #604]	; (8000840 <main+0x308>)
 80005e2:	62d9      	str	r1, [r3, #44]	; 0x2c
	  velMotor_X,
	  microSteppingM_X,
	  0, 0, 0, 0,
	  flagStopM_X
  };
  motors[1] = (StepperMotor){
 80005e4:	4b98      	ldr	r3, [pc, #608]	; (8000848 <main+0x310>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	461d      	mov	r5, r3
 80005ea:	4b98      	ldr	r3, [pc, #608]	; (800084c <main+0x314>)
 80005ec:	881b      	ldrh	r3, [r3, #0]
 80005ee:	461c      	mov	r4, r3
 80005f0:	4b97      	ldr	r3, [pc, #604]	; (8000850 <main+0x318>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	4618      	mov	r0, r3
 80005f6:	4b97      	ldr	r3, [pc, #604]	; (8000854 <main+0x31c>)
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	4619      	mov	r1, r3
 80005fc:	4b90      	ldr	r3, [pc, #576]	; (8000840 <main+0x308>)
 80005fe:	4a91      	ldr	r2, [pc, #580]	; (8000844 <main+0x30c>)
 8000600:	631a      	str	r2, [r3, #48]	; 0x30
 8000602:	4b8f      	ldr	r3, [pc, #572]	; (8000840 <main+0x308>)
 8000604:	2202      	movs	r2, #2
 8000606:	869a      	strh	r2, [r3, #52]	; 0x34
 8000608:	4b8d      	ldr	r3, [pc, #564]	; (8000840 <main+0x308>)
 800060a:	4a8e      	ldr	r2, [pc, #568]	; (8000844 <main+0x30c>)
 800060c:	639a      	str	r2, [r3, #56]	; 0x38
 800060e:	4b8c      	ldr	r3, [pc, #560]	; (8000840 <main+0x308>)
 8000610:	2210      	movs	r2, #16
 8000612:	879a      	strh	r2, [r3, #60]	; 0x3c
 8000614:	4b8a      	ldr	r3, [pc, #552]	; (8000840 <main+0x308>)
 8000616:	641d      	str	r5, [r3, #64]	; 0x40
 8000618:	4b89      	ldr	r3, [pc, #548]	; (8000840 <main+0x308>)
 800061a:	645c      	str	r4, [r3, #68]	; 0x44
 800061c:	4b88      	ldr	r3, [pc, #544]	; (8000840 <main+0x308>)
 800061e:	6498      	str	r0, [r3, #72]	; 0x48
 8000620:	4b87      	ldr	r3, [pc, #540]	; (8000840 <main+0x308>)
 8000622:	2200      	movs	r2, #0
 8000624:	64da      	str	r2, [r3, #76]	; 0x4c
 8000626:	4b86      	ldr	r3, [pc, #536]	; (8000840 <main+0x308>)
 8000628:	2200      	movs	r2, #0
 800062a:	651a      	str	r2, [r3, #80]	; 0x50
 800062c:	4b84      	ldr	r3, [pc, #528]	; (8000840 <main+0x308>)
 800062e:	2200      	movs	r2, #0
 8000630:	655a      	str	r2, [r3, #84]	; 0x54
 8000632:	4b83      	ldr	r3, [pc, #524]	; (8000840 <main+0x308>)
 8000634:	2200      	movs	r2, #0
 8000636:	659a      	str	r2, [r3, #88]	; 0x58
 8000638:	4b81      	ldr	r3, [pc, #516]	; (8000840 <main+0x308>)
 800063a:	65d9      	str	r1, [r3, #92]	; 0x5c
	  velMotor_Y,
	  microSteppingM_Y,
	  0, 0, 0, 0,
	  flagStopM_Y
  };
  motors[2] = (StepperMotor){
 800063c:	4b86      	ldr	r3, [pc, #536]	; (8000858 <main+0x320>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	461d      	mov	r5, r3
 8000642:	4b86      	ldr	r3, [pc, #536]	; (800085c <main+0x324>)
 8000644:	881b      	ldrh	r3, [r3, #0]
 8000646:	461c      	mov	r4, r3
 8000648:	4b85      	ldr	r3, [pc, #532]	; (8000860 <main+0x328>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	4618      	mov	r0, r3
 800064e:	4b85      	ldr	r3, [pc, #532]	; (8000864 <main+0x32c>)
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	4619      	mov	r1, r3
 8000654:	4b7a      	ldr	r3, [pc, #488]	; (8000840 <main+0x308>)
 8000656:	4a7b      	ldr	r2, [pc, #492]	; (8000844 <main+0x30c>)
 8000658:	661a      	str	r2, [r3, #96]	; 0x60
 800065a:	4b79      	ldr	r3, [pc, #484]	; (8000840 <main+0x308>)
 800065c:	2201      	movs	r2, #1
 800065e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
 8000662:	4b77      	ldr	r3, [pc, #476]	; (8000840 <main+0x308>)
 8000664:	4a77      	ldr	r2, [pc, #476]	; (8000844 <main+0x30c>)
 8000666:	669a      	str	r2, [r3, #104]	; 0x68
 8000668:	4b75      	ldr	r3, [pc, #468]	; (8000840 <main+0x308>)
 800066a:	2208      	movs	r2, #8
 800066c:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
 8000670:	4b73      	ldr	r3, [pc, #460]	; (8000840 <main+0x308>)
 8000672:	671d      	str	r5, [r3, #112]	; 0x70
 8000674:	4b72      	ldr	r3, [pc, #456]	; (8000840 <main+0x308>)
 8000676:	675c      	str	r4, [r3, #116]	; 0x74
 8000678:	4b71      	ldr	r3, [pc, #452]	; (8000840 <main+0x308>)
 800067a:	6798      	str	r0, [r3, #120]	; 0x78
 800067c:	4b70      	ldr	r3, [pc, #448]	; (8000840 <main+0x308>)
 800067e:	2200      	movs	r2, #0
 8000680:	67da      	str	r2, [r3, #124]	; 0x7c
 8000682:	4b6f      	ldr	r3, [pc, #444]	; (8000840 <main+0x308>)
 8000684:	2200      	movs	r2, #0
 8000686:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800068a:	4b6d      	ldr	r3, [pc, #436]	; (8000840 <main+0x308>)
 800068c:	2200      	movs	r2, #0
 800068e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8000692:	4b6b      	ldr	r3, [pc, #428]	; (8000840 <main+0x308>)
 8000694:	2200      	movs	r2, #0
 8000696:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800069a:	4b69      	ldr	r3, [pc, #420]	; (8000840 <main+0x308>)
 800069c:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
	  microSteppingM_Z,
	  0, 0, 0, 0,
	  flagStopM_Z
  };

  HAL_TIM_Base_Start_IT(&htim2);			// Iniciar el temporizador con interrupción
 80006a0:	4871      	ldr	r0, [pc, #452]	; (8000868 <main+0x330>)
 80006a2:	f005 f829 	bl	80056f8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80006a6:	210c      	movs	r1, #12
 80006a8:	4870      	ldr	r0, [pc, #448]	; (800086c <main+0x334>)
 80006aa:	f005 f8fd 	bl	80058a8 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim4);			// Iniciar el temporizador con interrupción
 80006ae:	486f      	ldr	r0, [pc, #444]	; (800086c <main+0x334>)
 80006b0:	f005 f822 	bl	80056f8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80006b4:	486e      	ldr	r0, [pc, #440]	; (8000870 <main+0x338>)
 80006b6:	f005 f81f 	bl	80056f8 <HAL_TIM_Base_Start_IT>


  // Envio datos al puerto USB
  CDC_Transmit_FS((uint8_t *) data, strlen (data));
 80006ba:	4b6e      	ldr	r3, [pc, #440]	; (8000874 <main+0x33c>)
 80006bc:	681c      	ldr	r4, [r3, #0]
 80006be:	4b6d      	ldr	r3, [pc, #436]	; (8000874 <main+0x33c>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4618      	mov	r0, r3
 80006c4:	f7ff fd42 	bl	800014c <strlen>
 80006c8:	4603      	mov	r3, r0
 80006ca:	b29b      	uxth	r3, r3
 80006cc:	4619      	mov	r1, r3
 80006ce:	4620      	mov	r0, r4
 80006d0:	f009 ff3a 	bl	800a548 <CDC_Transmit_FS>

  // Ejemplo de impresión en el LCD
  Lcd_Clear();
 80006d4:	f7ff fed8 	bl	8000488 <Lcd_Clear>
  Lcd_Set_Cursor(1,1);
 80006d8:	2101      	movs	r1, #1
 80006da:	2001      	movs	r0, #1
 80006dc:	f7ff fede 	bl	800049c <Lcd_Set_Cursor>
  Lcd_Send_String("La Gaaarra!");
 80006e0:	4865      	ldr	r0, [pc, #404]	; (8000878 <main+0x340>)
 80006e2:	f7ff ff0d 	bl	8000500 <Lcd_Send_String>
  Lcd_Set_Cursor(2,1);
 80006e6:	2101      	movs	r1, #1
 80006e8:	2002      	movs	r0, #2
 80006ea:	f7ff fed7 	bl	800049c <Lcd_Set_Cursor>
  Lcd_Send_String("By: Mario uwu");
 80006ee:	4863      	ldr	r0, [pc, #396]	; (800087c <main+0x344>)
 80006f0:	f7ff ff06 	bl	8000500 <Lcd_Send_String>
  Lcd_Set_Cursor(2,14);
 80006f4:	210e      	movs	r1, #14
 80006f6:	2002      	movs	r0, #2
 80006f8:	f7ff fed0 	bl	800049c <Lcd_Set_Cursor>
  Lcd_Blink();
 80006fc:	f7ff ff15 	bl	800052a <Lcd_Blink>
  HAL_Delay(2000);
 8000700:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000704:	f001 fe04 	bl	8002310 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(flagUsb == 1){
 8000708:	4b5d      	ldr	r3, [pc, #372]	; (8000880 <main+0x348>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	2b01      	cmp	r3, #1
 800070e:	f040 80fa 	bne.w	8000906 <main+0x3ce>
		  HAL_GPIO_TogglePin(LedPcb_GPIO_Port, LedPcb_Pin);
 8000712:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000716:	485b      	ldr	r0, [pc, #364]	; (8000884 <main+0x34c>)
 8000718:	f002 f8c8 	bl	80028ac <HAL_GPIO_TogglePin>
		  //CDC_FS_Substring(1, 1, buffer_rx, buffer_data[0]);
		  //	:- Caso Homming
		  if (buffer_rx[0] == ':'){
 800071c:	4b5a      	ldr	r3, [pc, #360]	; (8000888 <main+0x350>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b3a      	cmp	r3, #58	; 0x3a
 8000722:	f040 80cb 	bne.w	80008bc <main+0x384>
			  switch (buffer_rx[1]){
 8000726:	4b58      	ldr	r3, [pc, #352]	; (8000888 <main+0x350>)
 8000728:	785b      	ldrb	r3, [r3, #1]
 800072a:	3b23      	subs	r3, #35	; 0x23
 800072c:	2b1c      	cmp	r3, #28
 800072e:	f200 80b7 	bhi.w	80008a0 <main+0x368>
 8000732:	a201      	add	r2, pc, #4	; (adr r2, 8000738 <main+0x200>)
 8000734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000738:	080007ed 	.word	0x080007ed
 800073c:	080008a1 	.word	0x080008a1
 8000740:	080008a1 	.word	0x080008a1
 8000744:	080008a1 	.word	0x080008a1
 8000748:	080008a1 	.word	0x080008a1
 800074c:	080008a1 	.word	0x080008a1
 8000750:	080008a1 	.word	0x080008a1
 8000754:	080008a1 	.word	0x080008a1
 8000758:	080007cd 	.word	0x080007cd
 800075c:	080008a1 	.word	0x080008a1
 8000760:	080007ad 	.word	0x080007ad
 8000764:	080008a1 	.word	0x080008a1
 8000768:	080008a1 	.word	0x080008a1
 800076c:	080008a1 	.word	0x080008a1
 8000770:	080008a1 	.word	0x080008a1
 8000774:	080008a1 	.word	0x080008a1
 8000778:	080008a1 	.word	0x080008a1
 800077c:	080008a1 	.word	0x080008a1
 8000780:	080008a1 	.word	0x080008a1
 8000784:	080008a1 	.word	0x080008a1
 8000788:	080008a1 	.word	0x080008a1
 800078c:	080008a1 	.word	0x080008a1
 8000790:	080008a1 	.word	0x080008a1
 8000794:	080008a1 	.word	0x080008a1
 8000798:	080008a1 	.word	0x080008a1
 800079c:	080008a1 	.word	0x080008a1
 80007a0:	080008a1 	.word	0x080008a1
 80007a4:	080008a1 	.word	0x080008a1
 80007a8:	0800080d 	.word	0x0800080d
			  	  case '-':
			  		  // Modo calibración
					  sprintf(buffer_tx, "Se ingresó al modo de Calibración\r\n");
 80007ac:	4937      	ldr	r1, [pc, #220]	; (800088c <main+0x354>)
 80007ae:	4838      	ldr	r0, [pc, #224]	; (8000890 <main+0x358>)
 80007b0:	f00a fb34 	bl	800ae1c <siprintf>
					  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80007b4:	4836      	ldr	r0, [pc, #216]	; (8000890 <main+0x358>)
 80007b6:	f7ff fcc9 	bl	800014c <strlen>
 80007ba:	4603      	mov	r3, r0
 80007bc:	b29b      	uxth	r3, r3
 80007be:	4619      	mov	r1, r3
 80007c0:	4833      	ldr	r0, [pc, #204]	; (8000890 <main+0x358>)
 80007c2:	f009 fec1 	bl	800a548 <CDC_Transmit_FS>
					  if (modoCalibracion() == 0){
 80007c6:	f000 fb9b 	bl	8000f00 <modoCalibracion>
						  // No hubo problemas
					  } else {
						  // Existió problemas al ejecutar modoCalibracion
					  }
			  		  break;
 80007ca:	e098      	b.n	80008fe <main+0x3c6>
			  	  case '+':
			  		  // Modo de aprendizaje
					  sprintf(buffer_tx, "Se ingresó al modo de Aprendizaje\r\n");
 80007cc:	4931      	ldr	r1, [pc, #196]	; (8000894 <main+0x35c>)
 80007ce:	4830      	ldr	r0, [pc, #192]	; (8000890 <main+0x358>)
 80007d0:	f00a fb24 	bl	800ae1c <siprintf>
					  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80007d4:	482e      	ldr	r0, [pc, #184]	; (8000890 <main+0x358>)
 80007d6:	f7ff fcb9 	bl	800014c <strlen>
 80007da:	4603      	mov	r3, r0
 80007dc:	b29b      	uxth	r3, r3
 80007de:	4619      	mov	r1, r3
 80007e0:	482b      	ldr	r0, [pc, #172]	; (8000890 <main+0x358>)
 80007e2:	f009 feb1 	bl	800a548 <CDC_Transmit_FS>
					  if (modoAprendizaje() == 0){
 80007e6:	f000 fe73 	bl	80014d0 <modoAprendizaje>
						  // No hubo problemas
					  } else {
						  // Existió problemas al ejecutar modoAprendizaje
					  }
			  		  break;
 80007ea:	e088      	b.n	80008fe <main+0x3c6>
			  	  case '#':
			  		  // Modo de ejecución manual
					  sprintf(buffer_tx, "Se ingresó al modo de Ejecución\r\n");
 80007ec:	492a      	ldr	r1, [pc, #168]	; (8000898 <main+0x360>)
 80007ee:	4828      	ldr	r0, [pc, #160]	; (8000890 <main+0x358>)
 80007f0:	f00a fb14 	bl	800ae1c <siprintf>
					  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80007f4:	4826      	ldr	r0, [pc, #152]	; (8000890 <main+0x358>)
 80007f6:	f7ff fca9 	bl	800014c <strlen>
 80007fa:	4603      	mov	r3, r0
 80007fc:	b29b      	uxth	r3, r3
 80007fe:	4619      	mov	r1, r3
 8000800:	4823      	ldr	r0, [pc, #140]	; (8000890 <main+0x358>)
 8000802:	f009 fea1 	bl	800a548 <CDC_Transmit_FS>
					  if (modoEjecucion() == 0){
 8000806:	f000 ff51 	bl	80016ac <modoEjecucion>
						  // No hubo problemas
					  } else {
						  // Existió problemas al ejecutar modoEjecucion
					  }
			  		  break;
 800080a:	e078      	b.n	80008fe <main+0x3c6>
			  	  case '?':
			  		  // Modo de ejecución manual
					  sprintf(buffer_tx, "Se mostrará la ayuda de las consignas del robot.\r\n");
 800080c:	4923      	ldr	r1, [pc, #140]	; (800089c <main+0x364>)
 800080e:	4820      	ldr	r0, [pc, #128]	; (8000890 <main+0x358>)
 8000810:	f00a fb04 	bl	800ae1c <siprintf>
					  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000814:	481e      	ldr	r0, [pc, #120]	; (8000890 <main+0x358>)
 8000816:	f7ff fc99 	bl	800014c <strlen>
 800081a:	4603      	mov	r3, r0
 800081c:	b29b      	uxth	r3, r3
 800081e:	4619      	mov	r1, r3
 8000820:	481b      	ldr	r0, [pc, #108]	; (8000890 <main+0x358>)
 8000822:	f009 fe91 	bl	800a548 <CDC_Transmit_FS>
					  consignas();
 8000826:	f000 fa37 	bl	8000c98 <consignas>
			  		  break;
 800082a:	e068      	b.n	80008fe <main+0x3c6>
 800082c:	40010c00 	.word	0x40010c00
 8000830:	200002dc 	.word	0x200002dc
 8000834:	200002d6 	.word	0x200002d6
 8000838:	20000000 	.word	0x20000000
 800083c:	200002df 	.word	0x200002df
 8000840:	20000244 	.word	0x20000244
 8000844:	40010800 	.word	0x40010800
 8000848:	200002dd 	.word	0x200002dd
 800084c:	200002d8 	.word	0x200002d8
 8000850:	20000001 	.word	0x20000001
 8000854:	200002e0 	.word	0x200002e0
 8000858:	200002de 	.word	0x200002de
 800085c:	200002da 	.word	0x200002da
 8000860:	20000002 	.word	0x20000002
 8000864:	200002e1 	.word	0x200002e1
 8000868:	20000374 	.word	0x20000374
 800086c:	20000404 	.word	0x20000404
 8000870:	200003bc 	.word	0x200003bc
 8000874:	20000004 	.word	0x20000004
 8000878:	0800b7a8 	.word	0x0800b7a8
 800087c:	0800b7b4 	.word	0x0800b7b4
 8000880:	200002f1 	.word	0x200002f1
 8000884:	40011000 	.word	0x40011000
 8000888:	200002f4 	.word	0x200002f4
 800088c:	0800b7c4 	.word	0x0800b7c4
 8000890:	2000031c 	.word	0x2000031c
 8000894:	0800b7ec 	.word	0x0800b7ec
 8000898:	0800b814 	.word	0x0800b814
 800089c:	0800b838 	.word	0x0800b838
			  	  default:
			  		  // Mostrar mensajes de error
			  		  //	trama no reconocida
					  sprintf(buffer_tx, "No existe el modo solicitado\r\n");
 80008a0:	49bd      	ldr	r1, [pc, #756]	; (8000b98 <main+0x660>)
 80008a2:	48be      	ldr	r0, [pc, #760]	; (8000b9c <main+0x664>)
 80008a4:	f00a faba 	bl	800ae1c <siprintf>
					  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80008a8:	48bc      	ldr	r0, [pc, #752]	; (8000b9c <main+0x664>)
 80008aa:	f7ff fc4f 	bl	800014c <strlen>
 80008ae:	4603      	mov	r3, r0
 80008b0:	b29b      	uxth	r3, r3
 80008b2:	4619      	mov	r1, r3
 80008b4:	48b9      	ldr	r0, [pc, #740]	; (8000b9c <main+0x664>)
 80008b6:	f009 fe47 	bl	800a548 <CDC_Transmit_FS>
			  		  break;
 80008ba:	e020      	b.n	80008fe <main+0x3c6>
			  }
		  } else if (buffer_rx[0] == '?'){
 80008bc:	4bb8      	ldr	r3, [pc, #736]	; (8000ba0 <main+0x668>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b3f      	cmp	r3, #63	; 0x3f
 80008c2:	d10f      	bne.n	80008e4 <main+0x3ac>
	  		  // Modo de ejecución manual
			  sprintf(buffer_tx, "Se mostrará la ayuda de las consignas del robot.\r\n");
 80008c4:	49b7      	ldr	r1, [pc, #732]	; (8000ba4 <main+0x66c>)
 80008c6:	48b5      	ldr	r0, [pc, #724]	; (8000b9c <main+0x664>)
 80008c8:	f00a faa8 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80008cc:	48b3      	ldr	r0, [pc, #716]	; (8000b9c <main+0x664>)
 80008ce:	f7ff fc3d 	bl	800014c <strlen>
 80008d2:	4603      	mov	r3, r0
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	4619      	mov	r1, r3
 80008d8:	48b0      	ldr	r0, [pc, #704]	; (8000b9c <main+0x664>)
 80008da:	f009 fe35 	bl	800a548 <CDC_Transmit_FS>
			  consignas();
 80008de:	f000 f9db 	bl	8000c98 <consignas>
 80008e2:	e00c      	b.n	80008fe <main+0x3c6>
		  } else {
			  // Error en trama, trama no reconocida
			  sprintf(buffer_tx, "Trama ingresada erronea!\r\n");
 80008e4:	49b0      	ldr	r1, [pc, #704]	; (8000ba8 <main+0x670>)
 80008e6:	48ad      	ldr	r0, [pc, #692]	; (8000b9c <main+0x664>)
 80008e8:	f00a fa98 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80008ec:	48ab      	ldr	r0, [pc, #684]	; (8000b9c <main+0x664>)
 80008ee:	f7ff fc2d 	bl	800014c <strlen>
 80008f2:	4603      	mov	r3, r0
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	4619      	mov	r1, r3
 80008f8:	48a8      	ldr	r0, [pc, #672]	; (8000b9c <main+0x664>)
 80008fa:	f009 fe25 	bl	800a548 <CDC_Transmit_FS>
		  }
		  flagUsb = 0;	// bajo la bandera de comunicación por USB
 80008fe:	4bab      	ldr	r3, [pc, #684]	; (8000bac <main+0x674>)
 8000900:	2200      	movs	r2, #0
 8000902:	701a      	strb	r2, [r3, #0]
 8000904:	e700      	b.n	8000708 <main+0x1d0>

	  }
	  // Sin bandera de usb detectada
	  else {
		  if (countHome == 0){
 8000906:	4baa      	ldr	r3, [pc, #680]	; (8000bb0 <main+0x678>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d135      	bne.n	800097a <main+0x442>
			  Lcd_Set_Cursor(1,1);
 800090e:	2101      	movs	r1, #1
 8000910:	2001      	movs	r0, #1
 8000912:	f7ff fdc3 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("Estado Global");
 8000916:	48a7      	ldr	r0, [pc, #668]	; (8000bb4 <main+0x67c>)
 8000918:	f7ff fdf2 	bl	8000500 <Lcd_Send_String>
			  Lcd_Set_Cursor(2,1);
 800091c:	2101      	movs	r1, #1
 800091e:	2002      	movs	r0, #2
 8000920:	f7ff fdbc 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("X???|Y???|Z???|?");
 8000924:	48a4      	ldr	r0, [pc, #656]	; (8000bb8 <main+0x680>)
 8000926:	f7ff fdeb 	bl	8000500 <Lcd_Send_String>
			  sprintf(buffer_tx, "Estado no definido\r\n");
 800092a:	49a4      	ldr	r1, [pc, #656]	; (8000bbc <main+0x684>)
 800092c:	489b      	ldr	r0, [pc, #620]	; (8000b9c <main+0x664>)
 800092e:	f00a fa75 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000932:	489a      	ldr	r0, [pc, #616]	; (8000b9c <main+0x664>)
 8000934:	f7ff fc0a 	bl	800014c <strlen>
 8000938:	4603      	mov	r3, r0
 800093a:	b29b      	uxth	r3, r3
 800093c:	4619      	mov	r1, r3
 800093e:	4897      	ldr	r0, [pc, #604]	; (8000b9c <main+0x664>)
 8000940:	f009 fe02 	bl	800a548 <CDC_Transmit_FS>

			  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, RESET);
 8000944:	2200      	movs	r2, #0
 8000946:	2120      	movs	r1, #32
 8000948:	489d      	ldr	r0, [pc, #628]	; (8000bc0 <main+0x688>)
 800094a:	f001 ff97 	bl	800287c <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	2110      	movs	r1, #16
 8000952:	489b      	ldr	r0, [pc, #620]	; (8000bc0 <main+0x688>)
 8000954:	f001 ff92 	bl	800287c <HAL_GPIO_WritePin>
			  HAL_Delay(325);
 8000958:	f240 1045 	movw	r0, #325	; 0x145
 800095c:	f001 fcd8 	bl	8002310 <HAL_Delay>
			  HAL_GPIO_TogglePin(Home_led_GPIO_Port, Home_led_Pin);
 8000960:	2108      	movs	r1, #8
 8000962:	4897      	ldr	r0, [pc, #604]	; (8000bc0 <main+0x688>)
 8000964:	f001 ffa2 	bl	80028ac <HAL_GPIO_TogglePin>
			  HAL_Delay(325);
 8000968:	f240 1045 	movw	r0, #325	; 0x145
 800096c:	f001 fcd0 	bl	8002310 <HAL_Delay>
			  HAL_GPIO_TogglePin(Home_led_GPIO_Port, Home_led_Pin);
 8000970:	2108      	movs	r1, #8
 8000972:	4893      	ldr	r0, [pc, #588]	; (8000bc0 <main+0x688>)
 8000974:	f001 ff9a 	bl	80028ac <HAL_GPIO_TogglePin>
 8000978:	e0f7      	b.n	8000b6a <main+0x632>
		  }
		  //	Caso de que el Home se haya realizado
		  else {
			  sprintf(buffer_tx, "Estado definido\r\n");
 800097a:	4992      	ldr	r1, [pc, #584]	; (8000bc4 <main+0x68c>)
 800097c:	4887      	ldr	r0, [pc, #540]	; (8000b9c <main+0x664>)
 800097e:	f00a fa4d 	bl	800ae1c <siprintf>
			  //	MOVER MOTORES
			  for (int k = 0; k < NUM_MOTORS; ++k) {
 8000982:	2300      	movs	r3, #0
 8000984:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8000988:	e022      	b.n	80009d0 <main+0x498>
				  moveMotors(&motors[k], &motors[k].newPosition, &motors[k].velocity);
 800098a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800098e:	4613      	mov	r3, r2
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	4413      	add	r3, r2
 8000994:	011b      	lsls	r3, r3, #4
 8000996:	4a8c      	ldr	r2, [pc, #560]	; (8000bc8 <main+0x690>)
 8000998:	1898      	adds	r0, r3, r2
 800099a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800099e:	4613      	mov	r3, r2
 80009a0:	005b      	lsls	r3, r3, #1
 80009a2:	4413      	add	r3, r2
 80009a4:	011b      	lsls	r3, r3, #4
 80009a6:	3320      	adds	r3, #32
 80009a8:	4a87      	ldr	r2, [pc, #540]	; (8000bc8 <main+0x690>)
 80009aa:	1899      	adds	r1, r3, r2
 80009ac:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80009b0:	4613      	mov	r3, r2
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	4413      	add	r3, r2
 80009b6:	011b      	lsls	r3, r3, #4
 80009b8:	3310      	adds	r3, #16
 80009ba:	4a83      	ldr	r2, [pc, #524]	; (8000bc8 <main+0x690>)
 80009bc:	4413      	add	r3, r2
 80009be:	3304      	adds	r3, #4
 80009c0:	461a      	mov	r2, r3
 80009c2:	f001 f8a5 	bl	8001b10 <moveMotors>
			  for (int k = 0; k < NUM_MOTORS; ++k) {
 80009c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80009ca:	3301      	adds	r3, #1
 80009cc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80009d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	ddd8      	ble.n	800098a <main+0x452>
			  }
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80009d8:	4870      	ldr	r0, [pc, #448]	; (8000b9c <main+0x664>)
 80009da:	f7ff fbb7 	bl	800014c <strlen>
 80009de:	4603      	mov	r3, r0
 80009e0:	b29b      	uxth	r3, r3
 80009e2:	4619      	mov	r1, r3
 80009e4:	486d      	ldr	r0, [pc, #436]	; (8000b9c <main+0x664>)
 80009e6:	f009 fdaf 	bl	800a548 <CDC_Transmit_FS>
			  //	Actualizar LCD con datos
			  char posicionMotores[16];
			  char charGarra = '?';
 80009ea:	233f      	movs	r3, #63	; 0x3f
 80009ec:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
			  if (estadoGarra == 0){
 80009f0:	4b76      	ldr	r3, [pc, #472]	; (8000bcc <main+0x694>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d103      	bne.n	8000a00 <main+0x4c8>
				  charGarra = 'C';
 80009f8:	2343      	movs	r3, #67	; 0x43
 80009fa:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
 80009fe:	e006      	b.n	8000a0e <main+0x4d6>
			  } else if (estadoGarra == 1){
 8000a00:	4b72      	ldr	r3, [pc, #456]	; (8000bcc <main+0x694>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d102      	bne.n	8000a0e <main+0x4d6>
				  charGarra = 'A';
 8000a08:	2341      	movs	r3, #65	; 0x41
 8000a0a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
			  }
			  char* position[3][4];
			  for (int i = 0; i < NUM_MOTORS; ++i) {
 8000a0e:	2300      	movs	r3, #0
 8000a10:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000a14:	e01d      	b.n	8000a52 <main+0x51a>
				  for (int j = 0; j < NUM_MOTORS; ++j) {
 8000a16:	2300      	movs	r3, #0
 8000a18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000a1c:	e010      	b.n	8000a40 <main+0x508>
					  position[i][j] = '\0';
 8000a1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000a22:	009a      	lsls	r2, r3, #2
 8000a24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000a28:	4413      	add	r3, r2
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	33e8      	adds	r3, #232	; 0xe8
 8000a2e:	443b      	add	r3, r7
 8000a30:	2200      	movs	r2, #0
 8000a32:	f843 2ce4 	str.w	r2, [r3, #-228]
				  for (int j = 0; j < NUM_MOTORS; ++j) {
 8000a36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000a40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	ddea      	ble.n	8000a1e <main+0x4e6>
			  for (int i = 0; i < NUM_MOTORS; ++i) {
 8000a48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000a52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	dddd      	ble.n	8000a16 <main+0x4de>
				  }
			  }
			  for (int j = 0; j < NUM_MOTORS; ++j) {
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000a60:	e05d      	b.n	8000b1e <main+0x5e6>
				  if (motors[j].currentPosition < 10){
 8000a62:	4959      	ldr	r1, [pc, #356]	; (8000bc8 <main+0x690>)
 8000a64:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8000a68:	4613      	mov	r3, r2
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	4413      	add	r3, r2
 8000a6e:	011b      	lsls	r3, r3, #4
 8000a70:	440b      	add	r3, r1
 8000a72:	331c      	adds	r3, #28
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2b09      	cmp	r3, #9
 8000a78:	dc15      	bgt.n	8000aa6 <main+0x56e>
					  //Agrego dos 0
					  sprintf(*position[j], "00%u", motors[j].currentPosition);
 8000a7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000a7e:	011b      	lsls	r3, r3, #4
 8000a80:	33e8      	adds	r3, #232	; 0xe8
 8000a82:	443b      	add	r3, r7
 8000a84:	3be4      	subs	r3, #228	; 0xe4
 8000a86:	6818      	ldr	r0, [r3, #0]
 8000a88:	494f      	ldr	r1, [pc, #316]	; (8000bc8 <main+0x690>)
 8000a8a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8000a8e:	4613      	mov	r3, r2
 8000a90:	005b      	lsls	r3, r3, #1
 8000a92:	4413      	add	r3, r2
 8000a94:	011b      	lsls	r3, r3, #4
 8000a96:	440b      	add	r3, r1
 8000a98:	331c      	adds	r3, #28
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	494c      	ldr	r1, [pc, #304]	; (8000bd0 <main+0x698>)
 8000aa0:	f00a f9bc 	bl	800ae1c <siprintf>
 8000aa4:	e036      	b.n	8000b14 <main+0x5dc>
				  } else if (motors[j].currentPosition < 100){
 8000aa6:	4948      	ldr	r1, [pc, #288]	; (8000bc8 <main+0x690>)
 8000aa8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8000aac:	4613      	mov	r3, r2
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	4413      	add	r3, r2
 8000ab2:	011b      	lsls	r3, r3, #4
 8000ab4:	440b      	add	r3, r1
 8000ab6:	331c      	adds	r3, #28
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	2b63      	cmp	r3, #99	; 0x63
 8000abc:	dc15      	bgt.n	8000aea <main+0x5b2>
					  //Agrego 1 cero
					  sprintf(*position[j], "0%u", motors[j].currentPosition);
 8000abe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000ac2:	011b      	lsls	r3, r3, #4
 8000ac4:	33e8      	adds	r3, #232	; 0xe8
 8000ac6:	443b      	add	r3, r7
 8000ac8:	3be4      	subs	r3, #228	; 0xe4
 8000aca:	6818      	ldr	r0, [r3, #0]
 8000acc:	493e      	ldr	r1, [pc, #248]	; (8000bc8 <main+0x690>)
 8000ace:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	4413      	add	r3, r2
 8000ad8:	011b      	lsls	r3, r3, #4
 8000ada:	440b      	add	r3, r1
 8000adc:	331c      	adds	r3, #28
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	461a      	mov	r2, r3
 8000ae2:	493c      	ldr	r1, [pc, #240]	; (8000bd4 <main+0x69c>)
 8000ae4:	f00a f99a 	bl	800ae1c <siprintf>
 8000ae8:	e014      	b.n	8000b14 <main+0x5dc>
				  } else {
					  //No agrego 0
					  sprintf(*position[j], "%u", motors[j].currentPosition);
 8000aea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000aee:	011b      	lsls	r3, r3, #4
 8000af0:	33e8      	adds	r3, #232	; 0xe8
 8000af2:	443b      	add	r3, r7
 8000af4:	3be4      	subs	r3, #228	; 0xe4
 8000af6:	6818      	ldr	r0, [r3, #0]
 8000af8:	4933      	ldr	r1, [pc, #204]	; (8000bc8 <main+0x690>)
 8000afa:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8000afe:	4613      	mov	r3, r2
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	4413      	add	r3, r2
 8000b04:	011b      	lsls	r3, r3, #4
 8000b06:	440b      	add	r3, r1
 8000b08:	331c      	adds	r3, #28
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4932      	ldr	r1, [pc, #200]	; (8000bd8 <main+0x6a0>)
 8000b10:	f00a f984 	bl	800ae1c <siprintf>
			  for (int j = 0; j < NUM_MOTORS; ++j) {
 8000b14:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000b18:	3301      	adds	r3, #1
 8000b1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000b1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000b22:	2b02      	cmp	r3, #2
 8000b24:	dd9d      	ble.n	8000a62 <main+0x52a>
				  }
			  }
			  sprintf(posicionMotores, "X%s|Y%s|Z%s|%c", position[0], position[1], position[2], charGarra);
 8000b26:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8000b2a:	1d3a      	adds	r2, r7, #4
 8000b2c:	f102 0110 	add.w	r1, r2, #16
 8000b30:	1d3a      	adds	r2, r7, #4
 8000b32:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000b36:	9301      	str	r3, [sp, #4]
 8000b38:	1d3b      	adds	r3, r7, #4
 8000b3a:	3320      	adds	r3, #32
 8000b3c:	9300      	str	r3, [sp, #0]
 8000b3e:	460b      	mov	r3, r1
 8000b40:	4926      	ldr	r1, [pc, #152]	; (8000bdc <main+0x6a4>)
 8000b42:	f00a f96b 	bl	800ae1c <siprintf>
			  Lcd_Set_Cursor(2, 1);
 8000b46:	2101      	movs	r1, #1
 8000b48:	2002      	movs	r0, #2
 8000b4a:	f7ff fca7 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String(posicionMotores);
 8000b4e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff fcd4 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(750);
 8000b58:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000b5c:	f001 fbd8 	bl	8002310 <HAL_Delay>
			  //	Dejo visualizador de que la tarea ha terminado
			  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, SET);
 8000b60:	2201      	movs	r2, #1
 8000b62:	2110      	movs	r1, #16
 8000b64:	4816      	ldr	r0, [pc, #88]	; (8000bc0 <main+0x688>)
 8000b66:	f001 fe89 	bl	800287c <HAL_GPIO_WritePin>
		  }

		  //	Avisar por medio del led del HOME de que ha ocurrido un error en alguno de los ejes
		  if (homeStatus < 0 ){
 8000b6a:	4b1d      	ldr	r3, [pc, #116]	; (8000be0 <main+0x6a8>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	f6bf adca 	bge.w	8000708 <main+0x1d0>
			  HAL_Delay(325);
 8000b74:	f240 1045 	movw	r0, #325	; 0x145
 8000b78:	f001 fbca 	bl	8002310 <HAL_Delay>
			  HAL_GPIO_TogglePin(Home_led_GPIO_Port, Home_led_Pin);
 8000b7c:	2108      	movs	r1, #8
 8000b7e:	4810      	ldr	r0, [pc, #64]	; (8000bc0 <main+0x688>)
 8000b80:	f001 fe94 	bl	80028ac <HAL_GPIO_TogglePin>
			  HAL_Delay(325);
 8000b84:	f240 1045 	movw	r0, #325	; 0x145
 8000b88:	f001 fbc2 	bl	8002310 <HAL_Delay>
			  HAL_GPIO_TogglePin(Home_led_GPIO_Port, Home_led_Pin);
 8000b8c:	2108      	movs	r1, #8
 8000b8e:	480c      	ldr	r0, [pc, #48]	; (8000bc0 <main+0x688>)
 8000b90:	f001 fe8c 	bl	80028ac <HAL_GPIO_TogglePin>
	  if(flagUsb == 1){
 8000b94:	e5b8      	b.n	8000708 <main+0x1d0>
 8000b96:	bf00      	nop
 8000b98:	0800b86c 	.word	0x0800b86c
 8000b9c:	2000031c 	.word	0x2000031c
 8000ba0:	200002f4 	.word	0x200002f4
 8000ba4:	0800b838 	.word	0x0800b838
 8000ba8:	0800b88c 	.word	0x0800b88c
 8000bac:	200002f1 	.word	0x200002f1
 8000bb0:	200002e8 	.word	0x200002e8
 8000bb4:	0800b8a8 	.word	0x0800b8a8
 8000bb8:	0800b8b8 	.word	0x0800b8b8
 8000bbc:	0800b8cc 	.word	0x0800b8cc
 8000bc0:	40010c00 	.word	0x40010c00
 8000bc4:	0800b8e4 	.word	0x0800b8e4
 8000bc8:	20000244 	.word	0x20000244
 8000bcc:	200002d4 	.word	0x200002d4
 8000bd0:	0800b8f8 	.word	0x0800b8f8
 8000bd4:	0800b900 	.word	0x0800b900
 8000bd8:	0800b904 	.word	0x0800b904
 8000bdc:	0800b908 	.word	0x0800b908
 8000be0:	200002ec 	.word	0x200002ec

08000be4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b094      	sub	sp, #80	; 0x50
 8000be8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bee:	2228      	movs	r2, #40	; 0x28
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f00a f932 	bl	800ae5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf8:	f107 0314 	add.w	r3, r7, #20
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]
 8000c06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c14:	2301      	movs	r3, #1
 8000c16:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c22:	2301      	movs	r3, #1
 8000c24:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c26:	2302      	movs	r3, #2
 8000c28:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c2e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c30:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c34:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f004 f85a 	bl	8004cf4 <HAL_RCC_OscConfig>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c46:	f001 f889 	bl	8001d5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c4a:	230f      	movs	r3, #15
 8000c4c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c5a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c60:	f107 0314 	add.w	r3, r7, #20
 8000c64:	2102      	movs	r1, #2
 8000c66:	4618      	mov	r0, r3
 8000c68:	f004 fac6 	bl	80051f8 <HAL_RCC_ClockConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000c72:	f001 f873 	bl	8001d5c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000c76:	2310      	movs	r3, #16
 8000c78:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	4618      	mov	r0, r3
 8000c82:	f004 fc33 	bl	80054ec <HAL_RCCEx_PeriphCLKConfig>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000c8c:	f001 f866 	bl	8001d5c <Error_Handler>
  }
}
 8000c90:	bf00      	nop
 8000c92:	3750      	adds	r7, #80	; 0x50
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <consignas>:
/* USER CODE BEGIN 4 */

// esto son 40 # y 40 .
// ###########################################################
// ...............................213.........................
void consignas(){
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
	//	FUNCIÓN TIPO MENÚ PARA VISUALIZAR LAS DISTINTAS CONSIGNAS
	sprintf(buffer_tx, "Existen 3 modos de comportamiento para el robot\r\n");
 8000c9c:	4989      	ldr	r1, [pc, #548]	; (8000ec4 <consignas+0x22c>)
 8000c9e:	488a      	ldr	r0, [pc, #552]	; (8000ec8 <consignas+0x230>)
 8000ca0:	f00a f8bc 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000ca4:	4888      	ldr	r0, [pc, #544]	; (8000ec8 <consignas+0x230>)
 8000ca6:	f7ff fa51 	bl	800014c <strlen>
 8000caa:	4603      	mov	r3, r0
 8000cac:	b29b      	uxth	r3, r3
 8000cae:	4619      	mov	r1, r3
 8000cb0:	4885      	ldr	r0, [pc, #532]	; (8000ec8 <consignas+0x230>)
 8000cb2:	f009 fc49 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "CALIBRACIÓN (-), APRENDIZAJE (+) y EJECUCIÓN (#)\r\n\n");
 8000cb6:	4985      	ldr	r1, [pc, #532]	; (8000ecc <consignas+0x234>)
 8000cb8:	4883      	ldr	r0, [pc, #524]	; (8000ec8 <consignas+0x230>)
 8000cba:	f00a f8af 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000cbe:	4882      	ldr	r0, [pc, #520]	; (8000ec8 <consignas+0x230>)
 8000cc0:	f7ff fa44 	bl	800014c <strlen>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	4619      	mov	r1, r3
 8000cca:	487f      	ldr	r0, [pc, #508]	; (8000ec8 <consignas+0x230>)
 8000ccc:	f009 fc3c 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "Dentro del modo de calibración existen acciones cómo:\r\n");
 8000cd0:	497f      	ldr	r1, [pc, #508]	; (8000ed0 <consignas+0x238>)
 8000cd2:	487d      	ldr	r0, [pc, #500]	; (8000ec8 <consignas+0x230>)
 8000cd4:	f00a f8a2 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000cd8:	487b      	ldr	r0, [pc, #492]	; (8000ec8 <consignas+0x230>)
 8000cda:	f7ff fa37 	bl	800014c <strlen>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	b29b      	uxth	r3, r3
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4878      	ldr	r0, [pc, #480]	; (8000ec8 <consignas+0x230>)
 8000ce6:	f009 fc2f 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "Realizar el home, setear velocidades globales, setear ");
 8000cea:	497a      	ldr	r1, [pc, #488]	; (8000ed4 <consignas+0x23c>)
 8000cec:	4876      	ldr	r0, [pc, #472]	; (8000ec8 <consignas+0x230>)
 8000cee:	f00a f895 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000cf2:	4875      	ldr	r0, [pc, #468]	; (8000ec8 <consignas+0x230>)
 8000cf4:	f7ff fa2a 	bl	800014c <strlen>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4872      	ldr	r0, [pc, #456]	; (8000ec8 <consignas+0x230>)
 8000d00:	f009 fc22 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "velocidades individuales, habilitar motores, deshabiltiar");
 8000d04:	4974      	ldr	r1, [pc, #464]	; (8000ed8 <consignas+0x240>)
 8000d06:	4870      	ldr	r0, [pc, #448]	; (8000ec8 <consignas+0x230>)
 8000d08:	f00a f888 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000d0c:	486e      	ldr	r0, [pc, #440]	; (8000ec8 <consignas+0x230>)
 8000d0e:	f7ff fa1d 	bl	800014c <strlen>
 8000d12:	4603      	mov	r3, r0
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	4619      	mov	r1, r3
 8000d18:	486b      	ldr	r0, [pc, #428]	; (8000ec8 <consignas+0x230>)
 8000d1a:	f009 fc15 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, " los motores y parada de emergencia. A continuación ");
 8000d1e:	496f      	ldr	r1, [pc, #444]	; (8000edc <consignas+0x244>)
 8000d20:	4869      	ldr	r0, [pc, #420]	; (8000ec8 <consignas+0x230>)
 8000d22:	f00a f87b 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000d26:	4868      	ldr	r0, [pc, #416]	; (8000ec8 <consignas+0x230>)
 8000d28:	f7ff fa10 	bl	800014c <strlen>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	4619      	mov	r1, r3
 8000d32:	4865      	ldr	r0, [pc, #404]	; (8000ec8 <consignas+0x230>)
 8000d34:	f009 fc08 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "se dejan los comandos referentes:\r\n");
 8000d38:	4969      	ldr	r1, [pc, #420]	; (8000ee0 <consignas+0x248>)
 8000d3a:	4863      	ldr	r0, [pc, #396]	; (8000ec8 <consignas+0x230>)
 8000d3c:	f00a f86e 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000d40:	4861      	ldr	r0, [pc, #388]	; (8000ec8 <consignas+0x230>)
 8000d42:	f7ff fa03 	bl	800014c <strlen>
 8000d46:	4603      	mov	r3, r0
 8000d48:	b29b      	uxth	r3, r3
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	485e      	ldr	r0, [pc, #376]	; (8000ec8 <consignas+0x230>)
 8000d4e:	f009 fbfb 	bl	800a548 <CDC_Transmit_FS>
	// Consignas ejemplos de calibración
	sprintf(buffer_tx, "\t:-H (consigna para realizar el home)\r\n");
 8000d52:	4964      	ldr	r1, [pc, #400]	; (8000ee4 <consignas+0x24c>)
 8000d54:	485c      	ldr	r0, [pc, #368]	; (8000ec8 <consignas+0x230>)
 8000d56:	f00a f861 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000d5a:	485b      	ldr	r0, [pc, #364]	; (8000ec8 <consignas+0x230>)
 8000d5c:	f7ff f9f6 	bl	800014c <strlen>
 8000d60:	4603      	mov	r3, r0
 8000d62:	b29b      	uxth	r3, r3
 8000d64:	4619      	mov	r1, r3
 8000d66:	4858      	ldr	r0, [pc, #352]	; (8000ec8 <consignas+0x230>)
 8000d68:	f009 fbee 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "\t:-V045 (consigna para 45%% velocidad general)\r\n");
 8000d6c:	495e      	ldr	r1, [pc, #376]	; (8000ee8 <consignas+0x250>)
 8000d6e:	4856      	ldr	r0, [pc, #344]	; (8000ec8 <consignas+0x230>)
 8000d70:	f00a f854 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000d74:	4854      	ldr	r0, [pc, #336]	; (8000ec8 <consignas+0x230>)
 8000d76:	f7ff f9e9 	bl	800014c <strlen>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4851      	ldr	r0, [pc, #324]	; (8000ec8 <consignas+0x230>)
 8000d82:	f009 fbe1 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "\t:-vX023Y100Z078 (consigna para setear las ");
 8000d86:	4959      	ldr	r1, [pc, #356]	; (8000eec <consignas+0x254>)
 8000d88:	484f      	ldr	r0, [pc, #316]	; (8000ec8 <consignas+0x230>)
 8000d8a:	f00a f847 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000d8e:	484e      	ldr	r0, [pc, #312]	; (8000ec8 <consignas+0x230>)
 8000d90:	f7ff f9dc 	bl	800014c <strlen>
 8000d94:	4603      	mov	r3, r0
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	4619      	mov	r1, r3
 8000d9a:	484b      	ldr	r0, [pc, #300]	; (8000ec8 <consignas+0x230>)
 8000d9c:	f009 fbd4 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "velociades X 23%%, Y 100%% y Z 78%% )\r\n");
 8000da0:	4953      	ldr	r1, [pc, #332]	; (8000ef0 <consignas+0x258>)
 8000da2:	4849      	ldr	r0, [pc, #292]	; (8000ec8 <consignas+0x230>)
 8000da4:	f00a f83a 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000da8:	4847      	ldr	r0, [pc, #284]	; (8000ec8 <consignas+0x230>)
 8000daa:	f7ff f9cf 	bl	800014c <strlen>
 8000dae:	4603      	mov	r3, r0
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	4619      	mov	r1, r3
 8000db4:	4844      	ldr	r0, [pc, #272]	; (8000ec8 <consignas+0x230>)
 8000db6:	f009 fbc7 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "\t:-E1 (consigna para Habiltiar motores)\r\n");
 8000dba:	494e      	ldr	r1, [pc, #312]	; (8000ef4 <consignas+0x25c>)
 8000dbc:	4842      	ldr	r0, [pc, #264]	; (8000ec8 <consignas+0x230>)
 8000dbe:	f00a f82d 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000dc2:	4841      	ldr	r0, [pc, #260]	; (8000ec8 <consignas+0x230>)
 8000dc4:	f7ff f9c2 	bl	800014c <strlen>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	4619      	mov	r1, r3
 8000dce:	483e      	ldr	r0, [pc, #248]	; (8000ec8 <consignas+0x230>)
 8000dd0:	f009 fbba 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "\t:-E (consigna para Deshabiltiar motores)\r\n");
 8000dd4:	4948      	ldr	r1, [pc, #288]	; (8000ef8 <consignas+0x260>)
 8000dd6:	483c      	ldr	r0, [pc, #240]	; (8000ec8 <consignas+0x230>)
 8000dd8:	f00a f820 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000ddc:	483a      	ldr	r0, [pc, #232]	; (8000ec8 <consignas+0x230>)
 8000dde:	f7ff f9b5 	bl	800014c <strlen>
 8000de2:	4603      	mov	r3, r0
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	4619      	mov	r1, r3
 8000de8:	4837      	ldr	r0, [pc, #220]	; (8000ec8 <consignas+0x230>)
 8000dea:	f009 fbad 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "\t:-S (consigna para detener todo, aprada de emergencia)\r\n");
 8000dee:	4943      	ldr	r1, [pc, #268]	; (8000efc <consignas+0x264>)
 8000df0:	4835      	ldr	r0, [pc, #212]	; (8000ec8 <consignas+0x230>)
 8000df2:	f00a f813 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000df6:	4834      	ldr	r0, [pc, #208]	; (8000ec8 <consignas+0x230>)
 8000df8:	f7ff f9a8 	bl	800014c <strlen>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	4619      	mov	r1, r3
 8000e02:	4831      	ldr	r0, [pc, #196]	; (8000ec8 <consignas+0x230>)
 8000e04:	f009 fba0 	bl	800a548 <CDC_Transmit_FS>
	// Consignas ejemplos de calibración
	sprintf(buffer_tx, "\t:-H (consigna para realizar el home)\r\n");
 8000e08:	4936      	ldr	r1, [pc, #216]	; (8000ee4 <consignas+0x24c>)
 8000e0a:	482f      	ldr	r0, [pc, #188]	; (8000ec8 <consignas+0x230>)
 8000e0c:	f00a f806 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000e10:	482d      	ldr	r0, [pc, #180]	; (8000ec8 <consignas+0x230>)
 8000e12:	f7ff f99b 	bl	800014c <strlen>
 8000e16:	4603      	mov	r3, r0
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	482a      	ldr	r0, [pc, #168]	; (8000ec8 <consignas+0x230>)
 8000e1e:	f009 fb93 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "\t:-V045 (consigna para 45%% velocidad general)\r\n");
 8000e22:	4931      	ldr	r1, [pc, #196]	; (8000ee8 <consignas+0x250>)
 8000e24:	4828      	ldr	r0, [pc, #160]	; (8000ec8 <consignas+0x230>)
 8000e26:	f009 fff9 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000e2a:	4827      	ldr	r0, [pc, #156]	; (8000ec8 <consignas+0x230>)
 8000e2c:	f7ff f98e 	bl	800014c <strlen>
 8000e30:	4603      	mov	r3, r0
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	4619      	mov	r1, r3
 8000e36:	4824      	ldr	r0, [pc, #144]	; (8000ec8 <consignas+0x230>)
 8000e38:	f009 fb86 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "\t:-vX023Y100Z078 (consigna para setear las ");
 8000e3c:	492b      	ldr	r1, [pc, #172]	; (8000eec <consignas+0x254>)
 8000e3e:	4822      	ldr	r0, [pc, #136]	; (8000ec8 <consignas+0x230>)
 8000e40:	f009 ffec 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000e44:	4820      	ldr	r0, [pc, #128]	; (8000ec8 <consignas+0x230>)
 8000e46:	f7ff f981 	bl	800014c <strlen>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	4619      	mov	r1, r3
 8000e50:	481d      	ldr	r0, [pc, #116]	; (8000ec8 <consignas+0x230>)
 8000e52:	f009 fb79 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "velociades X 23%%, Y 100%% y Z 78%% )\r\n");
 8000e56:	4926      	ldr	r1, [pc, #152]	; (8000ef0 <consignas+0x258>)
 8000e58:	481b      	ldr	r0, [pc, #108]	; (8000ec8 <consignas+0x230>)
 8000e5a:	f009 ffdf 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000e5e:	481a      	ldr	r0, [pc, #104]	; (8000ec8 <consignas+0x230>)
 8000e60:	f7ff f974 	bl	800014c <strlen>
 8000e64:	4603      	mov	r3, r0
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4817      	ldr	r0, [pc, #92]	; (8000ec8 <consignas+0x230>)
 8000e6c:	f009 fb6c 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "\t:-E1 (consigna para Habiltiar motores)\r\n");
 8000e70:	4920      	ldr	r1, [pc, #128]	; (8000ef4 <consignas+0x25c>)
 8000e72:	4815      	ldr	r0, [pc, #84]	; (8000ec8 <consignas+0x230>)
 8000e74:	f009 ffd2 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000e78:	4813      	ldr	r0, [pc, #76]	; (8000ec8 <consignas+0x230>)
 8000e7a:	f7ff f967 	bl	800014c <strlen>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	b29b      	uxth	r3, r3
 8000e82:	4619      	mov	r1, r3
 8000e84:	4810      	ldr	r0, [pc, #64]	; (8000ec8 <consignas+0x230>)
 8000e86:	f009 fb5f 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "\t:-E (consigna para Deshabiltiar motores)\r\n");
 8000e8a:	491b      	ldr	r1, [pc, #108]	; (8000ef8 <consignas+0x260>)
 8000e8c:	480e      	ldr	r0, [pc, #56]	; (8000ec8 <consignas+0x230>)
 8000e8e:	f009 ffc5 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000e92:	480d      	ldr	r0, [pc, #52]	; (8000ec8 <consignas+0x230>)
 8000e94:	f7ff f95a 	bl	800014c <strlen>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	480a      	ldr	r0, [pc, #40]	; (8000ec8 <consignas+0x230>)
 8000ea0:	f009 fb52 	bl	800a548 <CDC_Transmit_FS>
	sprintf(buffer_tx, "\t:-S (consigna para detener todo, aprada de emergencia)\r\n");
 8000ea4:	4915      	ldr	r1, [pc, #84]	; (8000efc <consignas+0x264>)
 8000ea6:	4808      	ldr	r0, [pc, #32]	; (8000ec8 <consignas+0x230>)
 8000ea8:	f009 ffb8 	bl	800ae1c <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000eac:	4806      	ldr	r0, [pc, #24]	; (8000ec8 <consignas+0x230>)
 8000eae:	f7ff f94d 	bl	800014c <strlen>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	b29b      	uxth	r3, r3
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4803      	ldr	r0, [pc, #12]	; (8000ec8 <consignas+0x230>)
 8000eba:	f009 fb45 	bl	800a548 <CDC_Transmit_FS>

}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	0800b918 	.word	0x0800b918
 8000ec8:	2000031c 	.word	0x2000031c
 8000ecc:	0800b94c 	.word	0x0800b94c
 8000ed0:	0800b984 	.word	0x0800b984
 8000ed4:	0800b9c0 	.word	0x0800b9c0
 8000ed8:	0800b9f8 	.word	0x0800b9f8
 8000edc:	0800ba34 	.word	0x0800ba34
 8000ee0:	0800ba6c 	.word	0x0800ba6c
 8000ee4:	0800ba90 	.word	0x0800ba90
 8000ee8:	0800bab8 	.word	0x0800bab8
 8000eec:	0800baec 	.word	0x0800baec
 8000ef0:	0800bb18 	.word	0x0800bb18
 8000ef4:	0800bb40 	.word	0x0800bb40
 8000ef8:	0800bb6c 	.word	0x0800bb6c
 8000efc:	0800bb98 	.word	0x0800bb98

08000f00 <modoCalibracion>:

uint8_t modoCalibracion(){
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
	  //	CASO DE HOMMING
	  if (buffer_rx[2] == 'H'){
 8000f06:	4bb3      	ldr	r3, [pc, #716]	; (80011d4 <modoCalibracion+0x2d4>)
 8000f08:	789b      	ldrb	r3, [r3, #2]
 8000f0a:	2b48      	cmp	r3, #72	; 0x48
 8000f0c:	f040 8101 	bne.w	8001112 <modoCalibracion+0x212>
		  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, SET);
 8000f10:	2201      	movs	r2, #1
 8000f12:	2120      	movs	r1, #32
 8000f14:	48b0      	ldr	r0, [pc, #704]	; (80011d8 <modoCalibracion+0x2d8>)
 8000f16:	f001 fcb1 	bl	800287c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2110      	movs	r1, #16
 8000f1e:	48ae      	ldr	r0, [pc, #696]	; (80011d8 <modoCalibracion+0x2d8>)
 8000f20:	f001 fcac 	bl	800287c <HAL_GPIO_WritePin>
		  Lcd_Clear();
 8000f24:	f7ff fab0 	bl	8000488 <Lcd_Clear>
		  Lcd_Set_Cursor(1,1);
 8000f28:	2101      	movs	r1, #1
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f7ff fab6 	bl	800049c <Lcd_Set_Cursor>
		  Lcd_Send_String("Start Homming");
 8000f30:	48aa      	ldr	r0, [pc, #680]	; (80011dc <modoCalibracion+0x2dc>)
 8000f32:	f7ff fae5 	bl	8000500 <Lcd_Send_String>
		  Lcd_Set_Cursor(2,1);
 8000f36:	2101      	movs	r1, #1
 8000f38:	2002      	movs	r0, #2
 8000f3a:	f7ff faaf 	bl	800049c <Lcd_Set_Cursor>
		  Lcd_Send_String("Calibration mode");
 8000f3e:	48a8      	ldr	r0, [pc, #672]	; (80011e0 <modoCalibracion+0x2e0>)
 8000f40:	f7ff fade 	bl	8000500 <Lcd_Send_String>
		  HAL_Delay(150);
 8000f44:	2096      	movs	r0, #150	; 0x96
 8000f46:	f001 f9e3 	bl	8002310 <HAL_Delay>
		  Servo_Write_angle(0);
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	f000 fe36 	bl	8001bbc <Servo_Write_angle>
		  estadoGarra = 0;
 8000f50:	4ba4      	ldr	r3, [pc, #656]	; (80011e4 <modoCalibracion+0x2e4>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	701a      	strb	r2, [r3, #0]
		  homeStatus = HomingMotors(&homeMotor_X, &homeMotor_Y, &homeMotor_Z);
 8000f56:	4aa4      	ldr	r2, [pc, #656]	; (80011e8 <modoCalibracion+0x2e8>)
 8000f58:	49a4      	ldr	r1, [pc, #656]	; (80011ec <modoCalibracion+0x2ec>)
 8000f5a:	48a5      	ldr	r0, [pc, #660]	; (80011f0 <modoCalibracion+0x2f0>)
 8000f5c:	f000 fc94 	bl	8001888 <HomingMotors>
 8000f60:	4603      	mov	r3, r0
 8000f62:	4aa4      	ldr	r2, [pc, #656]	; (80011f4 <modoCalibracion+0x2f4>)
 8000f64:	6013      	str	r3, [r2, #0]
		  if (homeStatus == 0){
 8000f66:	4ba3      	ldr	r3, [pc, #652]	; (80011f4 <modoCalibracion+0x2f4>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d128      	bne.n	8000fc0 <modoCalibracion+0xc0>
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "Home Status: %u\nHome exitoso!\r\n", homeStatus);
 8000f6e:	4ba1      	ldr	r3, [pc, #644]	; (80011f4 <modoCalibracion+0x2f4>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	461a      	mov	r2, r3
 8000f74:	49a0      	ldr	r1, [pc, #640]	; (80011f8 <modoCalibracion+0x2f8>)
 8000f76:	48a1      	ldr	r0, [pc, #644]	; (80011fc <modoCalibracion+0x2fc>)
 8000f78:	f009 ff50 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000f7c:	489f      	ldr	r0, [pc, #636]	; (80011fc <modoCalibracion+0x2fc>)
 8000f7e:	f7ff f8e5 	bl	800014c <strlen>
 8000f82:	4603      	mov	r3, r0
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	4619      	mov	r1, r3
 8000f88:	489c      	ldr	r0, [pc, #624]	; (80011fc <modoCalibracion+0x2fc>)
 8000f8a:	f009 fadd 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Clear();
 8000f8e:	f7ff fa7b 	bl	8000488 <Lcd_Clear>
			  Lcd_Set_Cursor(1,1);
 8000f92:	2101      	movs	r1, #1
 8000f94:	2001      	movs	r0, #1
 8000f96:	f7ff fa81 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("Home Status: OK");
 8000f9a:	4899      	ldr	r0, [pc, #612]	; (8001200 <modoCalibracion+0x300>)
 8000f9c:	f7ff fab0 	bl	8000500 <Lcd_Send_String>
			  Lcd_Set_Cursor(2,1);
 8000fa0:	2101      	movs	r1, #1
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	f7ff fa7a 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("X000|Y000|Z000|C");
 8000fa8:	4896      	ldr	r0, [pc, #600]	; (8001204 <modoCalibracion+0x304>)
 8000faa:	f7ff faa9 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(150);
 8000fae:	2096      	movs	r0, #150	; 0x96
 8000fb0:	f001 f9ae 	bl	8002310 <HAL_Delay>
			  HAL_GPIO_WritePin(Home_led_GPIO_Port, Home_led_Pin, SET);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	2108      	movs	r1, #8
 8000fb8:	4887      	ldr	r0, [pc, #540]	; (80011d8 <modoCalibracion+0x2d8>)
 8000fba:	f001 fc5f 	bl	800287c <HAL_GPIO_WritePin>
 8000fbe:	e0a2      	b.n	8001106 <modoCalibracion+0x206>
		  } else if (homeStatus == -1){
 8000fc0:	4b8c      	ldr	r3, [pc, #560]	; (80011f4 <modoCalibracion+0x2f4>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fc8:	d123      	bne.n	8001012 <modoCalibracion+0x112>
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "Home Status: %u\nFalla Home X!\r\n", homeStatus);
 8000fca:	4b8a      	ldr	r3, [pc, #552]	; (80011f4 <modoCalibracion+0x2f4>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	461a      	mov	r2, r3
 8000fd0:	498d      	ldr	r1, [pc, #564]	; (8001208 <modoCalibracion+0x308>)
 8000fd2:	488a      	ldr	r0, [pc, #552]	; (80011fc <modoCalibracion+0x2fc>)
 8000fd4:	f009 ff22 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8000fd8:	4888      	ldr	r0, [pc, #544]	; (80011fc <modoCalibracion+0x2fc>)
 8000fda:	f7ff f8b7 	bl	800014c <strlen>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4885      	ldr	r0, [pc, #532]	; (80011fc <modoCalibracion+0x2fc>)
 8000fe6:	f009 faaf 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Clear();
 8000fea:	f7ff fa4d 	bl	8000488 <Lcd_Clear>
			  Lcd_Set_Cursor(1,1);
 8000fee:	2101      	movs	r1, #1
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f7ff fa53 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("Home Error: ejeX");
 8000ff6:	4885      	ldr	r0, [pc, #532]	; (800120c <modoCalibracion+0x30c>)
 8000ff8:	f7ff fa82 	bl	8000500 <Lcd_Send_String>
			  Lcd_Set_Cursor(2,1);
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	2002      	movs	r0, #2
 8001000:	f7ff fa4c 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("X???|Y000|Z000|C");
 8001004:	4882      	ldr	r0, [pc, #520]	; (8001210 <modoCalibracion+0x310>)
 8001006:	f7ff fa7b 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(150);
 800100a:	2096      	movs	r0, #150	; 0x96
 800100c:	f001 f980 	bl	8002310 <HAL_Delay>
 8001010:	e079      	b.n	8001106 <modoCalibracion+0x206>
		  } else if (homeStatus == -2){
 8001012:	4b78      	ldr	r3, [pc, #480]	; (80011f4 <modoCalibracion+0x2f4>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f113 0f02 	cmn.w	r3, #2
 800101a:	d123      	bne.n	8001064 <modoCalibracion+0x164>
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "Home Status: %u\nFalla Home Y!\r\n", homeStatus);
 800101c:	4b75      	ldr	r3, [pc, #468]	; (80011f4 <modoCalibracion+0x2f4>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	461a      	mov	r2, r3
 8001022:	497c      	ldr	r1, [pc, #496]	; (8001214 <modoCalibracion+0x314>)
 8001024:	4875      	ldr	r0, [pc, #468]	; (80011fc <modoCalibracion+0x2fc>)
 8001026:	f009 fef9 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 800102a:	4874      	ldr	r0, [pc, #464]	; (80011fc <modoCalibracion+0x2fc>)
 800102c:	f7ff f88e 	bl	800014c <strlen>
 8001030:	4603      	mov	r3, r0
 8001032:	b29b      	uxth	r3, r3
 8001034:	4619      	mov	r1, r3
 8001036:	4871      	ldr	r0, [pc, #452]	; (80011fc <modoCalibracion+0x2fc>)
 8001038:	f009 fa86 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Clear();
 800103c:	f7ff fa24 	bl	8000488 <Lcd_Clear>
			  Lcd_Set_Cursor(1,1);
 8001040:	2101      	movs	r1, #1
 8001042:	2001      	movs	r0, #1
 8001044:	f7ff fa2a 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("Home Error: ejeX");
 8001048:	4870      	ldr	r0, [pc, #448]	; (800120c <modoCalibracion+0x30c>)
 800104a:	f7ff fa59 	bl	8000500 <Lcd_Send_String>
			  Lcd_Set_Cursor(2,1);
 800104e:	2101      	movs	r1, #1
 8001050:	2002      	movs	r0, #2
 8001052:	f7ff fa23 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("X000|Y???|Z000|C");
 8001056:	4870      	ldr	r0, [pc, #448]	; (8001218 <modoCalibracion+0x318>)
 8001058:	f7ff fa52 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(150);
 800105c:	2096      	movs	r0, #150	; 0x96
 800105e:	f001 f957 	bl	8002310 <HAL_Delay>
 8001062:	e050      	b.n	8001106 <modoCalibracion+0x206>
		  } else if (homeStatus == -3){
 8001064:	4b63      	ldr	r3, [pc, #396]	; (80011f4 <modoCalibracion+0x2f4>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f113 0f03 	cmn.w	r3, #3
 800106c:	d123      	bne.n	80010b6 <modoCalibracion+0x1b6>
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "Home Status: %u\nFalla Home Z!\r\n", homeStatus);
 800106e:	4b61      	ldr	r3, [pc, #388]	; (80011f4 <modoCalibracion+0x2f4>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	461a      	mov	r2, r3
 8001074:	4969      	ldr	r1, [pc, #420]	; (800121c <modoCalibracion+0x31c>)
 8001076:	4861      	ldr	r0, [pc, #388]	; (80011fc <modoCalibracion+0x2fc>)
 8001078:	f009 fed0 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 800107c:	485f      	ldr	r0, [pc, #380]	; (80011fc <modoCalibracion+0x2fc>)
 800107e:	f7ff f865 	bl	800014c <strlen>
 8001082:	4603      	mov	r3, r0
 8001084:	b29b      	uxth	r3, r3
 8001086:	4619      	mov	r1, r3
 8001088:	485c      	ldr	r0, [pc, #368]	; (80011fc <modoCalibracion+0x2fc>)
 800108a:	f009 fa5d 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Clear();
 800108e:	f7ff f9fb 	bl	8000488 <Lcd_Clear>
			  Lcd_Set_Cursor(1,1);
 8001092:	2101      	movs	r1, #1
 8001094:	2001      	movs	r0, #1
 8001096:	f7ff fa01 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("Home Error: ejeX");
 800109a:	485c      	ldr	r0, [pc, #368]	; (800120c <modoCalibracion+0x30c>)
 800109c:	f7ff fa30 	bl	8000500 <Lcd_Send_String>
			  Lcd_Set_Cursor(2,1);
 80010a0:	2101      	movs	r1, #1
 80010a2:	2002      	movs	r0, #2
 80010a4:	f7ff f9fa 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("X000|Y000|Z???|C");
 80010a8:	485d      	ldr	r0, [pc, #372]	; (8001220 <modoCalibracion+0x320>)
 80010aa:	f7ff fa29 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(150);
 80010ae:	2096      	movs	r0, #150	; 0x96
 80010b0:	f001 f92e 	bl	8002310 <HAL_Delay>
 80010b4:	e027      	b.n	8001106 <modoCalibracion+0x206>
		  } else if (homeStatus == 1){
 80010b6:	4b4f      	ldr	r3, [pc, #316]	; (80011f4 <modoCalibracion+0x2f4>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d123      	bne.n	8001106 <modoCalibracion+0x206>
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "Home Status: %u\nFalla en funcHome!\r\n", homeStatus);
 80010be:	4b4d      	ldr	r3, [pc, #308]	; (80011f4 <modoCalibracion+0x2f4>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	461a      	mov	r2, r3
 80010c4:	4957      	ldr	r1, [pc, #348]	; (8001224 <modoCalibracion+0x324>)
 80010c6:	484d      	ldr	r0, [pc, #308]	; (80011fc <modoCalibracion+0x2fc>)
 80010c8:	f009 fea8 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80010cc:	484b      	ldr	r0, [pc, #300]	; (80011fc <modoCalibracion+0x2fc>)
 80010ce:	f7ff f83d 	bl	800014c <strlen>
 80010d2:	4603      	mov	r3, r0
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	4619      	mov	r1, r3
 80010d8:	4848      	ldr	r0, [pc, #288]	; (80011fc <modoCalibracion+0x2fc>)
 80010da:	f009 fa35 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Clear();
 80010de:	f7ff f9d3 	bl	8000488 <Lcd_Clear>
			  Lcd_Set_Cursor(1,1);
 80010e2:	2101      	movs	r1, #1
 80010e4:	2001      	movs	r0, #1
 80010e6:	f7ff f9d9 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("ERROR Home: all!");
 80010ea:	484f      	ldr	r0, [pc, #316]	; (8001228 <modoCalibracion+0x328>)
 80010ec:	f7ff fa08 	bl	8000500 <Lcd_Send_String>
			  Lcd_Set_Cursor(2,1);
 80010f0:	2101      	movs	r1, #1
 80010f2:	2002      	movs	r0, #2
 80010f4:	f7ff f9d2 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("X???|Y???|Z???|?");
 80010f8:	484c      	ldr	r0, [pc, #304]	; (800122c <modoCalibracion+0x32c>)
 80010fa:	f7ff fa01 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(750);
 80010fe:	f240 20ee 	movw	r0, #750	; 0x2ee
 8001102:	f001 f905 	bl	8002310 <HAL_Delay>
		  }
		  HAL_Delay(1500);
 8001106:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800110a:	f001 f901 	bl	8002310 <HAL_Delay>
		  return 0;
 800110e:	2300      	movs	r3, #0
 8001110:	e1b3      	b.n	800147a <modoCalibracion+0x57a>
	  }
	  //	CASO DE SETEO PARA VELOCIDADES GLOBALES
	  //	Ejemplo de consigna :-V058  -> setear velocidades globales a 58%
	  else if (buffer_rx[2] == 'V'){
 8001112:	4b30      	ldr	r3, [pc, #192]	; (80011d4 <modoCalibracion+0x2d4>)
 8001114:	789b      	ldrb	r3, [r3, #2]
 8001116:	2b56      	cmp	r3, #86	; 0x56
 8001118:	f040 8094 	bne.w	8001244 <modoCalibracion+0x344>
		  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, SET);
 800111c:	2201      	movs	r2, #1
 800111e:	2120      	movs	r1, #32
 8001120:	482d      	ldr	r0, [pc, #180]	; (80011d8 <modoCalibracion+0x2d8>)
 8001122:	f001 fbab 	bl	800287c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 8001126:	2200      	movs	r2, #0
 8001128:	2110      	movs	r1, #16
 800112a:	482b      	ldr	r0, [pc, #172]	; (80011d8 <modoCalibracion+0x2d8>)
 800112c:	f001 fba6 	bl	800287c <HAL_GPIO_WritePin>
		  CDC_FS_Substring(3, 5, buffer_rx, buffer_data[0]);
 8001130:	4b3f      	ldr	r3, [pc, #252]	; (8001230 <modoCalibracion+0x330>)
 8001132:	4a28      	ldr	r2, [pc, #160]	; (80011d4 <modoCalibracion+0x2d4>)
 8001134:	2105      	movs	r1, #5
 8001136:	2003      	movs	r0, #3
 8001138:	f000 fd62 	bl	8001c00 <CDC_FS_Substring>
		  uint8_t velocidad = (uint8_t)atoi(buffer_data[0]);
 800113c:	483c      	ldr	r0, [pc, #240]	; (8001230 <modoCalibracion+0x330>)
 800113e:	f009 fde1 	bl	800ad04 <atoi>
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
		  if (velocidad < 100){
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	2b63      	cmp	r3, #99	; 0x63
 800114a:	d828      	bhi.n	800119e <modoCalibracion+0x29e>
			  for (int i = 0; i < NUM_MOTORS; ++i) {
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	e00c      	b.n	800116c <modoCalibracion+0x26c>
				  motors[i].velocity = velocidad;
 8001152:	79f9      	ldrb	r1, [r7, #7]
 8001154:	4837      	ldr	r0, [pc, #220]	; (8001234 <modoCalibracion+0x334>)
 8001156:	68fa      	ldr	r2, [r7, #12]
 8001158:	4613      	mov	r3, r2
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	4413      	add	r3, r2
 800115e:	011b      	lsls	r3, r3, #4
 8001160:	4403      	add	r3, r0
 8001162:	3314      	adds	r3, #20
 8001164:	6019      	str	r1, [r3, #0]
			  for (int i = 0; i < NUM_MOTORS; ++i) {
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	3301      	adds	r3, #1
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	2b02      	cmp	r3, #2
 8001170:	ddef      	ble.n	8001152 <modoCalibracion+0x252>
			  }
			  Lcd_Set_Cursor(1,1);
 8001172:	2101      	movs	r1, #1
 8001174:	2001      	movs	r0, #1
 8001176:	f7ff f991 	bl	800049c <Lcd_Set_Cursor>
	//			  char v[4];
	//			  sprintf(v, "%u", (uint8_t)atoi(buffer_data[2]));
	// 			  Lcd_Send_String("Velocidades: %u", (uint8_t)atoi(buffer_data[2]));
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "Velocidad globales seteadas.\r\n");
 800117a:	492f      	ldr	r1, [pc, #188]	; (8001238 <modoCalibracion+0x338>)
 800117c:	481f      	ldr	r0, [pc, #124]	; (80011fc <modoCalibracion+0x2fc>)
 800117e:	f009 fe4d 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8001182:	481e      	ldr	r0, [pc, #120]	; (80011fc <modoCalibracion+0x2fc>)
 8001184:	f7fe ffe2 	bl	800014c <strlen>
 8001188:	4603      	mov	r3, r0
 800118a:	b29b      	uxth	r3, r3
 800118c:	4619      	mov	r1, r3
 800118e:	481b      	ldr	r0, [pc, #108]	; (80011fc <modoCalibracion+0x2fc>)
 8001190:	f009 f9da 	bl	800a548 <CDC_Transmit_FS>
			  HAL_Delay(150);
 8001194:	2096      	movs	r0, #150	; 0x96
 8001196:	f001 f8bb 	bl	8002310 <HAL_Delay>
			  return 0;
 800119a:	2300      	movs	r3, #0
 800119c:	e16d      	b.n	800147a <modoCalibracion+0x57a>
		  } else {
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "La velocidad debe de ser entre 0 y 100.\r\n");
 800119e:	4927      	ldr	r1, [pc, #156]	; (800123c <modoCalibracion+0x33c>)
 80011a0:	4816      	ldr	r0, [pc, #88]	; (80011fc <modoCalibracion+0x2fc>)
 80011a2:	f009 fe3b 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80011a6:	4815      	ldr	r0, [pc, #84]	; (80011fc <modoCalibracion+0x2fc>)
 80011a8:	f7fe ffd0 	bl	800014c <strlen>
 80011ac:	4603      	mov	r3, r0
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	4619      	mov	r1, r3
 80011b2:	4812      	ldr	r0, [pc, #72]	; (80011fc <modoCalibracion+0x2fc>)
 80011b4:	f009 f9c8 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(1,1);
 80011b8:	2101      	movs	r1, #1
 80011ba:	2001      	movs	r0, #1
 80011bc:	f7ff f96e 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("ERROR Vel global");
 80011c0:	481f      	ldr	r0, [pc, #124]	; (8001240 <modoCalibracion+0x340>)
 80011c2:	f7ff f99d 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(750);
 80011c6:	f240 20ee 	movw	r0, #750	; 0x2ee
 80011ca:	f001 f8a1 	bl	8002310 <HAL_Delay>
			  return 1;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e153      	b.n	800147a <modoCalibracion+0x57a>
 80011d2:	bf00      	nop
 80011d4:	200002f4 	.word	0x200002f4
 80011d8:	40010c00 	.word	0x40010c00
 80011dc:	0800bbd4 	.word	0x0800bbd4
 80011e0:	0800bbe4 	.word	0x0800bbe4
 80011e4:	200002d4 	.word	0x200002d4
 80011e8:	200002e4 	.word	0x200002e4
 80011ec:	200002e3 	.word	0x200002e3
 80011f0:	200002e2 	.word	0x200002e2
 80011f4:	200002ec 	.word	0x200002ec
 80011f8:	0800bbf8 	.word	0x0800bbf8
 80011fc:	2000031c 	.word	0x2000031c
 8001200:	0800bc18 	.word	0x0800bc18
 8001204:	0800bc28 	.word	0x0800bc28
 8001208:	0800bc3c 	.word	0x0800bc3c
 800120c:	0800bc5c 	.word	0x0800bc5c
 8001210:	0800bc70 	.word	0x0800bc70
 8001214:	0800bc84 	.word	0x0800bc84
 8001218:	0800bca4 	.word	0x0800bca4
 800121c:	0800bcb8 	.word	0x0800bcb8
 8001220:	0800bcd8 	.word	0x0800bcd8
 8001224:	0800bcec 	.word	0x0800bcec
 8001228:	0800bd14 	.word	0x0800bd14
 800122c:	0800b8b8 	.word	0x0800b8b8
 8001230:	20000358 	.word	0x20000358
 8001234:	20000244 	.word	0x20000244
 8001238:	0800bd28 	.word	0x0800bd28
 800123c:	0800bd48 	.word	0x0800bd48
 8001240:	0800bd74 	.word	0x0800bd74
		  }
	  }
	  //	CASO DE SETEO PARA VELOCIDADES POR EJES
	  //	Ejemplo de consigna :-vX023Y100Z078 -> setea las velociades Q1 23%, Q2 100% y Q3 78%
	  else if (buffer_rx[2] == 'v'){
 8001244:	4b8f      	ldr	r3, [pc, #572]	; (8001484 <modoCalibracion+0x584>)
 8001246:	789b      	ldrb	r3, [r3, #2]
 8001248:	2b76      	cmp	r3, #118	; 0x76
 800124a:	d162      	bne.n	8001312 <modoCalibracion+0x412>
		  if (buffer_rx[3] == 'X' && buffer_rx[7] == 'Y' && buffer_rx[11] == 'Z'){
 800124c:	4b8d      	ldr	r3, [pc, #564]	; (8001484 <modoCalibracion+0x584>)
 800124e:	78db      	ldrb	r3, [r3, #3]
 8001250:	2b58      	cmp	r3, #88	; 0x58
 8001252:	d144      	bne.n	80012de <modoCalibracion+0x3de>
 8001254:	4b8b      	ldr	r3, [pc, #556]	; (8001484 <modoCalibracion+0x584>)
 8001256:	79db      	ldrb	r3, [r3, #7]
 8001258:	2b59      	cmp	r3, #89	; 0x59
 800125a:	d140      	bne.n	80012de <modoCalibracion+0x3de>
 800125c:	4b89      	ldr	r3, [pc, #548]	; (8001484 <modoCalibracion+0x584>)
 800125e:	7adb      	ldrb	r3, [r3, #11]
 8001260:	2b5a      	cmp	r3, #90	; 0x5a
 8001262:	d13c      	bne.n	80012de <modoCalibracion+0x3de>
			  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, SET);
 8001264:	2201      	movs	r2, #1
 8001266:	2120      	movs	r1, #32
 8001268:	4887      	ldr	r0, [pc, #540]	; (8001488 <modoCalibracion+0x588>)
 800126a:	f001 fb07 	bl	800287c <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 800126e:	2200      	movs	r2, #0
 8001270:	2110      	movs	r1, #16
 8001272:	4885      	ldr	r0, [pc, #532]	; (8001488 <modoCalibracion+0x588>)
 8001274:	f001 fb02 	bl	800287c <HAL_GPIO_WritePin>
			  // divido la data por cada gdl
			  CDC_FS_Substring(4, 6, buffer_rx, buffer_data[1]);
 8001278:	4b84      	ldr	r3, [pc, #528]	; (800148c <modoCalibracion+0x58c>)
 800127a:	4a82      	ldr	r2, [pc, #520]	; (8001484 <modoCalibracion+0x584>)
 800127c:	2106      	movs	r1, #6
 800127e:	2004      	movs	r0, #4
 8001280:	f000 fcbe 	bl	8001c00 <CDC_FS_Substring>
			  CDC_FS_Substring(8, 10, buffer_rx, buffer_data[2]);
 8001284:	4b82      	ldr	r3, [pc, #520]	; (8001490 <modoCalibracion+0x590>)
 8001286:	4a7f      	ldr	r2, [pc, #508]	; (8001484 <modoCalibracion+0x584>)
 8001288:	210a      	movs	r1, #10
 800128a:	2008      	movs	r0, #8
 800128c:	f000 fcb8 	bl	8001c00 <CDC_FS_Substring>
			  CDC_FS_Substring(12, 14, buffer_rx, buffer_data[3]);
 8001290:	4b80      	ldr	r3, [pc, #512]	; (8001494 <modoCalibracion+0x594>)
 8001292:	4a7c      	ldr	r2, [pc, #496]	; (8001484 <modoCalibracion+0x584>)
 8001294:	210e      	movs	r1, #14
 8001296:	200c      	movs	r0, #12
 8001298:	f000 fcb2 	bl	8001c00 <CDC_FS_Substring>
			  // cargo las velocidades en cada eje
			  for (int i = 0; i < NUM_MOTORS; ++i) {
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	e019      	b.n	80012d6 <modoCalibracion+0x3d6>
				  motors[i].velocity = (uint8_t)atoi(buffer_data[i+1]);
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	1c5a      	adds	r2, r3, #1
 80012a6:	4613      	mov	r3, r2
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	4413      	add	r3, r2
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	4a7a      	ldr	r2, [pc, #488]	; (8001498 <modoCalibracion+0x598>)
 80012b0:	4413      	add	r3, r2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f009 fd26 	bl	800ad04 <atoi>
 80012b8:	4603      	mov	r3, r0
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	4618      	mov	r0, r3
 80012be:	4977      	ldr	r1, [pc, #476]	; (800149c <modoCalibracion+0x59c>)
 80012c0:	68ba      	ldr	r2, [r7, #8]
 80012c2:	4613      	mov	r3, r2
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	4413      	add	r3, r2
 80012c8:	011b      	lsls	r3, r3, #4
 80012ca:	440b      	add	r3, r1
 80012cc:	3314      	adds	r3, #20
 80012ce:	6018      	str	r0, [r3, #0]
			  for (int i = 0; i < NUM_MOTORS; ++i) {
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	3301      	adds	r3, #1
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	dde2      	ble.n	80012a2 <modoCalibracion+0x3a2>
 80012dc:	e017      	b.n	800130e <modoCalibracion+0x40e>
			  }
		  } else {
			  // en caso de no contener X Y Z tirar error
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "Error en setear velocidades individuales.\r\n");
 80012de:	4970      	ldr	r1, [pc, #448]	; (80014a0 <modoCalibracion+0x5a0>)
 80012e0:	4870      	ldr	r0, [pc, #448]	; (80014a4 <modoCalibracion+0x5a4>)
 80012e2:	f009 fd9b 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80012e6:	486f      	ldr	r0, [pc, #444]	; (80014a4 <modoCalibracion+0x5a4>)
 80012e8:	f7fe ff30 	bl	800014c <strlen>
 80012ec:	4603      	mov	r3, r0
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	4619      	mov	r1, r3
 80012f2:	486c      	ldr	r0, [pc, #432]	; (80014a4 <modoCalibracion+0x5a4>)
 80012f4:	f009 f928 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(1,1);
 80012f8:	2101      	movs	r1, #1
 80012fa:	2001      	movs	r0, #1
 80012fc:	f7ff f8ce 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("ERROR Vel format");
 8001300:	4869      	ldr	r0, [pc, #420]	; (80014a8 <modoCalibracion+0x5a8>)
 8001302:	f7ff f8fd 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(750);
 8001306:	f240 20ee 	movw	r0, #750	; 0x2ee
 800130a:	f001 f801 	bl	8002310 <HAL_Delay>
		  }
		  return 0;
 800130e:	2300      	movs	r3, #0
 8001310:	e0b3      	b.n	800147a <modoCalibracion+0x57a>
	  }
	  //	CASO DE HABILITACION DE MOTORES
	  //	Ejemplo de consigna :-E1  -> activar todos los motores  :-E0  -> Desactivar todos los motores
	  else if (buffer_rx[2] == 'E'){
 8001312:	4b5c      	ldr	r3, [pc, #368]	; (8001484 <modoCalibracion+0x584>)
 8001314:	789b      	ldrb	r3, [r3, #2]
 8001316:	2b45      	cmp	r3, #69	; 0x45
 8001318:	d176      	bne.n	8001408 <modoCalibracion+0x508>
		  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, SET);
 800131a:	2201      	movs	r2, #1
 800131c:	2120      	movs	r1, #32
 800131e:	485a      	ldr	r0, [pc, #360]	; (8001488 <modoCalibracion+0x588>)
 8001320:	f001 faac 	bl	800287c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 8001324:	2200      	movs	r2, #0
 8001326:	2110      	movs	r1, #16
 8001328:	4857      	ldr	r0, [pc, #348]	; (8001488 <modoCalibracion+0x588>)
 800132a:	f001 faa7 	bl	800287c <HAL_GPIO_WritePin>
		  CDC_FS_Substring(3, 3, buffer_rx, buffer_data[0]);
 800132e:	4b5a      	ldr	r3, [pc, #360]	; (8001498 <modoCalibracion+0x598>)
 8001330:	4a54      	ldr	r2, [pc, #336]	; (8001484 <modoCalibracion+0x584>)
 8001332:	2103      	movs	r1, #3
 8001334:	2003      	movs	r0, #3
 8001336:	f000 fc63 	bl	8001c00 <CDC_FS_Substring>
		  if ((uint8_t)atoi(buffer_data[0]) == 1){
 800133a:	4857      	ldr	r0, [pc, #348]	; (8001498 <modoCalibracion+0x598>)
 800133c:	f009 fce2 	bl	800ad04 <atoi>
 8001340:	4603      	mov	r3, r0
 8001342:	b2db      	uxtb	r3, r3
 8001344:	2b01      	cmp	r3, #1
 8001346:	d11f      	bne.n	8001388 <modoCalibracion+0x488>
			  ActivatedAll((uint8_t)atoi(buffer_data[0]));
 8001348:	4853      	ldr	r0, [pc, #332]	; (8001498 <modoCalibracion+0x598>)
 800134a:	f009 fcdb 	bl	800ad04 <atoi>
 800134e:	4603      	mov	r3, r0
 8001350:	b2db      	uxtb	r3, r3
 8001352:	4618      	mov	r0, r3
 8001354:	f000 fb90 	bl	8001a78 <ActivatedAll>
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "Se habilitaron los Motores.\r\n");
 8001358:	4954      	ldr	r1, [pc, #336]	; (80014ac <modoCalibracion+0x5ac>)
 800135a:	4852      	ldr	r0, [pc, #328]	; (80014a4 <modoCalibracion+0x5a4>)
 800135c:	f009 fd5e 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8001360:	4850      	ldr	r0, [pc, #320]	; (80014a4 <modoCalibracion+0x5a4>)
 8001362:	f7fe fef3 	bl	800014c <strlen>
 8001366:	4603      	mov	r3, r0
 8001368:	b29b      	uxth	r3, r3
 800136a:	4619      	mov	r1, r3
 800136c:	484d      	ldr	r0, [pc, #308]	; (80014a4 <modoCalibracion+0x5a4>)
 800136e:	f009 f8eb 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(1, 1);
 8001372:	2101      	movs	r1, #1
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff f891 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("Motores Enables!");
 800137a:	484d      	ldr	r0, [pc, #308]	; (80014b0 <modoCalibracion+0x5b0>)
 800137c:	f7ff f8c0 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(150);
 8001380:	2096      	movs	r0, #150	; 0x96
 8001382:	f000 ffc5 	bl	8002310 <HAL_Delay>
 8001386:	e03d      	b.n	8001404 <modoCalibracion+0x504>
		  } else if ((uint8_t)atoi(buffer_data[0]) == 0){
 8001388:	4843      	ldr	r0, [pc, #268]	; (8001498 <modoCalibracion+0x598>)
 800138a:	f009 fcbb 	bl	800ad04 <atoi>
 800138e:	4603      	mov	r3, r0
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b00      	cmp	r3, #0
 8001394:	d11f      	bne.n	80013d6 <modoCalibracion+0x4d6>
			  ActivatedAll((uint8_t)atoi(buffer_data[0]));
 8001396:	4840      	ldr	r0, [pc, #256]	; (8001498 <modoCalibracion+0x598>)
 8001398:	f009 fcb4 	bl	800ad04 <atoi>
 800139c:	4603      	mov	r3, r0
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 fb69 	bl	8001a78 <ActivatedAll>
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "Se deshabilitaron los Motores.\r\n");
 80013a6:	4943      	ldr	r1, [pc, #268]	; (80014b4 <modoCalibracion+0x5b4>)
 80013a8:	483e      	ldr	r0, [pc, #248]	; (80014a4 <modoCalibracion+0x5a4>)
 80013aa:	f009 fd37 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80013ae:	483d      	ldr	r0, [pc, #244]	; (80014a4 <modoCalibracion+0x5a4>)
 80013b0:	f7fe fecc 	bl	800014c <strlen>
 80013b4:	4603      	mov	r3, r0
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	4619      	mov	r1, r3
 80013ba:	483a      	ldr	r0, [pc, #232]	; (80014a4 <modoCalibracion+0x5a4>)
 80013bc:	f009 f8c4 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(1, 1);
 80013c0:	2101      	movs	r1, #1
 80013c2:	2001      	movs	r0, #1
 80013c4:	f7ff f86a 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("Motores Disables");
 80013c8:	483b      	ldr	r0, [pc, #236]	; (80014b8 <modoCalibracion+0x5b8>)
 80013ca:	f7ff f899 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(150);
 80013ce:	2096      	movs	r0, #150	; 0x96
 80013d0:	f000 ff9e 	bl	8002310 <HAL_Delay>
 80013d4:	e016      	b.n	8001404 <modoCalibracion+0x504>
		  } else {
			  // notifico al ordenador de los resultados del proceso
			  sprintf(buffer_tx, "Error, ON/OFF motores! \r\n");
 80013d6:	4939      	ldr	r1, [pc, #228]	; (80014bc <modoCalibracion+0x5bc>)
 80013d8:	4832      	ldr	r0, [pc, #200]	; (80014a4 <modoCalibracion+0x5a4>)
 80013da:	f009 fd1f 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80013de:	4831      	ldr	r0, [pc, #196]	; (80014a4 <modoCalibracion+0x5a4>)
 80013e0:	f7fe feb4 	bl	800014c <strlen>
 80013e4:	4603      	mov	r3, r0
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	4619      	mov	r1, r3
 80013ea:	482e      	ldr	r0, [pc, #184]	; (80014a4 <modoCalibracion+0x5a4>)
 80013ec:	f009 f8ac 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(1, 1);
 80013f0:	2101      	movs	r1, #1
 80013f2:	2001      	movs	r0, #1
 80013f4:	f7ff f852 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_String("<E ? Motores>");
 80013f8:	4831      	ldr	r0, [pc, #196]	; (80014c0 <modoCalibracion+0x5c0>)
 80013fa:	f7ff f881 	bl	8000500 <Lcd_Send_String>
			  HAL_Delay(150);
 80013fe:	2096      	movs	r0, #150	; 0x96
 8001400:	f000 ff86 	bl	8002310 <HAL_Delay>
		  }
		  return 0;
 8001404:	2300      	movs	r3, #0
 8001406:	e038      	b.n	800147a <modoCalibracion+0x57a>
	  }
	  //	CASO DE HABILITACION DE MOTORES
	  //	Ejemplo de consigna :-S  -> Parada de emergencia
	  else if (buffer_rx[2] == 'S'){
 8001408:	4b1e      	ldr	r3, [pc, #120]	; (8001484 <modoCalibracion+0x584>)
 800140a:	789b      	ldrb	r3, [r3, #2]
 800140c:	2b53      	cmp	r3, #83	; 0x53
 800140e:	d126      	bne.n	800145e <modoCalibracion+0x55e>
		  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, SET);
 8001410:	2201      	movs	r2, #1
 8001412:	2120      	movs	r1, #32
 8001414:	481c      	ldr	r0, [pc, #112]	; (8001488 <modoCalibracion+0x588>)
 8001416:	f001 fa31 	bl	800287c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	2110      	movs	r1, #16
 800141e:	481a      	ldr	r0, [pc, #104]	; (8001488 <modoCalibracion+0x588>)
 8001420:	f001 fa2c 	bl	800287c <HAL_GPIO_WritePin>
		  // Desactivar todos los motores
		  ActivatedAll(-1);
 8001424:	f04f 30ff 	mov.w	r0, #4294967295
 8001428:	f000 fb26 	bl	8001a78 <ActivatedAll>
		  // notifico al ordenador de los resultados del proceso
		  sprintf(buffer_tx, "Se han detenido los Motores.\r\n");
 800142c:	4925      	ldr	r1, [pc, #148]	; (80014c4 <modoCalibracion+0x5c4>)
 800142e:	481d      	ldr	r0, [pc, #116]	; (80014a4 <modoCalibracion+0x5a4>)
 8001430:	f009 fcf4 	bl	800ae1c <siprintf>
		  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8001434:	481b      	ldr	r0, [pc, #108]	; (80014a4 <modoCalibracion+0x5a4>)
 8001436:	f7fe fe89 	bl	800014c <strlen>
 800143a:	4603      	mov	r3, r0
 800143c:	b29b      	uxth	r3, r3
 800143e:	4619      	mov	r1, r3
 8001440:	4818      	ldr	r0, [pc, #96]	; (80014a4 <modoCalibracion+0x5a4>)
 8001442:	f009 f881 	bl	800a548 <CDC_Transmit_FS>
		  Lcd_Set_Cursor(1, 1);
 8001446:	2101      	movs	r1, #1
 8001448:	2001      	movs	r0, #1
 800144a:	f7ff f827 	bl	800049c <Lcd_Set_Cursor>
		  Lcd_Send_String("Motores Detenidos!");
 800144e:	481e      	ldr	r0, [pc, #120]	; (80014c8 <modoCalibracion+0x5c8>)
 8001450:	f7ff f856 	bl	8000500 <Lcd_Send_String>
		  HAL_Delay(150);
 8001454:	2096      	movs	r0, #150	; 0x96
 8001456:	f000 ff5b 	bl	8002310 <HAL_Delay>
		  return 0;
 800145a:	2300      	movs	r3, #0
 800145c:	e00d      	b.n	800147a <modoCalibracion+0x57a>
	  }
	  //	CASO DE CÓDIGO ERRONEO EN MODO DE CALIBRACIÓN
	  //	Ejemplo de consigna :-
	  else {
		  // notifico al ordenador de los resultados del proceso
		  sprintf(buffer_tx, "Consigna erronea de calibración.\r\n");
 800145e:	491b      	ldr	r1, [pc, #108]	; (80014cc <modoCalibracion+0x5cc>)
 8001460:	4810      	ldr	r0, [pc, #64]	; (80014a4 <modoCalibracion+0x5a4>)
 8001462:	f009 fcdb 	bl	800ae1c <siprintf>
		  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8001466:	480f      	ldr	r0, [pc, #60]	; (80014a4 <modoCalibracion+0x5a4>)
 8001468:	f7fe fe70 	bl	800014c <strlen>
 800146c:	4603      	mov	r3, r0
 800146e:	b29b      	uxth	r3, r3
 8001470:	4619      	mov	r1, r3
 8001472:	480c      	ldr	r0, [pc, #48]	; (80014a4 <modoCalibracion+0x5a4>)
 8001474:	f009 f868 	bl	800a548 <CDC_Transmit_FS>
		  return 1;
 8001478:	2301      	movs	r3, #1
	  }
}
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200002f4 	.word	0x200002f4
 8001488:	40010c00 	.word	0x40010c00
 800148c:	2000035e 	.word	0x2000035e
 8001490:	20000364 	.word	0x20000364
 8001494:	2000036a 	.word	0x2000036a
 8001498:	20000358 	.word	0x20000358
 800149c:	20000244 	.word	0x20000244
 80014a0:	0800bd88 	.word	0x0800bd88
 80014a4:	2000031c 	.word	0x2000031c
 80014a8:	0800bdb4 	.word	0x0800bdb4
 80014ac:	0800bdc8 	.word	0x0800bdc8
 80014b0:	0800bde8 	.word	0x0800bde8
 80014b4:	0800bdfc 	.word	0x0800bdfc
 80014b8:	0800be20 	.word	0x0800be20
 80014bc:	0800be34 	.word	0x0800be34
 80014c0:	0800be50 	.word	0x0800be50
 80014c4:	0800be60 	.word	0x0800be60
 80014c8:	0800be80 	.word	0x0800be80
 80014cc:	0800be94 	.word	0x0800be94

080014d0 <modoAprendizaje>:

uint8_t modoAprendizaje(){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
	  //	CASO DE SETEO DE POSICIONES
	  if (buffer_data[0][0] == 'D'){
 80014d6:	4b6b      	ldr	r3, [pc, #428]	; (8001684 <modoAprendizaje+0x1b4>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b44      	cmp	r3, #68	; 0x44
 80014dc:	d13d      	bne.n	800155a <modoAprendizaje+0x8a>
		  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, SET);
 80014de:	2201      	movs	r2, #1
 80014e0:	2120      	movs	r1, #32
 80014e2:	4869      	ldr	r0, [pc, #420]	; (8001688 <modoAprendizaje+0x1b8>)
 80014e4:	f001 f9ca 	bl	800287c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 80014e8:	2200      	movs	r2, #0
 80014ea:	2110      	movs	r1, #16
 80014ec:	4866      	ldr	r0, [pc, #408]	; (8001688 <modoAprendizaje+0x1b8>)
 80014ee:	f001 f9c5 	bl	800287c <HAL_GPIO_WritePin>
		  char posiciones[3][5];
		  CDC_FS_Substring(2, 4, buffer_rx, posiciones[0]);
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	4a65      	ldr	r2, [pc, #404]	; (800168c <modoAprendizaje+0x1bc>)
 80014f6:	2104      	movs	r1, #4
 80014f8:	2002      	movs	r0, #2
 80014fa:	f000 fb81 	bl	8001c00 <CDC_FS_Substring>
		  CDC_FS_Substring(6, 8, buffer_rx, posiciones[1]);
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	3305      	adds	r3, #5
 8001502:	4a62      	ldr	r2, [pc, #392]	; (800168c <modoAprendizaje+0x1bc>)
 8001504:	2108      	movs	r1, #8
 8001506:	2006      	movs	r0, #6
 8001508:	f000 fb7a 	bl	8001c00 <CDC_FS_Substring>
		  CDC_FS_Substring(9, 11, buffer_rx, posiciones[2]);
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	330a      	adds	r3, #10
 8001510:	4a5e      	ldr	r2, [pc, #376]	; (800168c <modoAprendizaje+0x1bc>)
 8001512:	210b      	movs	r1, #11
 8001514:	2009      	movs	r0, #9
 8001516:	f000 fb73 	bl	8001c00 <CDC_FS_Substring>
		  for (int i = 0; i < NUM_MOTORS; ++i) {
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
 800151e:	e018      	b.n	8001552 <modoAprendizaje+0x82>
			  motors[i].newPosition = (uint8_t)atoi(buffer_data[i]);
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	4613      	mov	r3, r2
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	4413      	add	r3, r2
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	4a56      	ldr	r2, [pc, #344]	; (8001684 <modoAprendizaje+0x1b4>)
 800152c:	4413      	add	r3, r2
 800152e:	4618      	mov	r0, r3
 8001530:	f009 fbe8 	bl	800ad04 <atoi>
 8001534:	4603      	mov	r3, r0
 8001536:	b2db      	uxtb	r3, r3
 8001538:	4618      	mov	r0, r3
 800153a:	4955      	ldr	r1, [pc, #340]	; (8001690 <modoAprendizaje+0x1c0>)
 800153c:	697a      	ldr	r2, [r7, #20]
 800153e:	4613      	mov	r3, r2
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	4413      	add	r3, r2
 8001544:	011b      	lsls	r3, r3, #4
 8001546:	440b      	add	r3, r1
 8001548:	3320      	adds	r3, #32
 800154a:	6018      	str	r0, [r3, #0]
		  for (int i = 0; i < NUM_MOTORS; ++i) {
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	3301      	adds	r3, #1
 8001550:	617b      	str	r3, [r7, #20]
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	2b02      	cmp	r3, #2
 8001556:	dde3      	ble.n	8001520 <modoAprendizaje+0x50>
 8001558:	e08f      	b.n	800167a <modoAprendizaje+0x1aa>
		  }
	  }
	  //	CASO DE CONTROL DEL GRIPPE
	  else if (buffer_data[0][0] == 'P'){
 800155a:	4b4a      	ldr	r3, [pc, #296]	; (8001684 <modoAprendizaje+0x1b4>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b50      	cmp	r3, #80	; 0x50
 8001560:	f040 808b 	bne.w	800167a <modoAprendizaje+0x1aa>
		  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, SET);
 8001564:	2201      	movs	r2, #1
 8001566:	2120      	movs	r1, #32
 8001568:	4847      	ldr	r0, [pc, #284]	; (8001688 <modoAprendizaje+0x1b8>)
 800156a:	f001 f987 	bl	800287c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 800156e:	2200      	movs	r2, #0
 8001570:	2110      	movs	r1, #16
 8001572:	4845      	ldr	r0, [pc, #276]	; (8001688 <modoAprendizaje+0x1b8>)
 8001574:	f001 f982 	bl	800287c <HAL_GPIO_WritePin>
		  CDC_FS_Substring(2, 4, buffer_rx, buffer_data[2]);
 8001578:	4b46      	ldr	r3, [pc, #280]	; (8001694 <modoAprendizaje+0x1c4>)
 800157a:	4a44      	ldr	r2, [pc, #272]	; (800168c <modoAprendizaje+0x1bc>)
 800157c:	2104      	movs	r1, #4
 800157e:	2002      	movs	r0, #2
 8001580:	f000 fb3e 	bl	8001c00 <CDC_FS_Substring>
		  if (((uint8_t)atoi(buffer_data[2]) < 90) && ((uint8_t)atoi(buffer_data[2]) > 0)){
 8001584:	4843      	ldr	r0, [pc, #268]	; (8001694 <modoAprendizaje+0x1c4>)
 8001586:	f009 fbbd 	bl	800ad04 <atoi>
 800158a:	4603      	mov	r3, r0
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b59      	cmp	r3, #89	; 0x59
 8001590:	d82a      	bhi.n	80015e8 <modoAprendizaje+0x118>
 8001592:	4840      	ldr	r0, [pc, #256]	; (8001694 <modoAprendizaje+0x1c4>)
 8001594:	f009 fbb6 	bl	800ad04 <atoi>
 8001598:	4603      	mov	r3, r0
 800159a:	b2db      	uxtb	r3, r3
 800159c:	2b00      	cmp	r3, #0
 800159e:	d023      	beq.n	80015e8 <modoAprendizaje+0x118>
			  Servo_Write_angle((uint8_t)atoi(buffer_data[2]));
 80015a0:	483c      	ldr	r0, [pc, #240]	; (8001694 <modoAprendizaje+0x1c4>)
 80015a2:	f009 fbaf 	bl	800ad04 <atoi>
 80015a6:	4603      	mov	r3, r0
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 fb05 	bl	8001bbc <Servo_Write_angle>
			  estadoGarra = 0;
 80015b2:	4b39      	ldr	r3, [pc, #228]	; (8001698 <modoAprendizaje+0x1c8>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	701a      	strb	r2, [r3, #0]
			  sprintf(buffer_tx, "La Garra ha sido cerrada.\r\n");
 80015b8:	4938      	ldr	r1, [pc, #224]	; (800169c <modoAprendizaje+0x1cc>)
 80015ba:	4839      	ldr	r0, [pc, #228]	; (80016a0 <modoAprendizaje+0x1d0>)
 80015bc:	f009 fc2e 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 80015c0:	4837      	ldr	r0, [pc, #220]	; (80016a0 <modoAprendizaje+0x1d0>)
 80015c2:	f7fe fdc3 	bl	800014c <strlen>
 80015c6:	4603      	mov	r3, r0
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	4619      	mov	r1, r3
 80015cc:	4834      	ldr	r0, [pc, #208]	; (80016a0 <modoAprendizaje+0x1d0>)
 80015ce:	f008 ffbb 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(2, 16);
 80015d2:	2110      	movs	r1, #16
 80015d4:	2002      	movs	r0, #2
 80015d6:	f7fe ff61 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_Char('C');
 80015da:	2043      	movs	r0, #67	; 0x43
 80015dc:	f7fe ff0e 	bl	80003fc <Lcd_Send_Char>
			  HAL_Delay(150);
 80015e0:	2096      	movs	r0, #150	; 0x96
 80015e2:	f000 fe95 	bl	8002310 <HAL_Delay>
 80015e6:	e048      	b.n	800167a <modoAprendizaje+0x1aa>
		  } else if (((uint8_t)atoi(buffer_data[2]) >= 90)&& ((uint8_t)atoi(buffer_data[2]) > 0)){
 80015e8:	482a      	ldr	r0, [pc, #168]	; (8001694 <modoAprendizaje+0x1c4>)
 80015ea:	f009 fb8b 	bl	800ad04 <atoi>
 80015ee:	4603      	mov	r3, r0
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b59      	cmp	r3, #89	; 0x59
 80015f4:	d92a      	bls.n	800164c <modoAprendizaje+0x17c>
 80015f6:	4827      	ldr	r0, [pc, #156]	; (8001694 <modoAprendizaje+0x1c4>)
 80015f8:	f009 fb84 	bl	800ad04 <atoi>
 80015fc:	4603      	mov	r3, r0
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d023      	beq.n	800164c <modoAprendizaje+0x17c>
			  Servo_Write_angle((uint8_t)atoi(buffer_data[2]));
 8001604:	4823      	ldr	r0, [pc, #140]	; (8001694 <modoAprendizaje+0x1c4>)
 8001606:	f009 fb7d 	bl	800ad04 <atoi>
 800160a:	4603      	mov	r3, r0
 800160c:	b2db      	uxtb	r3, r3
 800160e:	b29b      	uxth	r3, r3
 8001610:	4618      	mov	r0, r3
 8001612:	f000 fad3 	bl	8001bbc <Servo_Write_angle>
			  estadoGarra = 1;
 8001616:	4b20      	ldr	r3, [pc, #128]	; (8001698 <modoAprendizaje+0x1c8>)
 8001618:	2201      	movs	r2, #1
 800161a:	701a      	strb	r2, [r3, #0]
			  sprintf(buffer_tx, "La Garra ha sido abierta.\r\n");
 800161c:	4921      	ldr	r1, [pc, #132]	; (80016a4 <modoAprendizaje+0x1d4>)
 800161e:	4820      	ldr	r0, [pc, #128]	; (80016a0 <modoAprendizaje+0x1d0>)
 8001620:	f009 fbfc 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8001624:	481e      	ldr	r0, [pc, #120]	; (80016a0 <modoAprendizaje+0x1d0>)
 8001626:	f7fe fd91 	bl	800014c <strlen>
 800162a:	4603      	mov	r3, r0
 800162c:	b29b      	uxth	r3, r3
 800162e:	4619      	mov	r1, r3
 8001630:	481b      	ldr	r0, [pc, #108]	; (80016a0 <modoAprendizaje+0x1d0>)
 8001632:	f008 ff89 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(2, 16);
 8001636:	2110      	movs	r1, #16
 8001638:	2002      	movs	r0, #2
 800163a:	f7fe ff2f 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_Char('A');
 800163e:	2041      	movs	r0, #65	; 0x41
 8001640:	f7fe fedc 	bl	80003fc <Lcd_Send_Char>
			  HAL_Delay(150);
 8001644:	2096      	movs	r0, #150	; 0x96
 8001646:	f000 fe63 	bl	8002310 <HAL_Delay>
 800164a:	e016      	b.n	800167a <modoAprendizaje+0x1aa>
		  } else {
			  sprintf(buffer_tx, "Error, valor invalido Gripper! \r\n");
 800164c:	4916      	ldr	r1, [pc, #88]	; (80016a8 <modoAprendizaje+0x1d8>)
 800164e:	4814      	ldr	r0, [pc, #80]	; (80016a0 <modoAprendizaje+0x1d0>)
 8001650:	f009 fbe4 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8001654:	4812      	ldr	r0, [pc, #72]	; (80016a0 <modoAprendizaje+0x1d0>)
 8001656:	f7fe fd79 	bl	800014c <strlen>
 800165a:	4603      	mov	r3, r0
 800165c:	b29b      	uxth	r3, r3
 800165e:	4619      	mov	r1, r3
 8001660:	480f      	ldr	r0, [pc, #60]	; (80016a0 <modoAprendizaje+0x1d0>)
 8001662:	f008 ff71 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(2, 16);
 8001666:	2110      	movs	r1, #16
 8001668:	2002      	movs	r0, #2
 800166a:	f7fe ff17 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_Char('?');
 800166e:	203f      	movs	r0, #63	; 0x3f
 8001670:	f7fe fec4 	bl	80003fc <Lcd_Send_Char>
			  HAL_Delay(150);
 8001674:	2096      	movs	r0, #150	; 0x96
 8001676:	f000 fe4b 	bl	8002310 <HAL_Delay>
		  }
	  }
	  return 1;
 800167a:	2301      	movs	r3, #1
}
 800167c:	4618      	mov	r0, r3
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000358 	.word	0x20000358
 8001688:	40010c00 	.word	0x40010c00
 800168c:	200002f4 	.word	0x200002f4
 8001690:	20000244 	.word	0x20000244
 8001694:	20000364 	.word	0x20000364
 8001698:	200002d4 	.word	0x200002d4
 800169c:	0800beb8 	.word	0x0800beb8
 80016a0:	2000031c 	.word	0x2000031c
 80016a4:	0800bed4 	.word	0x0800bed4
 80016a8:	0800bef0 	.word	0x0800bef0

080016ac <modoEjecucion>:
uint8_t modoEjecucion(){
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0

	  //	CASO DE SETEO DE POSICIONES
	  if (buffer_data[0][0] == 'D'){
 80016b2:	4b6b      	ldr	r3, [pc, #428]	; (8001860 <modoEjecucion+0x1b4>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	2b44      	cmp	r3, #68	; 0x44
 80016b8:	d13d      	bne.n	8001736 <modoEjecucion+0x8a>
		  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, SET);
 80016ba:	2201      	movs	r2, #1
 80016bc:	2120      	movs	r1, #32
 80016be:	4869      	ldr	r0, [pc, #420]	; (8001864 <modoEjecucion+0x1b8>)
 80016c0:	f001 f8dc 	bl	800287c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 80016c4:	2200      	movs	r2, #0
 80016c6:	2110      	movs	r1, #16
 80016c8:	4866      	ldr	r0, [pc, #408]	; (8001864 <modoEjecucion+0x1b8>)
 80016ca:	f001 f8d7 	bl	800287c <HAL_GPIO_WritePin>
		  char posiciones[3][5];
		  CDC_FS_Substring(2, 4, buffer_rx, posiciones[0]);
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	4a65      	ldr	r2, [pc, #404]	; (8001868 <modoEjecucion+0x1bc>)
 80016d2:	2104      	movs	r1, #4
 80016d4:	2002      	movs	r0, #2
 80016d6:	f000 fa93 	bl	8001c00 <CDC_FS_Substring>
		  CDC_FS_Substring(6, 8, buffer_rx, posiciones[1]);
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	3305      	adds	r3, #5
 80016de:	4a62      	ldr	r2, [pc, #392]	; (8001868 <modoEjecucion+0x1bc>)
 80016e0:	2108      	movs	r1, #8
 80016e2:	2006      	movs	r0, #6
 80016e4:	f000 fa8c 	bl	8001c00 <CDC_FS_Substring>
		  CDC_FS_Substring(9, 11, buffer_rx, posiciones[2]);
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	330a      	adds	r3, #10
 80016ec:	4a5e      	ldr	r2, [pc, #376]	; (8001868 <modoEjecucion+0x1bc>)
 80016ee:	210b      	movs	r1, #11
 80016f0:	2009      	movs	r0, #9
 80016f2:	f000 fa85 	bl	8001c00 <CDC_FS_Substring>
		  for (int i = 0; i < NUM_MOTORS; ++i) {
 80016f6:	2300      	movs	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]
 80016fa:	e018      	b.n	800172e <modoEjecucion+0x82>
			  motors[i].newPosition = (uint8_t)atoi(buffer_data[i]);
 80016fc:	697a      	ldr	r2, [r7, #20]
 80016fe:	4613      	mov	r3, r2
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	4413      	add	r3, r2
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	4a56      	ldr	r2, [pc, #344]	; (8001860 <modoEjecucion+0x1b4>)
 8001708:	4413      	add	r3, r2
 800170a:	4618      	mov	r0, r3
 800170c:	f009 fafa 	bl	800ad04 <atoi>
 8001710:	4603      	mov	r3, r0
 8001712:	b2db      	uxtb	r3, r3
 8001714:	4618      	mov	r0, r3
 8001716:	4955      	ldr	r1, [pc, #340]	; (800186c <modoEjecucion+0x1c0>)
 8001718:	697a      	ldr	r2, [r7, #20]
 800171a:	4613      	mov	r3, r2
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	4413      	add	r3, r2
 8001720:	011b      	lsls	r3, r3, #4
 8001722:	440b      	add	r3, r1
 8001724:	3320      	adds	r3, #32
 8001726:	6018      	str	r0, [r3, #0]
		  for (int i = 0; i < NUM_MOTORS; ++i) {
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	3301      	adds	r3, #1
 800172c:	617b      	str	r3, [r7, #20]
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	2b02      	cmp	r3, #2
 8001732:	dde3      	ble.n	80016fc <modoEjecucion+0x50>
 8001734:	e08f      	b.n	8001856 <modoEjecucion+0x1aa>
		  }
	  }
	  //	CASO DE CONTROL DEL GRIPPE
	  else if (buffer_data[0][0] == 'P'){
 8001736:	4b4a      	ldr	r3, [pc, #296]	; (8001860 <modoEjecucion+0x1b4>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b50      	cmp	r3, #80	; 0x50
 800173c:	f040 808b 	bne.w	8001856 <modoEjecucion+0x1aa>
		  HAL_GPIO_WritePin(Wait_led_GPIO_Port, Wait_led_Pin, SET);
 8001740:	2201      	movs	r2, #1
 8001742:	2120      	movs	r1, #32
 8001744:	4847      	ldr	r0, [pc, #284]	; (8001864 <modoEjecucion+0x1b8>)
 8001746:	f001 f899 	bl	800287c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Finish_led_GPIO_Port, Finish_led_Pin, RESET);
 800174a:	2200      	movs	r2, #0
 800174c:	2110      	movs	r1, #16
 800174e:	4845      	ldr	r0, [pc, #276]	; (8001864 <modoEjecucion+0x1b8>)
 8001750:	f001 f894 	bl	800287c <HAL_GPIO_WritePin>
		  CDC_FS_Substring(2, 4, buffer_rx, buffer_data[2]);
 8001754:	4b46      	ldr	r3, [pc, #280]	; (8001870 <modoEjecucion+0x1c4>)
 8001756:	4a44      	ldr	r2, [pc, #272]	; (8001868 <modoEjecucion+0x1bc>)
 8001758:	2104      	movs	r1, #4
 800175a:	2002      	movs	r0, #2
 800175c:	f000 fa50 	bl	8001c00 <CDC_FS_Substring>
		  if (((uint8_t)atoi(buffer_data[2]) < 90) && ((uint8_t)atoi(buffer_data[2]) > 0)){
 8001760:	4843      	ldr	r0, [pc, #268]	; (8001870 <modoEjecucion+0x1c4>)
 8001762:	f009 facf 	bl	800ad04 <atoi>
 8001766:	4603      	mov	r3, r0
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b59      	cmp	r3, #89	; 0x59
 800176c:	d82a      	bhi.n	80017c4 <modoEjecucion+0x118>
 800176e:	4840      	ldr	r0, [pc, #256]	; (8001870 <modoEjecucion+0x1c4>)
 8001770:	f009 fac8 	bl	800ad04 <atoi>
 8001774:	4603      	mov	r3, r0
 8001776:	b2db      	uxtb	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	d023      	beq.n	80017c4 <modoEjecucion+0x118>
			  Servo_Write_angle((uint8_t)atoi(buffer_data[2]));
 800177c:	483c      	ldr	r0, [pc, #240]	; (8001870 <modoEjecucion+0x1c4>)
 800177e:	f009 fac1 	bl	800ad04 <atoi>
 8001782:	4603      	mov	r3, r0
 8001784:	b2db      	uxtb	r3, r3
 8001786:	b29b      	uxth	r3, r3
 8001788:	4618      	mov	r0, r3
 800178a:	f000 fa17 	bl	8001bbc <Servo_Write_angle>
			  estadoGarra = 0;
 800178e:	4b39      	ldr	r3, [pc, #228]	; (8001874 <modoEjecucion+0x1c8>)
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]
			  sprintf(buffer_tx, "La Garra ha sido cerrada.\r\n");
 8001794:	4938      	ldr	r1, [pc, #224]	; (8001878 <modoEjecucion+0x1cc>)
 8001796:	4839      	ldr	r0, [pc, #228]	; (800187c <modoEjecucion+0x1d0>)
 8001798:	f009 fb40 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 800179c:	4837      	ldr	r0, [pc, #220]	; (800187c <modoEjecucion+0x1d0>)
 800179e:	f7fe fcd5 	bl	800014c <strlen>
 80017a2:	4603      	mov	r3, r0
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	4619      	mov	r1, r3
 80017a8:	4834      	ldr	r0, [pc, #208]	; (800187c <modoEjecucion+0x1d0>)
 80017aa:	f008 fecd 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(2, 16);
 80017ae:	2110      	movs	r1, #16
 80017b0:	2002      	movs	r0, #2
 80017b2:	f7fe fe73 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_Char('C');
 80017b6:	2043      	movs	r0, #67	; 0x43
 80017b8:	f7fe fe20 	bl	80003fc <Lcd_Send_Char>
			  HAL_Delay(150);
 80017bc:	2096      	movs	r0, #150	; 0x96
 80017be:	f000 fda7 	bl	8002310 <HAL_Delay>
 80017c2:	e048      	b.n	8001856 <modoEjecucion+0x1aa>
		  } else if (((uint8_t)atoi(buffer_data[2]) >= 90)&& ((uint8_t)atoi(buffer_data[2]) > 0)){
 80017c4:	482a      	ldr	r0, [pc, #168]	; (8001870 <modoEjecucion+0x1c4>)
 80017c6:	f009 fa9d 	bl	800ad04 <atoi>
 80017ca:	4603      	mov	r3, r0
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2b59      	cmp	r3, #89	; 0x59
 80017d0:	d92a      	bls.n	8001828 <modoEjecucion+0x17c>
 80017d2:	4827      	ldr	r0, [pc, #156]	; (8001870 <modoEjecucion+0x1c4>)
 80017d4:	f009 fa96 	bl	800ad04 <atoi>
 80017d8:	4603      	mov	r3, r0
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d023      	beq.n	8001828 <modoEjecucion+0x17c>
			  Servo_Write_angle((uint8_t)atoi(buffer_data[2]));
 80017e0:	4823      	ldr	r0, [pc, #140]	; (8001870 <modoEjecucion+0x1c4>)
 80017e2:	f009 fa8f 	bl	800ad04 <atoi>
 80017e6:	4603      	mov	r3, r0
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	4618      	mov	r0, r3
 80017ee:	f000 f9e5 	bl	8001bbc <Servo_Write_angle>
			  estadoGarra = 1;
 80017f2:	4b20      	ldr	r3, [pc, #128]	; (8001874 <modoEjecucion+0x1c8>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	701a      	strb	r2, [r3, #0]
			  sprintf(buffer_tx, "La Garra ha sido abierta.\r\n");
 80017f8:	4921      	ldr	r1, [pc, #132]	; (8001880 <modoEjecucion+0x1d4>)
 80017fa:	4820      	ldr	r0, [pc, #128]	; (800187c <modoEjecucion+0x1d0>)
 80017fc:	f009 fb0e 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8001800:	481e      	ldr	r0, [pc, #120]	; (800187c <modoEjecucion+0x1d0>)
 8001802:	f7fe fca3 	bl	800014c <strlen>
 8001806:	4603      	mov	r3, r0
 8001808:	b29b      	uxth	r3, r3
 800180a:	4619      	mov	r1, r3
 800180c:	481b      	ldr	r0, [pc, #108]	; (800187c <modoEjecucion+0x1d0>)
 800180e:	f008 fe9b 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(2, 16);
 8001812:	2110      	movs	r1, #16
 8001814:	2002      	movs	r0, #2
 8001816:	f7fe fe41 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_Char('A');
 800181a:	2041      	movs	r0, #65	; 0x41
 800181c:	f7fe fdee 	bl	80003fc <Lcd_Send_Char>
			  HAL_Delay(150);
 8001820:	2096      	movs	r0, #150	; 0x96
 8001822:	f000 fd75 	bl	8002310 <HAL_Delay>
 8001826:	e016      	b.n	8001856 <modoEjecucion+0x1aa>
		  } else {
			  sprintf(buffer_tx, "Error, valor invalido Gripper! \r\n");
 8001828:	4916      	ldr	r1, [pc, #88]	; (8001884 <modoEjecucion+0x1d8>)
 800182a:	4814      	ldr	r0, [pc, #80]	; (800187c <modoEjecucion+0x1d0>)
 800182c:	f009 faf6 	bl	800ae1c <siprintf>
			  CDC_Transmit_FS((uint8_t*)buffer_tx, strlen(buffer_tx));
 8001830:	4812      	ldr	r0, [pc, #72]	; (800187c <modoEjecucion+0x1d0>)
 8001832:	f7fe fc8b 	bl	800014c <strlen>
 8001836:	4603      	mov	r3, r0
 8001838:	b29b      	uxth	r3, r3
 800183a:	4619      	mov	r1, r3
 800183c:	480f      	ldr	r0, [pc, #60]	; (800187c <modoEjecucion+0x1d0>)
 800183e:	f008 fe83 	bl	800a548 <CDC_Transmit_FS>
			  Lcd_Set_Cursor(2, 16);
 8001842:	2110      	movs	r1, #16
 8001844:	2002      	movs	r0, #2
 8001846:	f7fe fe29 	bl	800049c <Lcd_Set_Cursor>
			  Lcd_Send_Char('?');
 800184a:	203f      	movs	r0, #63	; 0x3f
 800184c:	f7fe fdd6 	bl	80003fc <Lcd_Send_Char>
			  HAL_Delay(150);
 8001850:	2096      	movs	r0, #150	; 0x96
 8001852:	f000 fd5d 	bl	8002310 <HAL_Delay>
		  }
	  }
	  return 1;
 8001856:	2301      	movs	r3, #1
}
 8001858:	4618      	mov	r0, r3
 800185a:	3718      	adds	r7, #24
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20000358 	.word	0x20000358
 8001864:	40010c00 	.word	0x40010c00
 8001868:	200002f4 	.word	0x200002f4
 800186c:	20000244 	.word	0x20000244
 8001870:	20000364 	.word	0x20000364
 8001874:	200002d4 	.word	0x200002d4
 8001878:	0800beb8 	.word	0x0800beb8
 800187c:	2000031c 	.word	0x2000031c
 8001880:	0800bed4 	.word	0x0800bed4
 8001884:	0800bef0 	.word	0x0800bef0

08001888 <HomingMotors>:

int HomingMotors(uint8_t* hmX, uint8_t* hmY, uint8_t* hmZ) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
	ActivatedAll(1);
 8001894:	2001      	movs	r0, #1
 8001896:	f000 f8ef 	bl	8001a78 <ActivatedAll>
    // Activar todos los motores y configurar velocidades
    for (int i = 0; i < NUM_MOTORS; i++) {
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	e027      	b.n	80018f0 <HomingMotors+0x68>
		motors[i].stepInterval = TIMER_FREQUENCY / (10 * motors[i].microStepping);
 80018a0:	4971      	ldr	r1, [pc, #452]	; (8001a68 <HomingMotors+0x1e0>)
 80018a2:	697a      	ldr	r2, [r7, #20]
 80018a4:	4613      	mov	r3, r2
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	4413      	add	r3, r2
 80018aa:	011b      	lsls	r3, r3, #4
 80018ac:	440b      	add	r3, r1
 80018ae:	3318      	adds	r3, #24
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4613      	mov	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4413      	add	r3, r2
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	461a      	mov	r2, r3
 80018bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018c0:	fb93 f1f2 	sdiv	r1, r3, r2
 80018c4:	4868      	ldr	r0, [pc, #416]	; (8001a68 <HomingMotors+0x1e0>)
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	4613      	mov	r3, r2
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	4413      	add	r3, r2
 80018ce:	011b      	lsls	r3, r3, #4
 80018d0:	4403      	add	r3, r0
 80018d2:	3328      	adds	r3, #40	; 0x28
 80018d4:	6019      	str	r1, [r3, #0]
        motors[i].stopFlag = 1;   // Deshabilitar el movimiento
 80018d6:	4964      	ldr	r1, [pc, #400]	; (8001a68 <HomingMotors+0x1e0>)
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	4613      	mov	r3, r2
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	4413      	add	r3, r2
 80018e0:	011b      	lsls	r3, r3, #4
 80018e2:	440b      	add	r3, r1
 80018e4:	332c      	adds	r3, #44	; 0x2c
 80018e6:	2201      	movs	r2, #1
 80018e8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < NUM_MOTORS; i++) {
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	3301      	adds	r3, #1
 80018ee:	617b      	str	r3, [r7, #20]
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	ddd4      	ble.n	80018a0 <HomingMotors+0x18>
    }

    // Verificar el home de cada motor
    motors[0].stopFlag = 0;
 80018f6:	4b5c      	ldr	r3, [pc, #368]	; (8001a68 <HomingMotors+0x1e0>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	62da      	str	r2, [r3, #44]	; 0x2c
    motors[1].stopFlag = 1;
 80018fc:	4b5a      	ldr	r3, [pc, #360]	; (8001a68 <HomingMotors+0x1e0>)
 80018fe:	2201      	movs	r2, #1
 8001900:	65da      	str	r2, [r3, #92]	; 0x5c
    motors[2].stopFlag = 1;
 8001902:	4b59      	ldr	r3, [pc, #356]	; (8001a68 <HomingMotors+0x1e0>)
 8001904:	2201      	movs	r2, #1
 8001906:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	contSeconds = 0;
 800190a:	4b58      	ldr	r3, [pc, #352]	; (8001a6c <HomingMotors+0x1e4>)
 800190c:	2200      	movs	r2, #0
 800190e:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_Start_IT(&htim3);
 8001910:	4857      	ldr	r0, [pc, #348]	; (8001a70 <HomingMotors+0x1e8>)
 8001912:	f003 fef1 	bl	80056f8 <HAL_TIM_Base_Start_IT>
    while ((*hmX == 0 )&&(contSeconds < 3)){
 8001916:	e004      	b.n	8001922 <HomingMotors+0x9a>
        *hmX = motors[0].stopFlag;
 8001918:	4b53      	ldr	r3, [pc, #332]	; (8001a68 <HomingMotors+0x1e0>)
 800191a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191c:	b2da      	uxtb	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	701a      	strb	r2, [r3, #0]
    while ((*hmX == 0 )&&(contSeconds < 3)){
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d103      	bne.n	8001932 <HomingMotors+0xaa>
 800192a:	4b50      	ldr	r3, [pc, #320]	; (8001a6c <HomingMotors+0x1e4>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	2b02      	cmp	r3, #2
 8001930:	d9f2      	bls.n	8001918 <HomingMotors+0x90>
    }
	motors[0].stopFlag = 1;
 8001932:	4b4d      	ldr	r3, [pc, #308]	; (8001a68 <HomingMotors+0x1e0>)
 8001934:	2201      	movs	r2, #1
 8001936:	62da      	str	r2, [r3, #44]	; 0x2c
	motors[1].stopFlag = 0;
 8001938:	4b4b      	ldr	r3, [pc, #300]	; (8001a68 <HomingMotors+0x1e0>)
 800193a:	2200      	movs	r2, #0
 800193c:	65da      	str	r2, [r3, #92]	; 0x5c
	motors[2].stopFlag = 1;
 800193e:	4b4a      	ldr	r3, [pc, #296]	; (8001a68 <HomingMotors+0x1e0>)
 8001940:	2201      	movs	r2, #1
 8001942:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	contSeconds = 0;
 8001946:	4b49      	ldr	r3, [pc, #292]	; (8001a6c <HomingMotors+0x1e4>)
 8001948:	2200      	movs	r2, #0
 800194a:	701a      	strb	r2, [r3, #0]
    while ((*hmY == 0 )&&(contSeconds < 3)){
 800194c:	e004      	b.n	8001958 <HomingMotors+0xd0>
        *hmY = motors[1].stopFlag;
 800194e:	4b46      	ldr	r3, [pc, #280]	; (8001a68 <HomingMotors+0x1e0>)
 8001950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001952:	b2da      	uxtb	r2, r3
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	701a      	strb	r2, [r3, #0]
    while ((*hmY == 0 )&&(contSeconds < 3)){
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d103      	bne.n	8001968 <HomingMotors+0xe0>
 8001960:	4b42      	ldr	r3, [pc, #264]	; (8001a6c <HomingMotors+0x1e4>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b02      	cmp	r3, #2
 8001966:	d9f2      	bls.n	800194e <HomingMotors+0xc6>
    }
    motors[0].stopFlag = 1;
 8001968:	4b3f      	ldr	r3, [pc, #252]	; (8001a68 <HomingMotors+0x1e0>)
 800196a:	2201      	movs	r2, #1
 800196c:	62da      	str	r2, [r3, #44]	; 0x2c
    motors[1].stopFlag = 1;
 800196e:	4b3e      	ldr	r3, [pc, #248]	; (8001a68 <HomingMotors+0x1e0>)
 8001970:	2201      	movs	r2, #1
 8001972:	65da      	str	r2, [r3, #92]	; 0x5c
    motors[2].stopFlag = 0;
 8001974:	4b3c      	ldr	r3, [pc, #240]	; (8001a68 <HomingMotors+0x1e0>)
 8001976:	2200      	movs	r2, #0
 8001978:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	contSeconds = 0;
 800197c:	4b3b      	ldr	r3, [pc, #236]	; (8001a6c <HomingMotors+0x1e4>)
 800197e:	2200      	movs	r2, #0
 8001980:	701a      	strb	r2, [r3, #0]
    while ((*hmZ == 0 )&&(contSeconds < 3)){
 8001982:	e005      	b.n	8001990 <HomingMotors+0x108>
        *hmZ = motors[2].stopFlag;
 8001984:	4b38      	ldr	r3, [pc, #224]	; (8001a68 <HomingMotors+0x1e0>)
 8001986:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800198a:	b2da      	uxtb	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	701a      	strb	r2, [r3, #0]
    while ((*hmZ == 0 )&&(contSeconds < 3)){
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d103      	bne.n	80019a0 <HomingMotors+0x118>
 8001998:	4b34      	ldr	r3, [pc, #208]	; (8001a6c <HomingMotors+0x1e4>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b02      	cmp	r3, #2
 800199e:	d9f1      	bls.n	8001984 <HomingMotors+0xfc>
    }
    HAL_TIM_Base_Stop_IT(&htim3);
 80019a0:	4833      	ldr	r0, [pc, #204]	; (8001a70 <HomingMotors+0x1e8>)
 80019a2:	f003 fefb 	bl	800579c <HAL_TIM_Base_Stop_IT>
	contSeconds = 0;
 80019a6:	4b31      	ldr	r3, [pc, #196]	; (8001a6c <HomingMotors+0x1e4>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_MOTORS; i++) {
 80019ac:	2300      	movs	r3, #0
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	e02a      	b.n	8001a08 <HomingMotors+0x180>
        motors[i].velocity = 0; // Detener el motor
 80019b2:	492d      	ldr	r1, [pc, #180]	; (8001a68 <HomingMotors+0x1e0>)
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	4613      	mov	r3, r2
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	4413      	add	r3, r2
 80019bc:	011b      	lsls	r3, r3, #4
 80019be:	440b      	add	r3, r1
 80019c0:	3314      	adds	r3, #20
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
        motors[i].stepInterval = 0; // Detener el motor
 80019c6:	4928      	ldr	r1, [pc, #160]	; (8001a68 <HomingMotors+0x1e0>)
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	4613      	mov	r3, r2
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	4413      	add	r3, r2
 80019d0:	011b      	lsls	r3, r3, #4
 80019d2:	440b      	add	r3, r1
 80019d4:	3328      	adds	r3, #40	; 0x28
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
        motors[i].currentPosition = 0; // Reiniciar la posición actual
 80019da:	4923      	ldr	r1, [pc, #140]	; (8001a68 <HomingMotors+0x1e0>)
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	4613      	mov	r3, r2
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	4413      	add	r3, r2
 80019e4:	011b      	lsls	r3, r3, #4
 80019e6:	440b      	add	r3, r1
 80019e8:	331c      	adds	r3, #28
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
        motors[i].stopFlag = 0;   // Habilitar el movimiento
 80019ee:	491e      	ldr	r1, [pc, #120]	; (8001a68 <HomingMotors+0x1e0>)
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4613      	mov	r3, r2
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	4413      	add	r3, r2
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	440b      	add	r3, r1
 80019fc:	332c      	adds	r3, #44	; 0x2c
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < NUM_MOTORS; i++) {
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	3301      	adds	r3, #1
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	ddd1      	ble.n	80019b2 <HomingMotors+0x12a>
    }
    if ((*hmX == 1 )&&(*hmY == 1 )&&(*hmZ == 1 )){// Apagar todos los motores y reiniciar posiciones
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d10e      	bne.n	8001a34 <HomingMotors+0x1ac>
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d10a      	bne.n	8001a34 <HomingMotors+0x1ac>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d106      	bne.n	8001a34 <HomingMotors+0x1ac>
        countHome++;
 8001a26:	4b13      	ldr	r3, [pc, #76]	; (8001a74 <HomingMotors+0x1ec>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	4a11      	ldr	r2, [pc, #68]	; (8001a74 <HomingMotors+0x1ec>)
 8001a2e:	6013      	str	r3, [r2, #0]
        return 0;
 8001a30:	2300      	movs	r3, #0
 8001a32:	e015      	b.n	8001a60 <HomingMotors+0x1d8>
    } else if (*hmX == 0 ){
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d102      	bne.n	8001a42 <HomingMotors+0x1ba>
    	return -1;
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a40:	e00e      	b.n	8001a60 <HomingMotors+0x1d8>
    } else if (*hmY == 0 ){
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d102      	bne.n	8001a50 <HomingMotors+0x1c8>
    	return -2;
 8001a4a:	f06f 0301 	mvn.w	r3, #1
 8001a4e:	e007      	b.n	8001a60 <HomingMotors+0x1d8>
    } else if (*hmZ == 0 ){
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d102      	bne.n	8001a5e <HomingMotors+0x1d6>
    	return -3;
 8001a58:	f06f 0302 	mvn.w	r3, #2
 8001a5c:	e000      	b.n	8001a60 <HomingMotors+0x1d8>
    }
    return 1;
 8001a5e:	2301      	movs	r3, #1
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3718      	adds	r7, #24
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000244 	.word	0x20000244
 8001a6c:	200002f0 	.word	0x200002f0
 8001a70:	200003bc 	.word	0x200003bc
 8001a74:	200002e8 	.word	0x200002e8

08001a78 <ActivatedAll>:
		return 0;
	}
}

//	Función para definir comportamiento de los motores
void ActivatedAll (int habilitar){
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
	//		Pines Enable, Reset y Sleep comporten los mismos bus de datos
	//		para cada uno respectivamente de los distintos motores.
	//		Se recuerda que los pines son erntradas de lógica negada al A4988
	if (habilitar == -1){
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a86:	d127      	bne.n	8001ad8 <ActivatedAll+0x60>
	    for (int i = 0; i < NUM_MOTORS; i++) {
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	e020      	b.n	8001ad0 <ActivatedAll+0x58>
	        motors[i].velocity = 0; // Detener el motor
 8001a8e:	491e      	ldr	r1, [pc, #120]	; (8001b08 <ActivatedAll+0x90>)
 8001a90:	68fa      	ldr	r2, [r7, #12]
 8001a92:	4613      	mov	r3, r2
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	4413      	add	r3, r2
 8001a98:	011b      	lsls	r3, r3, #4
 8001a9a:	440b      	add	r3, r1
 8001a9c:	3314      	adds	r3, #20
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
	        motors[i].stepInterval = 0; // Reiniciar la posición actual
 8001aa2:	4919      	ldr	r1, [pc, #100]	; (8001b08 <ActivatedAll+0x90>)
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	4413      	add	r3, r2
 8001aac:	011b      	lsls	r3, r3, #4
 8001aae:	440b      	add	r3, r1
 8001ab0:	3328      	adds	r3, #40	; 0x28
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
	        motors[i].stopFlag = 1;   // Habilitar el movimiento
 8001ab6:	4914      	ldr	r1, [pc, #80]	; (8001b08 <ActivatedAll+0x90>)
 8001ab8:	68fa      	ldr	r2, [r7, #12]
 8001aba:	4613      	mov	r3, r2
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	4413      	add	r3, r2
 8001ac0:	011b      	lsls	r3, r3, #4
 8001ac2:	440b      	add	r3, r1
 8001ac4:	332c      	adds	r3, #44	; 0x2c
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	601a      	str	r2, [r3, #0]
	    for (int i = 0; i < NUM_MOTORS; i++) {
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	3301      	adds	r3, #1
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	dddb      	ble.n	8001a8e <ActivatedAll+0x16>
		HAL_GPIO_WritePin(EnableMotors_GPIO_Port, EnableMotors_Pin, RESET);			//	Se habilita el ENABLE
	}
	else if (habilitar == 0){
		HAL_GPIO_WritePin(EnableMotors_GPIO_Port, EnableMotors_Pin, SET);			//	Se Deshabilita el ENABLE
	}
}
 8001ad6:	e012      	b.n	8001afe <ActivatedAll+0x86>
	else if (habilitar == 1){
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d106      	bne.n	8001aec <ActivatedAll+0x74>
		HAL_GPIO_WritePin(EnableMotors_GPIO_Port, EnableMotors_Pin, RESET);			//	Se habilita el ENABLE
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ae4:	4809      	ldr	r0, [pc, #36]	; (8001b0c <ActivatedAll+0x94>)
 8001ae6:	f000 fec9 	bl	800287c <HAL_GPIO_WritePin>
}
 8001aea:	e008      	b.n	8001afe <ActivatedAll+0x86>
	else if (habilitar == 0){
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d105      	bne.n	8001afe <ActivatedAll+0x86>
		HAL_GPIO_WritePin(EnableMotors_GPIO_Port, EnableMotors_Pin, SET);			//	Se Deshabilita el ENABLE
 8001af2:	2201      	movs	r2, #1
 8001af4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af8:	4804      	ldr	r0, [pc, #16]	; (8001b0c <ActivatedAll+0x94>)
 8001afa:	f000 febf 	bl	800287c <HAL_GPIO_WritePin>
}
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000244 	.word	0x20000244
 8001b0c:	40010c00 	.word	0x40010c00

08001b10 <moveMotors>:
float deg2rad(float degrees) {
	return degrees * (M_PI / 180.0);
}

// Función para configurar el intervalo de paso en función de la velocidad del motor
void moveMotors(StepperMotor *motor, int *newPosition, int *velocity) {
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
	if (velocity != 0){
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d003      	beq.n	8001b2a <moveMotors+0x1a>
		motor->velocity = *velocity;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	615a      	str	r2, [r3, #20]
	}
	if (newPosition !=0){
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d003      	beq.n	8001b38 <moveMotors+0x28>
		motor->newPosition = *newPosition;
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	621a      	str	r2, [r3, #32]
	}
	if (motor->velocity != 0){
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	695b      	ldr	r3, [r3, #20]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d031      	beq.n	8001ba4 <moveMotors+0x94>
		if (motor->currentPosition < motor->newPosition){
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	69da      	ldr	r2, [r3, #28]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	6a1b      	ldr	r3, [r3, #32]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	da12      	bge.n	8001b72 <moveMotors+0x62>
			motor->direction = 0;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	611a      	str	r2, [r3, #16]
			motor->stopFlag = 0;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	62da      	str	r2, [r3, #44]	; 0x2c
			motor->stepInterval = TIMER_FREQUENCY / (motor->velocity * motor->microStepping);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	695b      	ldr	r3, [r3, #20]
 8001b5c:	68fa      	ldr	r2, [r7, #12]
 8001b5e:	6992      	ldr	r2, [r2, #24]
 8001b60:	fb02 f303 	mul.w	r3, r2, r3
 8001b64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b68:	fb92 f2f3 	sdiv	r2, r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	629a      	str	r2, [r3, #40]	; 0x28
		}
	} else {
		motor->stepInterval = 0;
		motor->stopFlag = 1;
	}
}
 8001b70:	e01e      	b.n	8001bb0 <moveMotors+0xa0>
		} else if (motor->currentPosition > motor->newPosition){
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	69da      	ldr	r2, [r3, #28]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	dd18      	ble.n	8001bb0 <moveMotors+0xa0>
			motor->direction = 1;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2201      	movs	r2, #1
 8001b82:	611a      	str	r2, [r3, #16]
			motor->stopFlag = 0;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2200      	movs	r2, #0
 8001b88:	62da      	str	r2, [r3, #44]	; 0x2c
			motor->stepInterval = TIMER_FREQUENCY / (motor->velocity * motor->microStepping);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	695b      	ldr	r3, [r3, #20]
 8001b8e:	68fa      	ldr	r2, [r7, #12]
 8001b90:	6992      	ldr	r2, [r2, #24]
 8001b92:	fb02 f303 	mul.w	r3, r2, r3
 8001b96:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b9a:	fb92 f2f3 	sdiv	r2, r2, r3
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ba2:	e005      	b.n	8001bb0 <moveMotors+0xa0>
		motor->stepInterval = 0;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	629a      	str	r2, [r3, #40]	; 0x28
		motor->stopFlag = 1;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2201      	movs	r2, #1
 8001bae:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001bb0:	bf00      	nop
 8001bb2:	3714      	adds	r7, #20
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc80      	pop	{r7}
 8001bb8:	4770      	bx	lr
	...

08001bbc <Servo_Write_angle>:
  HAL_GPIO_EXTI_IRQHandler(StopM_Z_Pin);  // Limpiar la bandera de interrupción EXTI3
  HAL_GPIO_EXTI_IRQHandler(STOP_btn_Pin);  // Limpiar la bandera de interrupción EXTI3
}

//	Función para mover el servo
void Servo_Write_angle(uint16_t theta){
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	80fb      	strh	r3, [r7, #6]
	uint16_t pwm_servo;
	pwm_servo = (uint16_t)((theta-0)*(PULSE_MAX-PULSE_MIN)/(180-0)+PULSE_MIN);
 8001bc6:	88fb      	ldrh	r3, [r7, #6]
 8001bc8:	f240 726c 	movw	r2, #1900	; 0x76c
 8001bcc:	fb02 f303 	mul.w	r3, r2, r3
 8001bd0:	4a09      	ldr	r2, [pc, #36]	; (8001bf8 <Servo_Write_angle+0x3c>)
 8001bd2:	fb82 1203 	smull	r1, r2, r2, r3
 8001bd6:	441a      	add	r2, r3
 8001bd8:	11d2      	asrs	r2, r2, #7
 8001bda:	17db      	asrs	r3, r3, #31
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	f203 2326 	addw	r3, r3, #550	; 0x226
 8001be4:	81fb      	strh	r3, [r7, #14]
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, pwm_servo);
 8001be6:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <Servo_Write_angle+0x40>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	89fa      	ldrh	r2, [r7, #14]
 8001bec:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001bee:	bf00      	nop
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr
 8001bf8:	b60b60b7 	.word	0xb60b60b7
 8001bfc:	20000404 	.word	0x20000404

08001c00 <CDC_FS_Substring>:

// FUNCIÓN PARA DIVIDIR Y COPIAR CADENAS (formatear)
void CDC_FS_Substring(uint8_t inicioCadena, uint8_t finCadena, char* cadenaOriginal, char* cadenaCortada) {
 8001c00:	b480      	push	{r7}
 8001c02:	b087      	sub	sp, #28
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60ba      	str	r2, [r7, #8]
 8001c08:	607b      	str	r3, [r7, #4]
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	73fb      	strb	r3, [r7, #15]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	73bb      	strb	r3, [r7, #14]
	uint8_t pt = 0; // Inicializa un contador para la posición en la cadena de destino
 8001c12:	2300      	movs	r3, #0
 8001c14:	75fb      	strb	r3, [r7, #23]
	// Itera a través del rango de caracteres desde inicioCadena hasta finCadena
	for (uint16_t lt = inicioCadena; lt < finCadena; lt++) {
 8001c16:	7bfb      	ldrb	r3, [r7, #15]
 8001c18:	82bb      	strh	r3, [r7, #20]
 8001c1a:	e00d      	b.n	8001c38 <CDC_FS_Substring+0x38>
		cadenaCortada[pt] = cadenaOriginal[lt]; // Copia el carácter de la cadena de origen a la cadena de destino
 8001c1c:	8abb      	ldrh	r3, [r7, #20]
 8001c1e:	68ba      	ldr	r2, [r7, #8]
 8001c20:	441a      	add	r2, r3
 8001c22:	7dfb      	ldrb	r3, [r7, #23]
 8001c24:	6879      	ldr	r1, [r7, #4]
 8001c26:	440b      	add	r3, r1
 8001c28:	7812      	ldrb	r2, [r2, #0]
 8001c2a:	701a      	strb	r2, [r3, #0]
		pt++; // Incrementa el contador de posición en la cadena de destino
 8001c2c:	7dfb      	ldrb	r3, [r7, #23]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	75fb      	strb	r3, [r7, #23]
	for (uint16_t lt = inicioCadena; lt < finCadena; lt++) {
 8001c32:	8abb      	ldrh	r3, [r7, #20]
 8001c34:	3301      	adds	r3, #1
 8001c36:	82bb      	strh	r3, [r7, #20]
 8001c38:	7bbb      	ldrb	r3, [r7, #14]
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	8aba      	ldrh	r2, [r7, #20]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d3ec      	bcc.n	8001c1c <CDC_FS_Substring+0x1c>
	}
	cadenaCortada[pt] = '\0'; // Agrega un carácter nulo al final de la cadena de destino para marcar el final
 8001c42:	7dfb      	ldrb	r3, [r7, #23]
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	4413      	add	r3, r2
 8001c48:	2200      	movs	r2, #0
 8001c4a:	701a      	strb	r2, [r3, #0]
	pt = 0; // Restablece el contador de posición en la cadena de destino para su reutilización
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	75fb      	strb	r3, [r7, #23]
}
 8001c50:	bf00      	nop
 8001c52:	371c      	adds	r7, #28
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr
	...

08001c5c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c6c:	d15f      	bne.n	8001d2e <HAL_TIM_PeriodElapsedCallback+0xd2>
		for (int i = 0; i < NUM_MOTORS; i++) {
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	e059      	b.n	8001d28 <HAL_TIM_PeriodElapsedCallback+0xcc>
			StepperMotor *motor = &motors[i];
 8001c74:	68fa      	ldr	r2, [r7, #12]
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	011b      	lsls	r3, r3, #4
 8001c7e:	4a33      	ldr	r2, [pc, #204]	; (8001d4c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001c80:	4413      	add	r3, r2
 8001c82:	60bb      	str	r3, [r7, #8]
			motor->stepCounter++;
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c88:	1c5a      	adds	r2, r3, #1
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	625a      	str	r2, [r3, #36]	; 0x24
			if ((motor->newPosition != motor->currentPosition) || (countHome >= 0)){
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	6a1a      	ldr	r2, [r3, #32]
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d103      	bne.n	8001ca2 <HAL_TIM_PeriodElapsedCallback+0x46>
 8001c9a:	4b2d      	ldr	r3, [pc, #180]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	db3f      	blt.n	8001d22 <HAL_TIM_PeriodElapsedCallback+0xc6>
				if ((motor->stepCounter >= motor->stepInterval)&&(motor->stepInterval != 0)) {
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001caa:	429a      	cmp	r2, r3
 8001cac:	db39      	blt.n	8001d22 <HAL_TIM_PeriodElapsedCallback+0xc6>
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d035      	beq.n	8001d22 <HAL_TIM_PeriodElapsedCallback+0xc6>
					motor->stepCounter = 0;
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	625a      	str	r2, [r3, #36]	; 0x24
					if (motor->stopFlag == 0) {
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d126      	bne.n	8001d12 <HAL_TIM_PeriodElapsedCallback+0xb6>
						if (motor->direction == 0) {
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	691b      	ldr	r3, [r3, #16]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d10d      	bne.n	8001ce8 <HAL_TIM_PeriodElapsedCallback+0x8c>
							motor->currentPosition += 1;
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	69db      	ldr	r3, [r3, #28]
 8001cd0:	1c5a      	adds	r2, r3, #1
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	61da      	str	r2, [r3, #28]
							HAL_GPIO_WritePin(motor->dirPort, motor->dirPin, SET);
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	6898      	ldr	r0, [r3, #8]
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	899b      	ldrh	r3, [r3, #12]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f000 fdcb 	bl	800287c <HAL_GPIO_WritePin>
 8001ce6:	e00c      	b.n	8001d02 <HAL_TIM_PeriodElapsedCallback+0xa6>
						} else {
							motor->currentPosition -= 1;
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	69db      	ldr	r3, [r3, #28]
 8001cec:	1e5a      	subs	r2, r3, #1
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	61da      	str	r2, [r3, #28]
							HAL_GPIO_WritePin(motor->dirPort, motor->dirPin, RESET);
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	6898      	ldr	r0, [r3, #8]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	899b      	ldrh	r3, [r3, #12]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	f000 fdbd 	bl	800287c <HAL_GPIO_WritePin>
						}
						HAL_GPIO_WritePin(motor->stepPort, motor->stepPin, SET);
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	889b      	ldrh	r3, [r3, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	f000 fdb5 	bl	800287c <HAL_GPIO_WritePin>
					}
					HAL_GPIO_WritePin(motor->stepPort, motor->stepPin, RESET);
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	6818      	ldr	r0, [r3, #0]
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	889b      	ldrh	r3, [r3, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f000 fdad 	bl	800287c <HAL_GPIO_WritePin>
		for (int i = 0; i < NUM_MOTORS; i++) {
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	3301      	adds	r3, #1
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	dda2      	ble.n	8001c74 <HAL_TIM_PeriodElapsedCallback+0x18>
				}
			}
		}

	}
	if (htim->Instance == TIM3){
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a08      	ldr	r2, [pc, #32]	; (8001d54 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d105      	bne.n	8001d44 <HAL_TIM_PeriodElapsedCallback+0xe8>
		//		TIMER para contar segundos
		contSeconds++;
 8001d38:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001d42:	701a      	strb	r2, [r3, #0]
	}
}
 8001d44:	bf00      	nop
 8001d46:	3710      	adds	r7, #16
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000244 	.word	0x20000244
 8001d50:	200002e8 	.word	0x200002e8
 8001d54:	40000400 	.word	0x40000400
 8001d58:	200002f0 	.word	0x200002f0

08001d5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d60:	b672      	cpsid	i
}
 8001d62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d64:	e7fe      	b.n	8001d64 <Error_Handler+0x8>
	...

08001d68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <HAL_MspInit+0x5c>)
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	4a14      	ldr	r2, [pc, #80]	; (8001dc4 <HAL_MspInit+0x5c>)
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	6193      	str	r3, [r2, #24]
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_MspInit+0x5c>)
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d86:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <HAL_MspInit+0x5c>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	4a0e      	ldr	r2, [pc, #56]	; (8001dc4 <HAL_MspInit+0x5c>)
 8001d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d90:	61d3      	str	r3, [r2, #28]
 8001d92:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <HAL_MspInit+0x5c>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d9e:	4b0a      	ldr	r3, [pc, #40]	; (8001dc8 <HAL_MspInit+0x60>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	4a04      	ldr	r2, [pc, #16]	; (8001dc8 <HAL_MspInit+0x60>)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40010000 	.word	0x40010000

08001dcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dd0:	e7fe      	b.n	8001dd0 <NMI_Handler+0x4>

08001dd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dd6:	e7fe      	b.n	8001dd6 <HardFault_Handler+0x4>

08001dd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ddc:	e7fe      	b.n	8001ddc <MemManage_Handler+0x4>

08001dde <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dde:	b480      	push	{r7}
 8001de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001de2:	e7fe      	b.n	8001de2 <BusFault_Handler+0x4>

08001de4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001de8:	e7fe      	b.n	8001de8 <UsageFault_Handler+0x4>

08001dea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dea:	b480      	push	{r7}
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bc80      	pop	{r7}
 8001df4:	4770      	bx	lr

08001df6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001df6:	b480      	push	{r7}
 8001df8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr

08001e02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e02:	b480      	push	{r7}
 8001e04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr

08001e0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e12:	f000 fa61 	bl	80022d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001e20:	4802      	ldr	r0, [pc, #8]	; (8001e2c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001e22:	f001 fb1e 	bl	8003462 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20001118 	.word	0x20001118

08001e30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e34:	4802      	ldr	r0, [pc, #8]	; (8001e40 <TIM2_IRQHandler+0x10>)
 8001e36:	f003 fdd9 	bl	80059ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000374 	.word	0x20000374

08001e44 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e48:	4802      	ldr	r0, [pc, #8]	; (8001e54 <TIM3_IRQHandler+0x10>)
 8001e4a:	f003 fdcf 	bl	80059ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	200003bc 	.word	0x200003bc

08001e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e60:	4a14      	ldr	r2, [pc, #80]	; (8001eb4 <_sbrk+0x5c>)
 8001e62:	4b15      	ldr	r3, [pc, #84]	; (8001eb8 <_sbrk+0x60>)
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e6c:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <_sbrk+0x64>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d102      	bne.n	8001e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e74:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <_sbrk+0x64>)
 8001e76:	4a12      	ldr	r2, [pc, #72]	; (8001ec0 <_sbrk+0x68>)
 8001e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e7a:	4b10      	ldr	r3, [pc, #64]	; (8001ebc <_sbrk+0x64>)
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4413      	add	r3, r2
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d207      	bcs.n	8001e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e88:	f008 fff0 	bl	800ae6c <__errno>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	220c      	movs	r2, #12
 8001e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e92:	f04f 33ff 	mov.w	r3, #4294967295
 8001e96:	e009      	b.n	8001eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e98:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <_sbrk+0x64>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e9e:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <_sbrk+0x64>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	4a05      	ldr	r2, [pc, #20]	; (8001ebc <_sbrk+0x64>)
 8001ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20005000 	.word	0x20005000
 8001eb8:	00000400 	.word	0x00000400
 8001ebc:	20000370 	.word	0x20000370
 8001ec0:	20001770 	.word	0x20001770

08001ec4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ec8:	bf00      	nop
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr

08001ed0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ed6:	f107 0308 	add.w	r3, r7, #8
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	605a      	str	r2, [r3, #4]
 8001ee0:	609a      	str	r2, [r3, #8]
 8001ee2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee4:	463b      	mov	r3, r7
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001eec:	4b1d      	ldr	r3, [pc, #116]	; (8001f64 <MX_TIM2_Init+0x94>)
 8001eee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ef2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001ef4:	4b1b      	ldr	r3, [pc, #108]	; (8001f64 <MX_TIM2_Init+0x94>)
 8001ef6:	2247      	movs	r2, #71	; 0x47
 8001ef8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001efa:	4b1a      	ldr	r3, [pc, #104]	; (8001f64 <MX_TIM2_Init+0x94>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001f00:	4b18      	ldr	r3, [pc, #96]	; (8001f64 <MX_TIM2_Init+0x94>)
 8001f02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f08:	4b16      	ldr	r3, [pc, #88]	; (8001f64 <MX_TIM2_Init+0x94>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f0e:	4b15      	ldr	r3, [pc, #84]	; (8001f64 <MX_TIM2_Init+0x94>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f14:	4813      	ldr	r0, [pc, #76]	; (8001f64 <MX_TIM2_Init+0x94>)
 8001f16:	f003 fb9f 	bl	8005658 <HAL_TIM_Base_Init>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001f20:	f7ff ff1c 	bl	8001d5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f2a:	f107 0308 	add.w	r3, r7, #8
 8001f2e:	4619      	mov	r1, r3
 8001f30:	480c      	ldr	r0, [pc, #48]	; (8001f64 <MX_TIM2_Init+0x94>)
 8001f32:	f003 ff25 	bl	8005d80 <HAL_TIM_ConfigClockSource>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001f3c:	f7ff ff0e 	bl	8001d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f40:	2300      	movs	r3, #0
 8001f42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f44:	2300      	movs	r3, #0
 8001f46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f48:	463b      	mov	r3, r7
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4805      	ldr	r0, [pc, #20]	; (8001f64 <MX_TIM2_Init+0x94>)
 8001f4e:	f004 faa7 	bl	80064a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001f58:	f7ff ff00 	bl	8001d5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f5c:	bf00      	nop
 8001f5e:	3718      	adds	r7, #24
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000374 	.word	0x20000374

08001f68 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f6e:	f107 0308 	add.w	r3, r7, #8
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	609a      	str	r2, [r3, #8]
 8001f7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f7c:	463b      	mov	r3, r7
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f84:	4b1d      	ldr	r3, [pc, #116]	; (8001ffc <MX_TIM3_Init+0x94>)
 8001f86:	4a1e      	ldr	r2, [pc, #120]	; (8002000 <MX_TIM3_Init+0x98>)
 8001f88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001f8a:	4b1c      	ldr	r3, [pc, #112]	; (8001ffc <MX_TIM3_Init+0x94>)
 8001f8c:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001f90:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f92:	4b1a      	ldr	r3, [pc, #104]	; (8001ffc <MX_TIM3_Init+0x94>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001f98:	4b18      	ldr	r3, [pc, #96]	; (8001ffc <MX_TIM3_Init+0x94>)
 8001f9a:	f242 720f 	movw	r2, #9999	; 0x270f
 8001f9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa0:	4b16      	ldr	r3, [pc, #88]	; (8001ffc <MX_TIM3_Init+0x94>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa6:	4b15      	ldr	r3, [pc, #84]	; (8001ffc <MX_TIM3_Init+0x94>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001fac:	4813      	ldr	r0, [pc, #76]	; (8001ffc <MX_TIM3_Init+0x94>)
 8001fae:	f003 fb53 	bl	8005658 <HAL_TIM_Base_Init>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001fb8:	f7ff fed0 	bl	8001d5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fc0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001fc2:	f107 0308 	add.w	r3, r7, #8
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	480c      	ldr	r0, [pc, #48]	; (8001ffc <MX_TIM3_Init+0x94>)
 8001fca:	f003 fed9 	bl	8005d80 <HAL_TIM_ConfigClockSource>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001fd4:	f7ff fec2 	bl	8001d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fe0:	463b      	mov	r3, r7
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4805      	ldr	r0, [pc, #20]	; (8001ffc <MX_TIM3_Init+0x94>)
 8001fe6:	f004 fa5b 	bl	80064a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001ff0:	f7ff feb4 	bl	8001d5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ff4:	bf00      	nop
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	200003bc 	.word	0x200003bc
 8002000:	40000400 	.word	0x40000400

08002004 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08e      	sub	sp, #56	; 0x38
 8002008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800200a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]
 8002016:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002018:	f107 0320 	add.w	r3, r7, #32
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002022:	1d3b      	adds	r3, r7, #4
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]
 8002030:	615a      	str	r2, [r3, #20]
 8002032:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002034:	4b2c      	ldr	r3, [pc, #176]	; (80020e8 <MX_TIM4_Init+0xe4>)
 8002036:	4a2d      	ldr	r2, [pc, #180]	; (80020ec <MX_TIM4_Init+0xe8>)
 8002038:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 800203a:	4b2b      	ldr	r3, [pc, #172]	; (80020e8 <MX_TIM4_Init+0xe4>)
 800203c:	2247      	movs	r2, #71	; 0x47
 800203e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002040:	4b29      	ldr	r3, [pc, #164]	; (80020e8 <MX_TIM4_Init+0xe4>)
 8002042:	2200      	movs	r2, #0
 8002044:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8002046:	4b28      	ldr	r3, [pc, #160]	; (80020e8 <MX_TIM4_Init+0xe4>)
 8002048:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800204c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204e:	4b26      	ldr	r3, [pc, #152]	; (80020e8 <MX_TIM4_Init+0xe4>)
 8002050:	2200      	movs	r2, #0
 8002052:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002054:	4b24      	ldr	r3, [pc, #144]	; (80020e8 <MX_TIM4_Init+0xe4>)
 8002056:	2200      	movs	r2, #0
 8002058:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800205a:	4823      	ldr	r0, [pc, #140]	; (80020e8 <MX_TIM4_Init+0xe4>)
 800205c:	f003 fafc 	bl	8005658 <HAL_TIM_Base_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002066:	f7ff fe79 	bl	8001d5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800206a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800206e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002070:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002074:	4619      	mov	r1, r3
 8002076:	481c      	ldr	r0, [pc, #112]	; (80020e8 <MX_TIM4_Init+0xe4>)
 8002078:	f003 fe82 	bl	8005d80 <HAL_TIM_ConfigClockSource>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002082:	f7ff fe6b 	bl	8001d5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002086:	4818      	ldr	r0, [pc, #96]	; (80020e8 <MX_TIM4_Init+0xe4>)
 8002088:	f003 fbb6 	bl	80057f8 <HAL_TIM_PWM_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002092:	f7ff fe63 	bl	8001d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002096:	2300      	movs	r3, #0
 8002098:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800209a:	2300      	movs	r3, #0
 800209c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800209e:	f107 0320 	add.w	r3, r7, #32
 80020a2:	4619      	mov	r1, r3
 80020a4:	4810      	ldr	r0, [pc, #64]	; (80020e8 <MX_TIM4_Init+0xe4>)
 80020a6:	f004 f9fb 	bl	80064a0 <HAL_TIMEx_MasterConfigSynchronization>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80020b0:	f7ff fe54 	bl	8001d5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020b4:	2360      	movs	r3, #96	; 0x60
 80020b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80020c4:	1d3b      	adds	r3, r7, #4
 80020c6:	220c      	movs	r2, #12
 80020c8:	4619      	mov	r1, r3
 80020ca:	4807      	ldr	r0, [pc, #28]	; (80020e8 <MX_TIM4_Init+0xe4>)
 80020cc:	f003 fd96 	bl	8005bfc <HAL_TIM_PWM_ConfigChannel>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80020d6:	f7ff fe41 	bl	8001d5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80020da:	4803      	ldr	r0, [pc, #12]	; (80020e8 <MX_TIM4_Init+0xe4>)
 80020dc:	f000 f85c 	bl	8002198 <HAL_TIM_MspPostInit>

}
 80020e0:	bf00      	nop
 80020e2:	3738      	adds	r7, #56	; 0x38
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	20000404 	.word	0x20000404
 80020ec:	40000800 	.word	0x40000800

080020f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b086      	sub	sp, #24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002100:	d114      	bne.n	800212c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002102:	4b22      	ldr	r3, [pc, #136]	; (800218c <HAL_TIM_Base_MspInit+0x9c>)
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	4a21      	ldr	r2, [pc, #132]	; (800218c <HAL_TIM_Base_MspInit+0x9c>)
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	61d3      	str	r3, [r2, #28]
 800210e:	4b1f      	ldr	r3, [pc, #124]	; (800218c <HAL_TIM_Base_MspInit+0x9c>)
 8002110:	69db      	ldr	r3, [r3, #28]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	617b      	str	r3, [r7, #20]
 8002118:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	2100      	movs	r1, #0
 800211e:	201c      	movs	r0, #28
 8002120:	f000 f9f1 	bl	8002506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002124:	201c      	movs	r0, #28
 8002126:	f000 fa0a 	bl	800253e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800212a:	e02a      	b.n	8002182 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a17      	ldr	r2, [pc, #92]	; (8002190 <HAL_TIM_Base_MspInit+0xa0>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d114      	bne.n	8002160 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002136:	4b15      	ldr	r3, [pc, #84]	; (800218c <HAL_TIM_Base_MspInit+0x9c>)
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	4a14      	ldr	r2, [pc, #80]	; (800218c <HAL_TIM_Base_MspInit+0x9c>)
 800213c:	f043 0302 	orr.w	r3, r3, #2
 8002140:	61d3      	str	r3, [r2, #28]
 8002142:	4b12      	ldr	r3, [pc, #72]	; (800218c <HAL_TIM_Base_MspInit+0x9c>)
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	201d      	movs	r0, #29
 8002154:	f000 f9d7 	bl	8002506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002158:	201d      	movs	r0, #29
 800215a:	f000 f9f0 	bl	800253e <HAL_NVIC_EnableIRQ>
}
 800215e:	e010      	b.n	8002182 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM4)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a0b      	ldr	r2, [pc, #44]	; (8002194 <HAL_TIM_Base_MspInit+0xa4>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d10b      	bne.n	8002182 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800216a:	4b08      	ldr	r3, [pc, #32]	; (800218c <HAL_TIM_Base_MspInit+0x9c>)
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	4a07      	ldr	r2, [pc, #28]	; (800218c <HAL_TIM_Base_MspInit+0x9c>)
 8002170:	f043 0304 	orr.w	r3, r3, #4
 8002174:	61d3      	str	r3, [r2, #28]
 8002176:	4b05      	ldr	r3, [pc, #20]	; (800218c <HAL_TIM_Base_MspInit+0x9c>)
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	f003 0304 	and.w	r3, r3, #4
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	68fb      	ldr	r3, [r7, #12]
}
 8002182:	bf00      	nop
 8002184:	3718      	adds	r7, #24
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40021000 	.word	0x40021000
 8002190:	40000400 	.word	0x40000400
 8002194:	40000800 	.word	0x40000800

08002198 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b088      	sub	sp, #32
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 0310 	add.w	r3, r7, #16
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a10      	ldr	r2, [pc, #64]	; (80021f4 <HAL_TIM_MspPostInit+0x5c>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d118      	bne.n	80021ea <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b8:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <HAL_TIM_MspPostInit+0x60>)
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	4a0e      	ldr	r2, [pc, #56]	; (80021f8 <HAL_TIM_MspPostInit+0x60>)
 80021be:	f043 0308 	orr.w	r3, r3, #8
 80021c2:	6193      	str	r3, [r2, #24]
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <HAL_TIM_MspPostInit+0x60>)
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	f003 0308 	and.w	r3, r3, #8
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = Gripper_pin_Pin;
 80021d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d6:	2302      	movs	r3, #2
 80021d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021da:	2302      	movs	r3, #2
 80021dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Gripper_pin_GPIO_Port, &GPIO_InitStruct);
 80021de:	f107 0310 	add.w	r3, r7, #16
 80021e2:	4619      	mov	r1, r3
 80021e4:	4805      	ldr	r0, [pc, #20]	; (80021fc <HAL_TIM_MspPostInit+0x64>)
 80021e6:	f000 f9c5 	bl	8002574 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80021ea:	bf00      	nop
 80021ec:	3720      	adds	r7, #32
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40000800 	.word	0x40000800
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40010c00 	.word	0x40010c00

08002200 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002200:	f7ff fe60 	bl	8001ec4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002204:	480b      	ldr	r0, [pc, #44]	; (8002234 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002206:	490c      	ldr	r1, [pc, #48]	; (8002238 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002208:	4a0c      	ldr	r2, [pc, #48]	; (800223c <LoopFillZerobss+0x16>)
  movs r3, #0
 800220a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800220c:	e002      	b.n	8002214 <LoopCopyDataInit>

0800220e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800220e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002212:	3304      	adds	r3, #4

08002214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002218:	d3f9      	bcc.n	800220e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800221a:	4a09      	ldr	r2, [pc, #36]	; (8002240 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800221c:	4c09      	ldr	r4, [pc, #36]	; (8002244 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800221e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002220:	e001      	b.n	8002226 <LoopFillZerobss>

08002222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002224:	3204      	adds	r2, #4

08002226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002228:	d3fb      	bcc.n	8002222 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800222a:	f008 fe25 	bl	800ae78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800222e:	f7fe f983 	bl	8000538 <main>
  bx lr
 8002232:	4770      	bx	lr
  ldr r0, =_sdata
 8002234:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002238:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800223c:	0800c0c4 	.word	0x0800c0c4
  ldr r2, =_sbss
 8002240:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002244:	20001770 	.word	0x20001770

08002248 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002248:	e7fe      	b.n	8002248 <ADC1_2_IRQHandler>
	...

0800224c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <HAL_Init+0x28>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a07      	ldr	r2, [pc, #28]	; (8002274 <HAL_Init+0x28>)
 8002256:	f043 0310 	orr.w	r3, r3, #16
 800225a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800225c:	2003      	movs	r0, #3
 800225e:	f000 f947 	bl	80024f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002262:	200f      	movs	r0, #15
 8002264:	f000 f808 	bl	8002278 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002268:	f7ff fd7e 	bl	8001d68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40022000 	.word	0x40022000

08002278 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002280:	4b12      	ldr	r3, [pc, #72]	; (80022cc <HAL_InitTick+0x54>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <HAL_InitTick+0x58>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	4619      	mov	r1, r3
 800228a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800228e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002292:	fbb2 f3f3 	udiv	r3, r2, r3
 8002296:	4618      	mov	r0, r3
 8002298:	f000 f95f 	bl	800255a <HAL_SYSTICK_Config>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e00e      	b.n	80022c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b0f      	cmp	r3, #15
 80022aa:	d80a      	bhi.n	80022c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ac:	2200      	movs	r2, #0
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	f04f 30ff 	mov.w	r0, #4294967295
 80022b4:	f000 f927 	bl	8002506 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022b8:	4a06      	ldr	r2, [pc, #24]	; (80022d4 <HAL_InitTick+0x5c>)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022be:	2300      	movs	r3, #0
 80022c0:	e000      	b.n	80022c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000008 	.word	0x20000008
 80022d0:	20000010 	.word	0x20000010
 80022d4:	2000000c 	.word	0x2000000c

080022d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022dc:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <HAL_IncTick+0x1c>)
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	461a      	mov	r2, r3
 80022e2:	4b05      	ldr	r3, [pc, #20]	; (80022f8 <HAL_IncTick+0x20>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4413      	add	r3, r2
 80022e8:	4a03      	ldr	r2, [pc, #12]	; (80022f8 <HAL_IncTick+0x20>)
 80022ea:	6013      	str	r3, [r2, #0]
}
 80022ec:	bf00      	nop
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr
 80022f4:	20000010 	.word	0x20000010
 80022f8:	2000044c 	.word	0x2000044c

080022fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002300:	4b02      	ldr	r3, [pc, #8]	; (800230c <HAL_GetTick+0x10>)
 8002302:	681b      	ldr	r3, [r3, #0]
}
 8002304:	4618      	mov	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	bc80      	pop	{r7}
 800230a:	4770      	bx	lr
 800230c:	2000044c 	.word	0x2000044c

08002310 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002318:	f7ff fff0 	bl	80022fc <HAL_GetTick>
 800231c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002328:	d005      	beq.n	8002336 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800232a:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <HAL_Delay+0x44>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	461a      	mov	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4413      	add	r3, r2
 8002334:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002336:	bf00      	nop
 8002338:	f7ff ffe0 	bl	80022fc <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	429a      	cmp	r2, r3
 8002346:	d8f7      	bhi.n	8002338 <HAL_Delay+0x28>
  {
  }
}
 8002348:	bf00      	nop
 800234a:	bf00      	nop
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000010 	.word	0x20000010

08002358 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f003 0307 	and.w	r3, r3, #7
 8002366:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002368:	4b0c      	ldr	r3, [pc, #48]	; (800239c <__NVIC_SetPriorityGrouping+0x44>)
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800236e:	68ba      	ldr	r2, [r7, #8]
 8002370:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002374:	4013      	ands	r3, r2
 8002376:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002380:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800238a:	4a04      	ldr	r2, [pc, #16]	; (800239c <__NVIC_SetPriorityGrouping+0x44>)
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	60d3      	str	r3, [r2, #12]
}
 8002390:	bf00      	nop
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	bc80      	pop	{r7}
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023a4:	4b04      	ldr	r3, [pc, #16]	; (80023b8 <__NVIC_GetPriorityGrouping+0x18>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	0a1b      	lsrs	r3, r3, #8
 80023aa:	f003 0307 	and.w	r3, r3, #7
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	e000ed00 	.word	0xe000ed00

080023bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	db0b      	blt.n	80023e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	f003 021f 	and.w	r2, r3, #31
 80023d4:	4906      	ldr	r1, [pc, #24]	; (80023f0 <__NVIC_EnableIRQ+0x34>)
 80023d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023da:	095b      	lsrs	r3, r3, #5
 80023dc:	2001      	movs	r0, #1
 80023de:	fa00 f202 	lsl.w	r2, r0, r2
 80023e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023e6:	bf00      	nop
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr
 80023f0:	e000e100 	.word	0xe000e100

080023f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	6039      	str	r1, [r7, #0]
 80023fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002404:	2b00      	cmp	r3, #0
 8002406:	db0a      	blt.n	800241e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	b2da      	uxtb	r2, r3
 800240c:	490c      	ldr	r1, [pc, #48]	; (8002440 <__NVIC_SetPriority+0x4c>)
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	0112      	lsls	r2, r2, #4
 8002414:	b2d2      	uxtb	r2, r2
 8002416:	440b      	add	r3, r1
 8002418:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800241c:	e00a      	b.n	8002434 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	b2da      	uxtb	r2, r3
 8002422:	4908      	ldr	r1, [pc, #32]	; (8002444 <__NVIC_SetPriority+0x50>)
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	f003 030f 	and.w	r3, r3, #15
 800242a:	3b04      	subs	r3, #4
 800242c:	0112      	lsls	r2, r2, #4
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	440b      	add	r3, r1
 8002432:	761a      	strb	r2, [r3, #24]
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	e000e100 	.word	0xe000e100
 8002444:	e000ed00 	.word	0xe000ed00

08002448 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002448:	b480      	push	{r7}
 800244a:	b089      	sub	sp, #36	; 0x24
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	f1c3 0307 	rsb	r3, r3, #7
 8002462:	2b04      	cmp	r3, #4
 8002464:	bf28      	it	cs
 8002466:	2304      	movcs	r3, #4
 8002468:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	3304      	adds	r3, #4
 800246e:	2b06      	cmp	r3, #6
 8002470:	d902      	bls.n	8002478 <NVIC_EncodePriority+0x30>
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	3b03      	subs	r3, #3
 8002476:	e000      	b.n	800247a <NVIC_EncodePriority+0x32>
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800247c:	f04f 32ff 	mov.w	r2, #4294967295
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43da      	mvns	r2, r3
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	401a      	ands	r2, r3
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002490:	f04f 31ff 	mov.w	r1, #4294967295
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	fa01 f303 	lsl.w	r3, r1, r3
 800249a:	43d9      	mvns	r1, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024a0:	4313      	orrs	r3, r2
         );
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3724      	adds	r7, #36	; 0x24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bc80      	pop	{r7}
 80024aa:	4770      	bx	lr

080024ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3b01      	subs	r3, #1
 80024b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024bc:	d301      	bcc.n	80024c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024be:	2301      	movs	r3, #1
 80024c0:	e00f      	b.n	80024e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024c2:	4a0a      	ldr	r2, [pc, #40]	; (80024ec <SysTick_Config+0x40>)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ca:	210f      	movs	r1, #15
 80024cc:	f04f 30ff 	mov.w	r0, #4294967295
 80024d0:	f7ff ff90 	bl	80023f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024d4:	4b05      	ldr	r3, [pc, #20]	; (80024ec <SysTick_Config+0x40>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024da:	4b04      	ldr	r3, [pc, #16]	; (80024ec <SysTick_Config+0x40>)
 80024dc:	2207      	movs	r2, #7
 80024de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	e000e010 	.word	0xe000e010

080024f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f7ff ff2d 	bl	8002358 <__NVIC_SetPriorityGrouping>
}
 80024fe:	bf00      	nop
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002506:	b580      	push	{r7, lr}
 8002508:	b086      	sub	sp, #24
 800250a:	af00      	add	r7, sp, #0
 800250c:	4603      	mov	r3, r0
 800250e:	60b9      	str	r1, [r7, #8]
 8002510:	607a      	str	r2, [r7, #4]
 8002512:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002514:	2300      	movs	r3, #0
 8002516:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002518:	f7ff ff42 	bl	80023a0 <__NVIC_GetPriorityGrouping>
 800251c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	68b9      	ldr	r1, [r7, #8]
 8002522:	6978      	ldr	r0, [r7, #20]
 8002524:	f7ff ff90 	bl	8002448 <NVIC_EncodePriority>
 8002528:	4602      	mov	r2, r0
 800252a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800252e:	4611      	mov	r1, r2
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff ff5f 	bl	80023f4 <__NVIC_SetPriority>
}
 8002536:	bf00      	nop
 8002538:	3718      	adds	r7, #24
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b082      	sub	sp, #8
 8002542:	af00      	add	r7, sp, #0
 8002544:	4603      	mov	r3, r0
 8002546:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff ff35 	bl	80023bc <__NVIC_EnableIRQ>
}
 8002552:	bf00      	nop
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b082      	sub	sp, #8
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7ff ffa2 	bl	80024ac <SysTick_Config>
 8002568:	4603      	mov	r3, r0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002574:	b480      	push	{r7}
 8002576:	b08b      	sub	sp, #44	; 0x2c
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800257e:	2300      	movs	r3, #0
 8002580:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002582:	2300      	movs	r3, #0
 8002584:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002586:	e169      	b.n	800285c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002588:	2201      	movs	r2, #1
 800258a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	69fa      	ldr	r2, [r7, #28]
 8002598:	4013      	ands	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	f040 8158 	bne.w	8002856 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	4a9a      	ldr	r2, [pc, #616]	; (8002814 <HAL_GPIO_Init+0x2a0>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d05e      	beq.n	800266e <HAL_GPIO_Init+0xfa>
 80025b0:	4a98      	ldr	r2, [pc, #608]	; (8002814 <HAL_GPIO_Init+0x2a0>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d875      	bhi.n	80026a2 <HAL_GPIO_Init+0x12e>
 80025b6:	4a98      	ldr	r2, [pc, #608]	; (8002818 <HAL_GPIO_Init+0x2a4>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d058      	beq.n	800266e <HAL_GPIO_Init+0xfa>
 80025bc:	4a96      	ldr	r2, [pc, #600]	; (8002818 <HAL_GPIO_Init+0x2a4>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d86f      	bhi.n	80026a2 <HAL_GPIO_Init+0x12e>
 80025c2:	4a96      	ldr	r2, [pc, #600]	; (800281c <HAL_GPIO_Init+0x2a8>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d052      	beq.n	800266e <HAL_GPIO_Init+0xfa>
 80025c8:	4a94      	ldr	r2, [pc, #592]	; (800281c <HAL_GPIO_Init+0x2a8>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d869      	bhi.n	80026a2 <HAL_GPIO_Init+0x12e>
 80025ce:	4a94      	ldr	r2, [pc, #592]	; (8002820 <HAL_GPIO_Init+0x2ac>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d04c      	beq.n	800266e <HAL_GPIO_Init+0xfa>
 80025d4:	4a92      	ldr	r2, [pc, #584]	; (8002820 <HAL_GPIO_Init+0x2ac>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d863      	bhi.n	80026a2 <HAL_GPIO_Init+0x12e>
 80025da:	4a92      	ldr	r2, [pc, #584]	; (8002824 <HAL_GPIO_Init+0x2b0>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d046      	beq.n	800266e <HAL_GPIO_Init+0xfa>
 80025e0:	4a90      	ldr	r2, [pc, #576]	; (8002824 <HAL_GPIO_Init+0x2b0>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d85d      	bhi.n	80026a2 <HAL_GPIO_Init+0x12e>
 80025e6:	2b12      	cmp	r3, #18
 80025e8:	d82a      	bhi.n	8002640 <HAL_GPIO_Init+0xcc>
 80025ea:	2b12      	cmp	r3, #18
 80025ec:	d859      	bhi.n	80026a2 <HAL_GPIO_Init+0x12e>
 80025ee:	a201      	add	r2, pc, #4	; (adr r2, 80025f4 <HAL_GPIO_Init+0x80>)
 80025f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025f4:	0800266f 	.word	0x0800266f
 80025f8:	08002649 	.word	0x08002649
 80025fc:	0800265b 	.word	0x0800265b
 8002600:	0800269d 	.word	0x0800269d
 8002604:	080026a3 	.word	0x080026a3
 8002608:	080026a3 	.word	0x080026a3
 800260c:	080026a3 	.word	0x080026a3
 8002610:	080026a3 	.word	0x080026a3
 8002614:	080026a3 	.word	0x080026a3
 8002618:	080026a3 	.word	0x080026a3
 800261c:	080026a3 	.word	0x080026a3
 8002620:	080026a3 	.word	0x080026a3
 8002624:	080026a3 	.word	0x080026a3
 8002628:	080026a3 	.word	0x080026a3
 800262c:	080026a3 	.word	0x080026a3
 8002630:	080026a3 	.word	0x080026a3
 8002634:	080026a3 	.word	0x080026a3
 8002638:	08002651 	.word	0x08002651
 800263c:	08002665 	.word	0x08002665
 8002640:	4a79      	ldr	r2, [pc, #484]	; (8002828 <HAL_GPIO_Init+0x2b4>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d013      	beq.n	800266e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002646:	e02c      	b.n	80026a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	623b      	str	r3, [r7, #32]
          break;
 800264e:	e029      	b.n	80026a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	3304      	adds	r3, #4
 8002656:	623b      	str	r3, [r7, #32]
          break;
 8002658:	e024      	b.n	80026a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	3308      	adds	r3, #8
 8002660:	623b      	str	r3, [r7, #32]
          break;
 8002662:	e01f      	b.n	80026a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	330c      	adds	r3, #12
 800266a:	623b      	str	r3, [r7, #32]
          break;
 800266c:	e01a      	b.n	80026a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d102      	bne.n	800267c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002676:	2304      	movs	r3, #4
 8002678:	623b      	str	r3, [r7, #32]
          break;
 800267a:	e013      	b.n	80026a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d105      	bne.n	8002690 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002684:	2308      	movs	r3, #8
 8002686:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	69fa      	ldr	r2, [r7, #28]
 800268c:	611a      	str	r2, [r3, #16]
          break;
 800268e:	e009      	b.n	80026a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002690:	2308      	movs	r3, #8
 8002692:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	69fa      	ldr	r2, [r7, #28]
 8002698:	615a      	str	r2, [r3, #20]
          break;
 800269a:	e003      	b.n	80026a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800269c:	2300      	movs	r3, #0
 800269e:	623b      	str	r3, [r7, #32]
          break;
 80026a0:	e000      	b.n	80026a4 <HAL_GPIO_Init+0x130>
          break;
 80026a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	2bff      	cmp	r3, #255	; 0xff
 80026a8:	d801      	bhi.n	80026ae <HAL_GPIO_Init+0x13a>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	e001      	b.n	80026b2 <HAL_GPIO_Init+0x13e>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	3304      	adds	r3, #4
 80026b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	2bff      	cmp	r3, #255	; 0xff
 80026b8:	d802      	bhi.n	80026c0 <HAL_GPIO_Init+0x14c>
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	e002      	b.n	80026c6 <HAL_GPIO_Init+0x152>
 80026c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c2:	3b08      	subs	r3, #8
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	210f      	movs	r1, #15
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	fa01 f303 	lsl.w	r3, r1, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	401a      	ands	r2, r3
 80026d8:	6a39      	ldr	r1, [r7, #32]
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	fa01 f303 	lsl.w	r3, r1, r3
 80026e0:	431a      	orrs	r2, r3
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	f000 80b1 	beq.w	8002856 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80026f4:	4b4d      	ldr	r3, [pc, #308]	; (800282c <HAL_GPIO_Init+0x2b8>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	4a4c      	ldr	r2, [pc, #304]	; (800282c <HAL_GPIO_Init+0x2b8>)
 80026fa:	f043 0301 	orr.w	r3, r3, #1
 80026fe:	6193      	str	r3, [r2, #24]
 8002700:	4b4a      	ldr	r3, [pc, #296]	; (800282c <HAL_GPIO_Init+0x2b8>)
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	60bb      	str	r3, [r7, #8]
 800270a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800270c:	4a48      	ldr	r2, [pc, #288]	; (8002830 <HAL_GPIO_Init+0x2bc>)
 800270e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002710:	089b      	lsrs	r3, r3, #2
 8002712:	3302      	adds	r3, #2
 8002714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002718:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800271a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271c:	f003 0303 	and.w	r3, r3, #3
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	220f      	movs	r2, #15
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	43db      	mvns	r3, r3
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	4013      	ands	r3, r2
 800272e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	4a40      	ldr	r2, [pc, #256]	; (8002834 <HAL_GPIO_Init+0x2c0>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d013      	beq.n	8002760 <HAL_GPIO_Init+0x1ec>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a3f      	ldr	r2, [pc, #252]	; (8002838 <HAL_GPIO_Init+0x2c4>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d00d      	beq.n	800275c <HAL_GPIO_Init+0x1e8>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a3e      	ldr	r2, [pc, #248]	; (800283c <HAL_GPIO_Init+0x2c8>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d007      	beq.n	8002758 <HAL_GPIO_Init+0x1e4>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	4a3d      	ldr	r2, [pc, #244]	; (8002840 <HAL_GPIO_Init+0x2cc>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d101      	bne.n	8002754 <HAL_GPIO_Init+0x1e0>
 8002750:	2303      	movs	r3, #3
 8002752:	e006      	b.n	8002762 <HAL_GPIO_Init+0x1ee>
 8002754:	2304      	movs	r3, #4
 8002756:	e004      	b.n	8002762 <HAL_GPIO_Init+0x1ee>
 8002758:	2302      	movs	r3, #2
 800275a:	e002      	b.n	8002762 <HAL_GPIO_Init+0x1ee>
 800275c:	2301      	movs	r3, #1
 800275e:	e000      	b.n	8002762 <HAL_GPIO_Init+0x1ee>
 8002760:	2300      	movs	r3, #0
 8002762:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002764:	f002 0203 	and.w	r2, r2, #3
 8002768:	0092      	lsls	r2, r2, #2
 800276a:	4093      	lsls	r3, r2
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	4313      	orrs	r3, r2
 8002770:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002772:	492f      	ldr	r1, [pc, #188]	; (8002830 <HAL_GPIO_Init+0x2bc>)
 8002774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002776:	089b      	lsrs	r3, r3, #2
 8002778:	3302      	adds	r3, #2
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d006      	beq.n	800279a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800278c:	4b2d      	ldr	r3, [pc, #180]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 800278e:	689a      	ldr	r2, [r3, #8]
 8002790:	492c      	ldr	r1, [pc, #176]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	4313      	orrs	r3, r2
 8002796:	608b      	str	r3, [r1, #8]
 8002798:	e006      	b.n	80027a8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800279a:	4b2a      	ldr	r3, [pc, #168]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	43db      	mvns	r3, r3
 80027a2:	4928      	ldr	r1, [pc, #160]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d006      	beq.n	80027c2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80027b4:	4b23      	ldr	r3, [pc, #140]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 80027b6:	68da      	ldr	r2, [r3, #12]
 80027b8:	4922      	ldr	r1, [pc, #136]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	4313      	orrs	r3, r2
 80027be:	60cb      	str	r3, [r1, #12]
 80027c0:	e006      	b.n	80027d0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027c2:	4b20      	ldr	r3, [pc, #128]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	43db      	mvns	r3, r3
 80027ca:	491e      	ldr	r1, [pc, #120]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 80027cc:	4013      	ands	r3, r2
 80027ce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d006      	beq.n	80027ea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80027dc:	4b19      	ldr	r3, [pc, #100]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	4918      	ldr	r1, [pc, #96]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	604b      	str	r3, [r1, #4]
 80027e8:	e006      	b.n	80027f8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027ea:	4b16      	ldr	r3, [pc, #88]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	43db      	mvns	r3, r3
 80027f2:	4914      	ldr	r1, [pc, #80]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 80027f4:	4013      	ands	r3, r2
 80027f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d021      	beq.n	8002848 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002804:	4b0f      	ldr	r3, [pc, #60]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	490e      	ldr	r1, [pc, #56]	; (8002844 <HAL_GPIO_Init+0x2d0>)
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	4313      	orrs	r3, r2
 800280e:	600b      	str	r3, [r1, #0]
 8002810:	e021      	b.n	8002856 <HAL_GPIO_Init+0x2e2>
 8002812:	bf00      	nop
 8002814:	10320000 	.word	0x10320000
 8002818:	10310000 	.word	0x10310000
 800281c:	10220000 	.word	0x10220000
 8002820:	10210000 	.word	0x10210000
 8002824:	10120000 	.word	0x10120000
 8002828:	10110000 	.word	0x10110000
 800282c:	40021000 	.word	0x40021000
 8002830:	40010000 	.word	0x40010000
 8002834:	40010800 	.word	0x40010800
 8002838:	40010c00 	.word	0x40010c00
 800283c:	40011000 	.word	0x40011000
 8002840:	40011400 	.word	0x40011400
 8002844:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002848:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <HAL_GPIO_Init+0x304>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	43db      	mvns	r3, r3
 8002850:	4909      	ldr	r1, [pc, #36]	; (8002878 <HAL_GPIO_Init+0x304>)
 8002852:	4013      	ands	r3, r2
 8002854:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002858:	3301      	adds	r3, #1
 800285a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002862:	fa22 f303 	lsr.w	r3, r2, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	f47f ae8e 	bne.w	8002588 <HAL_GPIO_Init+0x14>
  }
}
 800286c:	bf00      	nop
 800286e:	bf00      	nop
 8002870:	372c      	adds	r7, #44	; 0x2c
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr
 8002878:	40010400 	.word	0x40010400

0800287c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	460b      	mov	r3, r1
 8002886:	807b      	strh	r3, [r7, #2]
 8002888:	4613      	mov	r3, r2
 800288a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800288c:	787b      	ldrb	r3, [r7, #1]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002892:	887a      	ldrh	r2, [r7, #2]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002898:	e003      	b.n	80028a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800289a:	887b      	ldrh	r3, [r7, #2]
 800289c:	041a      	lsls	r2, r3, #16
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	611a      	str	r2, [r3, #16]
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	460b      	mov	r3, r1
 80028b6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80028be:	887a      	ldrh	r2, [r7, #2]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	4013      	ands	r3, r2
 80028c4:	041a      	lsls	r2, r3, #16
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	43d9      	mvns	r1, r3
 80028ca:	887b      	ldrh	r3, [r7, #2]
 80028cc:	400b      	ands	r3, r1
 80028ce:	431a      	orrs	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	611a      	str	r2, [r3, #16]
}
 80028d4:	bf00      	nop
 80028d6:	3714      	adds	r7, #20
 80028d8:	46bd      	mov	sp, r7
 80028da:	bc80      	pop	{r7}
 80028dc:	4770      	bx	lr
	...

080028e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e12b      	b.n	8002b4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d106      	bne.n	800290c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7fd fd0a 	bl	8000320 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2224      	movs	r2, #36	; 0x24
 8002910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 0201 	bic.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002932:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002942:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002944:	f002 fda0 	bl	8005488 <HAL_RCC_GetPCLK1Freq>
 8002948:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	4a81      	ldr	r2, [pc, #516]	; (8002b54 <HAL_I2C_Init+0x274>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d807      	bhi.n	8002964 <HAL_I2C_Init+0x84>
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	4a80      	ldr	r2, [pc, #512]	; (8002b58 <HAL_I2C_Init+0x278>)
 8002958:	4293      	cmp	r3, r2
 800295a:	bf94      	ite	ls
 800295c:	2301      	movls	r3, #1
 800295e:	2300      	movhi	r3, #0
 8002960:	b2db      	uxtb	r3, r3
 8002962:	e006      	b.n	8002972 <HAL_I2C_Init+0x92>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	4a7d      	ldr	r2, [pc, #500]	; (8002b5c <HAL_I2C_Init+0x27c>)
 8002968:	4293      	cmp	r3, r2
 800296a:	bf94      	ite	ls
 800296c:	2301      	movls	r3, #1
 800296e:	2300      	movhi	r3, #0
 8002970:	b2db      	uxtb	r3, r3
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e0e7      	b.n	8002b4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	4a78      	ldr	r2, [pc, #480]	; (8002b60 <HAL_I2C_Init+0x280>)
 800297e:	fba2 2303 	umull	r2, r3, r2, r3
 8002982:	0c9b      	lsrs	r3, r3, #18
 8002984:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	68ba      	ldr	r2, [r7, #8]
 8002996:	430a      	orrs	r2, r1
 8002998:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	4a6a      	ldr	r2, [pc, #424]	; (8002b54 <HAL_I2C_Init+0x274>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d802      	bhi.n	80029b4 <HAL_I2C_Init+0xd4>
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	3301      	adds	r3, #1
 80029b2:	e009      	b.n	80029c8 <HAL_I2C_Init+0xe8>
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029ba:	fb02 f303 	mul.w	r3, r2, r3
 80029be:	4a69      	ldr	r2, [pc, #420]	; (8002b64 <HAL_I2C_Init+0x284>)
 80029c0:	fba2 2303 	umull	r2, r3, r2, r3
 80029c4:	099b      	lsrs	r3, r3, #6
 80029c6:	3301      	adds	r3, #1
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6812      	ldr	r2, [r2, #0]
 80029cc:	430b      	orrs	r3, r1
 80029ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80029da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	495c      	ldr	r1, [pc, #368]	; (8002b54 <HAL_I2C_Init+0x274>)
 80029e4:	428b      	cmp	r3, r1
 80029e6:	d819      	bhi.n	8002a1c <HAL_I2C_Init+0x13c>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	1e59      	subs	r1, r3, #1
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80029f6:	1c59      	adds	r1, r3, #1
 80029f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80029fc:	400b      	ands	r3, r1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00a      	beq.n	8002a18 <HAL_I2C_Init+0x138>
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	1e59      	subs	r1, r3, #1
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a10:	3301      	adds	r3, #1
 8002a12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a16:	e051      	b.n	8002abc <HAL_I2C_Init+0x1dc>
 8002a18:	2304      	movs	r3, #4
 8002a1a:	e04f      	b.n	8002abc <HAL_I2C_Init+0x1dc>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d111      	bne.n	8002a48 <HAL_I2C_Init+0x168>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	1e58      	subs	r0, r3, #1
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6859      	ldr	r1, [r3, #4]
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	440b      	add	r3, r1
 8002a32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a36:	3301      	adds	r3, #1
 8002a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	bf0c      	ite	eq
 8002a40:	2301      	moveq	r3, #1
 8002a42:	2300      	movne	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	e012      	b.n	8002a6e <HAL_I2C_Init+0x18e>
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	1e58      	subs	r0, r3, #1
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6859      	ldr	r1, [r3, #4]
 8002a50:	460b      	mov	r3, r1
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	440b      	add	r3, r1
 8002a56:	0099      	lsls	r1, r3, #2
 8002a58:	440b      	add	r3, r1
 8002a5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a5e:	3301      	adds	r3, #1
 8002a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	bf0c      	ite	eq
 8002a68:	2301      	moveq	r3, #1
 8002a6a:	2300      	movne	r3, #0
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <HAL_I2C_Init+0x196>
 8002a72:	2301      	movs	r3, #1
 8002a74:	e022      	b.n	8002abc <HAL_I2C_Init+0x1dc>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10e      	bne.n	8002a9c <HAL_I2C_Init+0x1bc>
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	1e58      	subs	r0, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6859      	ldr	r1, [r3, #4]
 8002a86:	460b      	mov	r3, r1
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	440b      	add	r3, r1
 8002a8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a90:	3301      	adds	r3, #1
 8002a92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a9a:	e00f      	b.n	8002abc <HAL_I2C_Init+0x1dc>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	1e58      	subs	r0, r3, #1
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6859      	ldr	r1, [r3, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	0099      	lsls	r1, r3, #2
 8002aac:	440b      	add	r3, r1
 8002aae:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ab8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002abc:	6879      	ldr	r1, [r7, #4]
 8002abe:	6809      	ldr	r1, [r1, #0]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	69da      	ldr	r2, [r3, #28]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a1b      	ldr	r3, [r3, #32]
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002aea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	6911      	ldr	r1, [r2, #16]
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	68d2      	ldr	r2, [r2, #12]
 8002af6:	4311      	orrs	r1, r2
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	430b      	orrs	r3, r1
 8002afe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	695a      	ldr	r2, [r3, #20]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	431a      	orrs	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f042 0201 	orr.w	r2, r2, #1
 8002b2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2220      	movs	r2, #32
 8002b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	000186a0 	.word	0x000186a0
 8002b58:	001e847f 	.word	0x001e847f
 8002b5c:	003d08ff 	.word	0x003d08ff
 8002b60:	431bde83 	.word	0x431bde83
 8002b64:	10624dd3 	.word	0x10624dd3

08002b68 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af02      	add	r7, sp, #8
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	607a      	str	r2, [r7, #4]
 8002b72:	461a      	mov	r2, r3
 8002b74:	460b      	mov	r3, r1
 8002b76:	817b      	strh	r3, [r7, #10]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b7c:	f7ff fbbe 	bl	80022fc <HAL_GetTick>
 8002b80:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b20      	cmp	r3, #32
 8002b8c:	f040 80e0 	bne.w	8002d50 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	2319      	movs	r3, #25
 8002b96:	2201      	movs	r2, #1
 8002b98:	4970      	ldr	r1, [pc, #448]	; (8002d5c <HAL_I2C_Master_Transmit+0x1f4>)
 8002b9a:	68f8      	ldr	r0, [r7, #12]
 8002b9c:	f000 f964 	bl	8002e68 <I2C_WaitOnFlagUntilTimeout>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	e0d3      	b.n	8002d52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d101      	bne.n	8002bb8 <HAL_I2C_Master_Transmit+0x50>
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	e0cc      	b.n	8002d52 <HAL_I2C_Master_Transmit+0x1ea>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d007      	beq.n	8002bde <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f042 0201 	orr.w	r2, r2, #1
 8002bdc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2221      	movs	r2, #33	; 0x21
 8002bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2210      	movs	r2, #16
 8002bfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	893a      	ldrh	r2, [r7, #8]
 8002c0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	4a50      	ldr	r2, [pc, #320]	; (8002d60 <HAL_I2C_Master_Transmit+0x1f8>)
 8002c1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c20:	8979      	ldrh	r1, [r7, #10]
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	6a3a      	ldr	r2, [r7, #32]
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f000 f89c 	bl	8002d64 <I2C_MasterRequestWrite>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e08d      	b.n	8002d52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c36:	2300      	movs	r3, #0
 8002c38:	613b      	str	r3, [r7, #16]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	613b      	str	r3, [r7, #16]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	613b      	str	r3, [r7, #16]
 8002c4a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002c4c:	e066      	b.n	8002d1c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	6a39      	ldr	r1, [r7, #32]
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f000 fa22 	bl	800309c <I2C_WaitOnTXEFlagUntilTimeout>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00d      	beq.n	8002c7a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c62:	2b04      	cmp	r3, #4
 8002c64:	d107      	bne.n	8002c76 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e06b      	b.n	8002d52 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7e:	781a      	ldrb	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c8a:	1c5a      	adds	r2, r3, #1
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	3b01      	subs	r3, #1
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	b29a      	uxth	r2, r3
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	695b      	ldr	r3, [r3, #20]
 8002cb0:	f003 0304 	and.w	r3, r3, #4
 8002cb4:	2b04      	cmp	r3, #4
 8002cb6:	d11b      	bne.n	8002cf0 <HAL_I2C_Master_Transmit+0x188>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d017      	beq.n	8002cf0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc4:	781a      	ldrb	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd0:	1c5a      	adds	r2, r3, #1
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	b29a      	uxth	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce8:	3b01      	subs	r3, #1
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cf0:	697a      	ldr	r2, [r7, #20]
 8002cf2:	6a39      	ldr	r1, [r7, #32]
 8002cf4:	68f8      	ldr	r0, [r7, #12]
 8002cf6:	f000 fa19 	bl	800312c <I2C_WaitOnBTFFlagUntilTimeout>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00d      	beq.n	8002d1c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d04:	2b04      	cmp	r3, #4
 8002d06:	d107      	bne.n	8002d18 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d16:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e01a      	b.n	8002d52 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d194      	bne.n	8002c4e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2220      	movs	r2, #32
 8002d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e000      	b.n	8002d52 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002d50:	2302      	movs	r3, #2
  }
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	00100002 	.word	0x00100002
 8002d60:	ffff0000 	.word	0xffff0000

08002d64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b088      	sub	sp, #32
 8002d68:	af02      	add	r7, sp, #8
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	607a      	str	r2, [r7, #4]
 8002d6e:	603b      	str	r3, [r7, #0]
 8002d70:	460b      	mov	r3, r1
 8002d72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	2b08      	cmp	r3, #8
 8002d7e:	d006      	beq.n	8002d8e <I2C_MasterRequestWrite+0x2a>
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d003      	beq.n	8002d8e <I2C_MasterRequestWrite+0x2a>
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d8c:	d108      	bne.n	8002da0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d9c:	601a      	str	r2, [r3, #0]
 8002d9e:	e00b      	b.n	8002db8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da4:	2b12      	cmp	r3, #18
 8002da6:	d107      	bne.n	8002db8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002db6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	9300      	str	r3, [sp, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f000 f84f 	bl	8002e68 <I2C_WaitOnFlagUntilTimeout>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00d      	beq.n	8002dec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dde:	d103      	bne.n	8002de8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002de6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e035      	b.n	8002e58 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002df4:	d108      	bne.n	8002e08 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002df6:	897b      	ldrh	r3, [r7, #10]
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e04:	611a      	str	r2, [r3, #16]
 8002e06:	e01b      	b.n	8002e40 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e08:	897b      	ldrh	r3, [r7, #10]
 8002e0a:	11db      	asrs	r3, r3, #7
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	f003 0306 	and.w	r3, r3, #6
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	f063 030f 	orn	r3, r3, #15
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	490e      	ldr	r1, [pc, #56]	; (8002e60 <I2C_MasterRequestWrite+0xfc>)
 8002e26:	68f8      	ldr	r0, [r7, #12]
 8002e28:	f000 f898 	bl	8002f5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e010      	b.n	8002e58 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e36:	897b      	ldrh	r3, [r7, #10]
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	4907      	ldr	r1, [pc, #28]	; (8002e64 <I2C_MasterRequestWrite+0x100>)
 8002e46:	68f8      	ldr	r0, [r7, #12]
 8002e48:	f000 f888 	bl	8002f5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e000      	b.n	8002e58 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3718      	adds	r7, #24
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	00010008 	.word	0x00010008
 8002e64:	00010002 	.word	0x00010002

08002e68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	603b      	str	r3, [r7, #0]
 8002e74:	4613      	mov	r3, r2
 8002e76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e78:	e048      	b.n	8002f0c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e80:	d044      	beq.n	8002f0c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e82:	f7ff fa3b 	bl	80022fc <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	683a      	ldr	r2, [r7, #0]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d302      	bcc.n	8002e98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d139      	bne.n	8002f0c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	0c1b      	lsrs	r3, r3, #16
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d10d      	bne.n	8002ebe <I2C_WaitOnFlagUntilTimeout+0x56>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	695b      	ldr	r3, [r3, #20]
 8002ea8:	43da      	mvns	r2, r3
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	4013      	ands	r3, r2
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	bf0c      	ite	eq
 8002eb4:	2301      	moveq	r3, #1
 8002eb6:	2300      	movne	r3, #0
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	461a      	mov	r2, r3
 8002ebc:	e00c      	b.n	8002ed8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	43da      	mvns	r2, r3
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	bf0c      	ite	eq
 8002ed0:	2301      	moveq	r3, #1
 8002ed2:	2300      	movne	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d116      	bne.n	8002f0c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef8:	f043 0220 	orr.w	r2, r3, #32
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e023      	b.n	8002f54 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	0c1b      	lsrs	r3, r3, #16
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d10d      	bne.n	8002f32 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	695b      	ldr	r3, [r3, #20]
 8002f1c:	43da      	mvns	r2, r3
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	4013      	ands	r3, r2
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	bf0c      	ite	eq
 8002f28:	2301      	moveq	r3, #1
 8002f2a:	2300      	movne	r3, #0
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	461a      	mov	r2, r3
 8002f30:	e00c      	b.n	8002f4c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	43da      	mvns	r2, r3
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	bf0c      	ite	eq
 8002f44:	2301      	moveq	r3, #1
 8002f46:	2300      	movne	r3, #0
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	79fb      	ldrb	r3, [r7, #7]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d093      	beq.n	8002e7a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3710      	adds	r7, #16
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
 8002f68:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f6a:	e071      	b.n	8003050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f7a:	d123      	bne.n	8002fc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f8a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2220      	movs	r2, #32
 8002fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb0:	f043 0204 	orr.w	r2, r3, #4
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e067      	b.n	8003094 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fca:	d041      	beq.n	8003050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fcc:	f7ff f996 	bl	80022fc <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d302      	bcc.n	8002fe2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d136      	bne.n	8003050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	0c1b      	lsrs	r3, r3, #16
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d10c      	bne.n	8003006 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	43da      	mvns	r2, r3
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	bf14      	ite	ne
 8002ffe:	2301      	movne	r3, #1
 8003000:	2300      	moveq	r3, #0
 8003002:	b2db      	uxtb	r3, r3
 8003004:	e00b      	b.n	800301e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	43da      	mvns	r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	4013      	ands	r3, r2
 8003012:	b29b      	uxth	r3, r3
 8003014:	2b00      	cmp	r3, #0
 8003016:	bf14      	ite	ne
 8003018:	2301      	movne	r3, #1
 800301a:	2300      	moveq	r3, #0
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d016      	beq.n	8003050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2200      	movs	r2, #0
 8003026:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2220      	movs	r2, #32
 800302c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303c:	f043 0220 	orr.w	r2, r3, #32
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e021      	b.n	8003094 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	0c1b      	lsrs	r3, r3, #16
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b01      	cmp	r3, #1
 8003058:	d10c      	bne.n	8003074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	695b      	ldr	r3, [r3, #20]
 8003060:	43da      	mvns	r2, r3
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	4013      	ands	r3, r2
 8003066:	b29b      	uxth	r3, r3
 8003068:	2b00      	cmp	r3, #0
 800306a:	bf14      	ite	ne
 800306c:	2301      	movne	r3, #1
 800306e:	2300      	moveq	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	e00b      	b.n	800308c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	43da      	mvns	r2, r3
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	4013      	ands	r3, r2
 8003080:	b29b      	uxth	r3, r3
 8003082:	2b00      	cmp	r3, #0
 8003084:	bf14      	ite	ne
 8003086:	2301      	movne	r3, #1
 8003088:	2300      	moveq	r3, #0
 800308a:	b2db      	uxtb	r3, r3
 800308c:	2b00      	cmp	r3, #0
 800308e:	f47f af6d 	bne.w	8002f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030a8:	e034      	b.n	8003114 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f000 f886 	bl	80031bc <I2C_IsAcknowledgeFailed>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e034      	b.n	8003124 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c0:	d028      	beq.n	8003114 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030c2:	f7ff f91b 	bl	80022fc <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d302      	bcc.n	80030d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d11d      	bne.n	8003114 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030e2:	2b80      	cmp	r3, #128	; 0x80
 80030e4:	d016      	beq.n	8003114 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2220      	movs	r2, #32
 80030f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003100:	f043 0220 	orr.w	r2, r3, #32
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e007      	b.n	8003124 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800311e:	2b80      	cmp	r3, #128	; 0x80
 8003120:	d1c3      	bne.n	80030aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003138:	e034      	b.n	80031a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800313a:	68f8      	ldr	r0, [r7, #12]
 800313c:	f000 f83e 	bl	80031bc <I2C_IsAcknowledgeFailed>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e034      	b.n	80031b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003150:	d028      	beq.n	80031a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003152:	f7ff f8d3 	bl	80022fc <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	68ba      	ldr	r2, [r7, #8]
 800315e:	429a      	cmp	r2, r3
 8003160:	d302      	bcc.n	8003168 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d11d      	bne.n	80031a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	2b04      	cmp	r3, #4
 8003174:	d016      	beq.n	80031a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2200      	movs	r2, #0
 800317a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2220      	movs	r2, #32
 8003180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003190:	f043 0220 	orr.w	r2, r3, #32
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e007      	b.n	80031b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	f003 0304 	and.w	r3, r3, #4
 80031ae:	2b04      	cmp	r3, #4
 80031b0:	d1c3      	bne.n	800313a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031d2:	d11b      	bne.n	800320c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80031dc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2220      	movs	r2, #32
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f8:	f043 0204 	orr.w	r2, r3, #4
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e000      	b.n	800320e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	bc80      	pop	{r7}
 8003216:	4770      	bx	lr

08003218 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800321a:	b08b      	sub	sp, #44	; 0x2c
 800321c:	af06      	add	r7, sp, #24
 800321e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e0f1      	b.n	800340e <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f007 fab6 	bl	800a7b0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2203      	movs	r2, #3
 8003248:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f003 f9bb 	bl	80065cc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	603b      	str	r3, [r7, #0]
 800325c:	687e      	ldr	r6, [r7, #4]
 800325e:	466d      	mov	r5, sp
 8003260:	f106 0410 	add.w	r4, r6, #16
 8003264:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003266:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003268:	6823      	ldr	r3, [r4, #0]
 800326a:	602b      	str	r3, [r5, #0]
 800326c:	1d33      	adds	r3, r6, #4
 800326e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003270:	6838      	ldr	r0, [r7, #0]
 8003272:	f003 f985 	bl	8006580 <USB_CoreInit>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d005      	beq.n	8003288 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2202      	movs	r2, #2
 8003280:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e0c2      	b.n	800340e <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2100      	movs	r1, #0
 800328e:	4618      	mov	r0, r3
 8003290:	f003 f9b6 	bl	8006600 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003294:	2300      	movs	r3, #0
 8003296:	73fb      	strb	r3, [r7, #15]
 8003298:	e040      	b.n	800331c <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800329a:	7bfb      	ldrb	r3, [r7, #15]
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	1c5a      	adds	r2, r3, #1
 80032a0:	4613      	mov	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	4413      	add	r3, r2
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	440b      	add	r3, r1
 80032aa:	3301      	adds	r3, #1
 80032ac:	2201      	movs	r2, #1
 80032ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80032b0:	7bfb      	ldrb	r3, [r7, #15]
 80032b2:	6879      	ldr	r1, [r7, #4]
 80032b4:	1c5a      	adds	r2, r3, #1
 80032b6:	4613      	mov	r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	4413      	add	r3, r2
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	440b      	add	r3, r1
 80032c0:	7bfa      	ldrb	r2, [r7, #15]
 80032c2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80032c4:	7bfb      	ldrb	r3, [r7, #15]
 80032c6:	6879      	ldr	r1, [r7, #4]
 80032c8:	1c5a      	adds	r2, r3, #1
 80032ca:	4613      	mov	r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4413      	add	r3, r2
 80032d0:	00db      	lsls	r3, r3, #3
 80032d2:	440b      	add	r3, r1
 80032d4:	3303      	adds	r3, #3
 80032d6:	2200      	movs	r2, #0
 80032d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80032da:	7bfa      	ldrb	r2, [r7, #15]
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	4413      	add	r3, r2
 80032e4:	00db      	lsls	r3, r3, #3
 80032e6:	440b      	add	r3, r1
 80032e8:	3338      	adds	r3, #56	; 0x38
 80032ea:	2200      	movs	r2, #0
 80032ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80032ee:	7bfa      	ldrb	r2, [r7, #15]
 80032f0:	6879      	ldr	r1, [r7, #4]
 80032f2:	4613      	mov	r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4413      	add	r3, r2
 80032f8:	00db      	lsls	r3, r3, #3
 80032fa:	440b      	add	r3, r1
 80032fc:	333c      	adds	r3, #60	; 0x3c
 80032fe:	2200      	movs	r2, #0
 8003300:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003302:	7bfa      	ldrb	r2, [r7, #15]
 8003304:	6879      	ldr	r1, [r7, #4]
 8003306:	4613      	mov	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4413      	add	r3, r2
 800330c:	00db      	lsls	r3, r3, #3
 800330e:	440b      	add	r3, r1
 8003310:	3340      	adds	r3, #64	; 0x40
 8003312:	2200      	movs	r2, #0
 8003314:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003316:	7bfb      	ldrb	r3, [r7, #15]
 8003318:	3301      	adds	r3, #1
 800331a:	73fb      	strb	r3, [r7, #15]
 800331c:	7bfa      	ldrb	r2, [r7, #15]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	429a      	cmp	r2, r3
 8003324:	d3b9      	bcc.n	800329a <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003326:	2300      	movs	r3, #0
 8003328:	73fb      	strb	r3, [r7, #15]
 800332a:	e044      	b.n	80033b6 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800332c:	7bfa      	ldrb	r2, [r7, #15]
 800332e:	6879      	ldr	r1, [r7, #4]
 8003330:	4613      	mov	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4413      	add	r3, r2
 8003336:	00db      	lsls	r3, r3, #3
 8003338:	440b      	add	r3, r1
 800333a:	f203 1369 	addw	r3, r3, #361	; 0x169
 800333e:	2200      	movs	r2, #0
 8003340:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003342:	7bfa      	ldrb	r2, [r7, #15]
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	00db      	lsls	r3, r3, #3
 800334e:	440b      	add	r3, r1
 8003350:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003354:	7bfa      	ldrb	r2, [r7, #15]
 8003356:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003358:	7bfa      	ldrb	r2, [r7, #15]
 800335a:	6879      	ldr	r1, [r7, #4]
 800335c:	4613      	mov	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	440b      	add	r3, r1
 8003366:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800336a:	2200      	movs	r2, #0
 800336c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800336e:	7bfa      	ldrb	r2, [r7, #15]
 8003370:	6879      	ldr	r1, [r7, #4]
 8003372:	4613      	mov	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	440b      	add	r3, r1
 800337c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003384:	7bfa      	ldrb	r2, [r7, #15]
 8003386:	6879      	ldr	r1, [r7, #4]
 8003388:	4613      	mov	r3, r2
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	4413      	add	r3, r2
 800338e:	00db      	lsls	r3, r3, #3
 8003390:	440b      	add	r3, r1
 8003392:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003396:	2200      	movs	r2, #0
 8003398:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800339a:	7bfa      	ldrb	r2, [r7, #15]
 800339c:	6879      	ldr	r1, [r7, #4]
 800339e:	4613      	mov	r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	4413      	add	r3, r2
 80033a4:	00db      	lsls	r3, r3, #3
 80033a6:	440b      	add	r3, r1
 80033a8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80033ac:	2200      	movs	r2, #0
 80033ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
 80033b2:	3301      	adds	r3, #1
 80033b4:	73fb      	strb	r3, [r7, #15]
 80033b6:	7bfa      	ldrb	r2, [r7, #15]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d3b5      	bcc.n	800332c <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	603b      	str	r3, [r7, #0]
 80033c6:	687e      	ldr	r6, [r7, #4]
 80033c8:	466d      	mov	r5, sp
 80033ca:	f106 0410 	add.w	r4, r6, #16
 80033ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033d2:	6823      	ldr	r3, [r4, #0]
 80033d4:	602b      	str	r3, [r5, #0]
 80033d6:	1d33      	adds	r3, r6, #4
 80033d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033da:	6838      	ldr	r0, [r7, #0]
 80033dc:	f003 f91c 	bl	8006618 <USB_DevInit>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d005      	beq.n	80033f2 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2202      	movs	r2, #2
 80033ea:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e00d      	b.n	800340e <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f005 fb9d 	bl	8008b46 <USB_DevDisconnect>

  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003416 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b082      	sub	sp, #8
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003424:	2b01      	cmp	r3, #1
 8003426:	d101      	bne.n	800342c <HAL_PCD_Start+0x16>
 8003428:	2302      	movs	r3, #2
 800342a:	e016      	b.n	800345a <HAL_PCD_Start+0x44>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4618      	mov	r0, r3
 800343a:	f003 f8b1 	bl	80065a0 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800343e:	2101      	movs	r1, #1
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f007 fc28 	bl	800ac96 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4618      	mov	r0, r3
 800344c:	f005 fb71 	bl	8008b32 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b088      	sub	sp, #32
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f005 fb73 	bl	8008b5a <USB_ReadInterrupts>
 8003474:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d003      	beq.n	8003488 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 fb1b 	bl	8003abc <PCD_EP_ISR_Handler>

    return;
 8003486:	e119      	b.n	80036bc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800348e:	2b00      	cmp	r3, #0
 8003490:	d013      	beq.n	80034ba <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800349a:	b29a      	uxth	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034a4:	b292      	uxth	r2, r2
 80034a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f007 f9fb 	bl	800a8a6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80034b0:	2100      	movs	r1, #0
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f905 	bl	80036c2 <HAL_PCD_SetAddress>

    return;
 80034b8:	e100      	b.n	80036bc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00c      	beq.n	80034de <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80034d6:	b292      	uxth	r2, r2
 80034d8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80034dc:	e0ee      	b.n	80036bc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d00c      	beq.n	8003502 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034fa:	b292      	uxth	r2, r2
 80034fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003500:	e0dc      	b.n	80036bc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d027      	beq.n	800355c <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003514:	b29a      	uxth	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 0204 	bic.w	r2, r2, #4
 800351e:	b292      	uxth	r2, r2
 8003520:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800352c:	b29a      	uxth	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0208 	bic.w	r2, r2, #8
 8003536:	b292      	uxth	r2, r2
 8003538:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f007 f9eb 	bl	800a918 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800354a:	b29a      	uxth	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003554:	b292      	uxth	r2, r2
 8003556:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800355a:	e0af      	b.n	80036bc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003562:	2b00      	cmp	r3, #0
 8003564:	f000 8083 	beq.w	800366e <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8003568:	2300      	movs	r3, #0
 800356a:	77fb      	strb	r3, [r7, #31]
 800356c:	e010      	b.n	8003590 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	461a      	mov	r2, r3
 8003574:	7ffb      	ldrb	r3, [r7, #31]
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	441a      	add	r2, r3
 800357a:	7ffb      	ldrb	r3, [r7, #31]
 800357c:	8812      	ldrh	r2, [r2, #0]
 800357e:	b292      	uxth	r2, r2
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	3320      	adds	r3, #32
 8003584:	443b      	add	r3, r7
 8003586:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800358a:	7ffb      	ldrb	r3, [r7, #31]
 800358c:	3301      	adds	r3, #1
 800358e:	77fb      	strb	r3, [r7, #31]
 8003590:	7ffb      	ldrb	r3, [r7, #31]
 8003592:	2b07      	cmp	r3, #7
 8003594:	d9eb      	bls.n	800356e <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800359e:	b29a      	uxth	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f042 0201 	orr.w	r2, r2, #1
 80035a8:	b292      	uxth	r2, r2
 80035aa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 0201 	bic.w	r2, r2, #1
 80035c0:	b292      	uxth	r2, r2
 80035c2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80035c6:	bf00      	nop
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0f6      	beq.n	80035c8 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ec:	b292      	uxth	r2, r2
 80035ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80035f2:	2300      	movs	r3, #0
 80035f4:	77fb      	strb	r3, [r7, #31]
 80035f6:	e00f      	b.n	8003618 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80035f8:	7ffb      	ldrb	r3, [r7, #31]
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	6812      	ldr	r2, [r2, #0]
 80035fe:	4611      	mov	r1, r2
 8003600:	7ffa      	ldrb	r2, [r7, #31]
 8003602:	0092      	lsls	r2, r2, #2
 8003604:	440a      	add	r2, r1
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	3320      	adds	r3, #32
 800360a:	443b      	add	r3, r7
 800360c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003610:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003612:	7ffb      	ldrb	r3, [r7, #31]
 8003614:	3301      	adds	r3, #1
 8003616:	77fb      	strb	r3, [r7, #31]
 8003618:	7ffb      	ldrb	r3, [r7, #31]
 800361a:	2b07      	cmp	r3, #7
 800361c:	d9ec      	bls.n	80035f8 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003626:	b29a      	uxth	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f042 0208 	orr.w	r2, r2, #8
 8003630:	b292      	uxth	r2, r2
 8003632:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800363e:	b29a      	uxth	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003648:	b292      	uxth	r2, r2
 800364a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003656:	b29a      	uxth	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f042 0204 	orr.w	r2, r2, #4
 8003660:	b292      	uxth	r2, r2
 8003662:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f007 f93c 	bl	800a8e4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800366c:	e026      	b.n	80036bc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00f      	beq.n	8003698 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003680:	b29a      	uxth	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800368a:	b292      	uxth	r2, r2
 800368c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f007 f8fa 	bl	800a88a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003696:	e011      	b.n	80036bc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00c      	beq.n	80036bc <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036b4:	b292      	uxth	r2, r2
 80036b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80036ba:	bf00      	nop
  }
}
 80036bc:	3720      	adds	r7, #32
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b082      	sub	sp, #8
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
 80036ca:	460b      	mov	r3, r1
 80036cc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d101      	bne.n	80036dc <HAL_PCD_SetAddress+0x1a>
 80036d8:	2302      	movs	r3, #2
 80036da:	e013      	b.n	8003704 <HAL_PCD_SetAddress+0x42>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	78fa      	ldrb	r2, [r7, #3]
 80036e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	78fa      	ldrb	r2, [r7, #3]
 80036f2:	4611      	mov	r1, r2
 80036f4:	4618      	mov	r0, r3
 80036f6:	f005 fa09 	bl	8008b0c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3708      	adds	r7, #8
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	4608      	mov	r0, r1
 8003716:	4611      	mov	r1, r2
 8003718:	461a      	mov	r2, r3
 800371a:	4603      	mov	r3, r0
 800371c:	70fb      	strb	r3, [r7, #3]
 800371e:	460b      	mov	r3, r1
 8003720:	803b      	strh	r3, [r7, #0]
 8003722:	4613      	mov	r3, r2
 8003724:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003726:	2300      	movs	r3, #0
 8003728:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800372a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800372e:	2b00      	cmp	r3, #0
 8003730:	da0e      	bge.n	8003750 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003732:	78fb      	ldrb	r3, [r7, #3]
 8003734:	f003 0307 	and.w	r3, r3, #7
 8003738:	1c5a      	adds	r2, r3, #1
 800373a:	4613      	mov	r3, r2
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	4413      	add	r3, r2
 8003740:	00db      	lsls	r3, r3, #3
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	4413      	add	r3, r2
 8003746:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2201      	movs	r2, #1
 800374c:	705a      	strb	r2, [r3, #1]
 800374e:	e00e      	b.n	800376e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003750:	78fb      	ldrb	r3, [r7, #3]
 8003752:	f003 0207 	and.w	r2, r3, #7
 8003756:	4613      	mov	r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	4413      	add	r3, r2
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	4413      	add	r3, r2
 8003766:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800376e:	78fb      	ldrb	r3, [r7, #3]
 8003770:	f003 0307 	and.w	r3, r3, #7
 8003774:	b2da      	uxtb	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800377a:	883a      	ldrh	r2, [r7, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	78ba      	ldrb	r2, [r7, #2]
 8003784:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003786:	78bb      	ldrb	r3, [r7, #2]
 8003788:	2b02      	cmp	r3, #2
 800378a:	d102      	bne.n	8003792 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003798:	2b01      	cmp	r3, #1
 800379a:	d101      	bne.n	80037a0 <HAL_PCD_EP_Open+0x94>
 800379c:	2302      	movs	r3, #2
 800379e:	e00e      	b.n	80037be <HAL_PCD_EP_Open+0xb2>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68f9      	ldr	r1, [r7, #12]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f002 ff52 	bl	8006658 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80037bc:	7afb      	ldrb	r3, [r7, #11]
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b084      	sub	sp, #16
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
 80037ce:	460b      	mov	r3, r1
 80037d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80037d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	da0e      	bge.n	80037f8 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037da:	78fb      	ldrb	r3, [r7, #3]
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	1c5a      	adds	r2, r3, #1
 80037e2:	4613      	mov	r3, r2
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	4413      	add	r3, r2
 80037e8:	00db      	lsls	r3, r3, #3
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	4413      	add	r3, r2
 80037ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2201      	movs	r2, #1
 80037f4:	705a      	strb	r2, [r3, #1]
 80037f6:	e00e      	b.n	8003816 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037f8:	78fb      	ldrb	r3, [r7, #3]
 80037fa:	f003 0207 	and.w	r2, r3, #7
 80037fe:	4613      	mov	r3, r2
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	4413      	add	r3, r2
 8003804:	00db      	lsls	r3, r3, #3
 8003806:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	4413      	add	r3, r2
 800380e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003816:	78fb      	ldrb	r3, [r7, #3]
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	b2da      	uxtb	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003828:	2b01      	cmp	r3, #1
 800382a:	d101      	bne.n	8003830 <HAL_PCD_EP_Close+0x6a>
 800382c:	2302      	movs	r3, #2
 800382e:	e00e      	b.n	800384e <HAL_PCD_EP_Close+0x88>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68f9      	ldr	r1, [r7, #12]
 800383e:	4618      	mov	r0, r3
 8003840:	f003 faca 	bl	8006dd8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}

08003856 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003856:	b580      	push	{r7, lr}
 8003858:	b086      	sub	sp, #24
 800385a:	af00      	add	r7, sp, #0
 800385c:	60f8      	str	r0, [r7, #12]
 800385e:	607a      	str	r2, [r7, #4]
 8003860:	603b      	str	r3, [r7, #0]
 8003862:	460b      	mov	r3, r1
 8003864:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003866:	7afb      	ldrb	r3, [r7, #11]
 8003868:	f003 0207 	and.w	r2, r3, #7
 800386c:	4613      	mov	r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	4413      	add	r3, r2
 8003872:	00db      	lsls	r3, r3, #3
 8003874:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	4413      	add	r3, r2
 800387c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	683a      	ldr	r2, [r7, #0]
 8003888:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	2200      	movs	r2, #0
 800388e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	2200      	movs	r2, #0
 8003894:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003896:	7afb      	ldrb	r3, [r7, #11]
 8003898:	f003 0307 	and.w	r3, r3, #7
 800389c:	b2da      	uxtb	r2, r3
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	6979      	ldr	r1, [r7, #20]
 80038a8:	4618      	mov	r0, r3
 80038aa:	f003 fc81 	bl	80071b0 <USB_EPStartXfer>

  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	460b      	mov	r3, r1
 80038c2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80038c4:	78fb      	ldrb	r3, [r7, #3]
 80038c6:	f003 0207 	and.w	r2, r3, #7
 80038ca:	6879      	ldr	r1, [r7, #4]
 80038cc:	4613      	mov	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	4413      	add	r3, r2
 80038d2:	00db      	lsls	r3, r3, #3
 80038d4:	440b      	add	r3, r1
 80038d6:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80038da:	681b      	ldr	r3, [r3, #0]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bc80      	pop	{r7}
 80038e4:	4770      	bx	lr

080038e6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b086      	sub	sp, #24
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	60f8      	str	r0, [r7, #12]
 80038ee:	607a      	str	r2, [r7, #4]
 80038f0:	603b      	str	r3, [r7, #0]
 80038f2:	460b      	mov	r3, r1
 80038f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038f6:	7afb      	ldrb	r3, [r7, #11]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	1c5a      	adds	r2, r3, #1
 80038fe:	4613      	mov	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4413      	add	r3, r2
 8003904:	00db      	lsls	r3, r3, #3
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	4413      	add	r3, r2
 800390a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	683a      	ldr	r2, [r7, #0]
 8003924:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	2200      	movs	r2, #0
 800392a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	2201      	movs	r2, #1
 8003930:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003932:	7afb      	ldrb	r3, [r7, #11]
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	b2da      	uxtb	r2, r3
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	6979      	ldr	r1, [r7, #20]
 8003944:	4618      	mov	r0, r3
 8003946:	f003 fc33 	bl	80071b0 <USB_EPStartXfer>

  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3718      	adds	r7, #24
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	460b      	mov	r3, r1
 800395e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003960:	78fb      	ldrb	r3, [r7, #3]
 8003962:	f003 0207 	and.w	r2, r3, #7
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	429a      	cmp	r2, r3
 800396c:	d901      	bls.n	8003972 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e04c      	b.n	8003a0c <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003972:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003976:	2b00      	cmp	r3, #0
 8003978:	da0e      	bge.n	8003998 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800397a:	78fb      	ldrb	r3, [r7, #3]
 800397c:	f003 0307 	and.w	r3, r3, #7
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	4613      	mov	r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	4413      	add	r3, r2
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	4413      	add	r3, r2
 800398e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2201      	movs	r2, #1
 8003994:	705a      	strb	r2, [r3, #1]
 8003996:	e00c      	b.n	80039b2 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003998:	78fa      	ldrb	r2, [r7, #3]
 800399a:	4613      	mov	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	4413      	add	r3, r2
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	4413      	add	r3, r2
 80039aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2201      	movs	r2, #1
 80039b6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039b8:	78fb      	ldrb	r3, [r7, #3]
 80039ba:	f003 0307 	and.w	r3, r3, #7
 80039be:	b2da      	uxtb	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d101      	bne.n	80039d2 <HAL_PCD_EP_SetStall+0x7e>
 80039ce:	2302      	movs	r3, #2
 80039d0:	e01c      	b.n	8003a0c <HAL_PCD_EP_SetStall+0xb8>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68f9      	ldr	r1, [r7, #12]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f004 ff96 	bl	8008912 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80039e6:	78fb      	ldrb	r3, [r7, #3]
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d108      	bne.n	8003a02 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80039fa:	4619      	mov	r1, r3
 80039fc:	4610      	mov	r0, r2
 80039fe:	f005 f8bb 	bl	8008b78 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	f003 020f 	and.w	r2, r3, #15
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d901      	bls.n	8003a32 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e040      	b.n	8003ab4 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003a32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	da0e      	bge.n	8003a58 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a3a:	78fb      	ldrb	r3, [r7, #3]
 8003a3c:	f003 0307 	and.w	r3, r3, #7
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	4613      	mov	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	4413      	add	r3, r2
 8003a48:	00db      	lsls	r3, r3, #3
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2201      	movs	r2, #1
 8003a54:	705a      	strb	r2, [r3, #1]
 8003a56:	e00e      	b.n	8003a76 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a58:	78fb      	ldrb	r3, [r7, #3]
 8003a5a:	f003 0207 	and.w	r2, r3, #7
 8003a5e:	4613      	mov	r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	4413      	add	r3, r2
 8003a64:	00db      	lsls	r3, r3, #3
 8003a66:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a7c:	78fb      	ldrb	r3, [r7, #3]
 8003a7e:	f003 0307 	and.w	r3, r3, #7
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d101      	bne.n	8003a96 <HAL_PCD_EP_ClrStall+0x82>
 8003a92:	2302      	movs	r3, #2
 8003a94:	e00e      	b.n	8003ab4 <HAL_PCD_EP_ClrStall+0xa0>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68f9      	ldr	r1, [r7, #12]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f004 ff84 	bl	80089b2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b096      	sub	sp, #88	; 0x58
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003ac4:	e3bf      	b.n	8004246 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003ace:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003ad2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	f003 030f 	and.w	r3, r3, #15
 8003adc:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8003ae0:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f040 8179 	bne.w	8003ddc <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003aea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003aee:	f003 0310 	and.w	r3, r3, #16
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d152      	bne.n	8003b9c <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	881b      	ldrh	r3, [r3, #0]
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003b02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b06:	81fb      	strh	r3, [r7, #14]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	89fb      	ldrh	r3, [r7, #14]
 8003b0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	3328      	adds	r3, #40	; 0x28
 8003b1e:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	4413      	add	r3, r2
 8003b34:	3302      	adds	r3, #2
 8003b36:	005b      	lsls	r3, r3, #1
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	6812      	ldr	r2, [r2, #0]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b42:	881b      	ldrh	r3, [r3, #0]
 8003b44:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003b48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b4a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003b4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b4e:	695a      	ldr	r2, [r3, #20]
 8003b50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	441a      	add	r2, r3
 8003b56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b58:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f006 fe7a 	bl	800a856 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	f000 836b 	beq.w	8004246 <PCD_EP_ISR_Handler+0x78a>
 8003b70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f040 8366 	bne.w	8004246 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	b292      	uxth	r2, r2
 8003b8e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003b9a:	e354      	b.n	8004246 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003ba2:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	881b      	ldrh	r3, [r3, #0]
 8003baa:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003bae:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003bb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d034      	beq.n	8003c24 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	00db      	lsls	r3, r3, #3
 8003bcc:	4413      	add	r3, r2
 8003bce:	3306      	adds	r3, #6
 8003bd0:	005b      	lsls	r3, r3, #1
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	6812      	ldr	r2, [r2, #0]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003bdc:	881b      	ldrh	r3, [r3, #0]
 8003bde:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003be2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003be4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6818      	ldr	r0, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003bf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bf2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003bf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bf6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	f005 f80d 	bl	8008c18 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	881b      	ldrh	r3, [r3, #0]
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	823b      	strh	r3, [r7, #16]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	8a3a      	ldrh	r2, [r7, #16]
 8003c14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c18:	b292      	uxth	r2, r2
 8003c1a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f006 fded 	bl	800a7fc <HAL_PCD_SetupStageCallback>
 8003c22:	e310      	b.n	8004246 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003c24:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f280 830c 	bge.w	8004246 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	881b      	ldrh	r3, [r3, #0]
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	83fb      	strh	r3, [r7, #30]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	8bfa      	ldrh	r2, [r7, #30]
 8003c44:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c48:	b292      	uxth	r2, r2
 8003c4a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	461a      	mov	r2, r3
 8003c58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	00db      	lsls	r3, r3, #3
 8003c5e:	4413      	add	r3, r2
 8003c60:	3306      	adds	r3, #6
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	6812      	ldr	r2, [r2, #0]
 8003c68:	4413      	add	r3, r2
 8003c6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c6e:	881b      	ldrh	r3, [r3, #0]
 8003c70:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003c74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c76:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003c78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c7a:	69db      	ldr	r3, [r3, #28]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d019      	beq.n	8003cb4 <PCD_EP_ISR_Handler+0x1f8>
 8003c80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c82:	695b      	ldr	r3, [r3, #20]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d015      	beq.n	8003cb4 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6818      	ldr	r0, [r3, #0]
 8003c8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c8e:	6959      	ldr	r1, [r3, #20]
 8003c90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c92:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003c94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c96:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	f004 ffbd 	bl	8008c18 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003c9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ca0:	695a      	ldr	r2, [r3, #20]
 8003ca2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	441a      	add	r2, r3
 8003ca8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003caa:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003cac:	2100      	movs	r1, #0
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f006 fdb6 	bl	800a820 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	881b      	ldrh	r3, [r3, #0]
 8003cba:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003cbe:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003cc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f040 82bd 	bne.w	8004246 <PCD_EP_ISR_Handler+0x78a>
 8003ccc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003cd0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003cd4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003cd8:	f000 82b5 	beq.w	8004246 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	61bb      	str	r3, [r7, #24]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	461a      	mov	r2, r3
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	61bb      	str	r3, [r7, #24]
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	881b      	ldrh	r3, [r3, #0]
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d06:	b29a      	uxth	r2, r3
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	801a      	strh	r2, [r3, #0]
 8003d0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	2b3e      	cmp	r3, #62	; 0x3e
 8003d12:	d91d      	bls.n	8003d50 <PCD_EP_ISR_Handler+0x294>
 8003d14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	095b      	lsrs	r3, r3, #5
 8003d1a:	647b      	str	r3, [r7, #68]	; 0x44
 8003d1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	f003 031f 	and.w	r3, r3, #31
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d102      	bne.n	8003d2e <PCD_EP_ISR_Handler+0x272>
 8003d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	647b      	str	r3, [r7, #68]	; 0x44
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	881b      	ldrh	r3, [r3, #0]
 8003d32:	b29a      	uxth	r2, r3
 8003d34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	029b      	lsls	r3, r3, #10
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	801a      	strh	r2, [r3, #0]
 8003d4e:	e026      	b.n	8003d9e <PCD_EP_ISR_Handler+0x2e2>
 8003d50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10a      	bne.n	8003d6e <PCD_EP_ISR_Handler+0x2b2>
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	881b      	ldrh	r3, [r3, #0]
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	801a      	strh	r2, [r3, #0]
 8003d6c:	e017      	b.n	8003d9e <PCD_EP_ISR_Handler+0x2e2>
 8003d6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	085b      	lsrs	r3, r3, #1
 8003d74:	647b      	str	r3, [r7, #68]	; 0x44
 8003d76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d002      	beq.n	8003d88 <PCD_EP_ISR_Handler+0x2cc>
 8003d82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d84:	3301      	adds	r3, #1
 8003d86:	647b      	str	r3, [r7, #68]	; 0x44
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	881b      	ldrh	r3, [r3, #0]
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	029b      	lsls	r3, r3, #10
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	4313      	orrs	r3, r2
 8003d98:	b29a      	uxth	r2, r3
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	881b      	ldrh	r3, [r3, #0]
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dae:	827b      	strh	r3, [r7, #18]
 8003db0:	8a7b      	ldrh	r3, [r7, #18]
 8003db2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003db6:	827b      	strh	r3, [r7, #18]
 8003db8:	8a7b      	ldrh	r3, [r7, #18]
 8003dba:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003dbe:	827b      	strh	r3, [r7, #18]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	8a7b      	ldrh	r3, [r7, #18]
 8003dc6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003dca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003dce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	8013      	strh	r3, [r2, #0]
 8003dda:	e234      	b.n	8004246 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	461a      	mov	r2, r3
 8003de2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	4413      	add	r3, r2
 8003dea:	881b      	ldrh	r3, [r3, #0]
 8003dec:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003df0:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f280 80fc 	bge.w	8003ff2 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	4413      	add	r3, r2
 8003e08:	881b      	ldrh	r3, [r3, #0]
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003e10:	4013      	ands	r3, r2
 8003e12:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	4413      	add	r3, r2
 8003e24:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003e28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e2c:	b292      	uxth	r2, r2
 8003e2e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003e30:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8003e34:	4613      	mov	r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	4413      	add	r3, r2
 8003e3a:	00db      	lsls	r3, r3, #3
 8003e3c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	4413      	add	r3, r2
 8003e44:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003e46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e48:	7b1b      	ldrb	r3, [r3, #12]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d125      	bne.n	8003e9a <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	461a      	mov	r2, r3
 8003e5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	00db      	lsls	r3, r3, #3
 8003e60:	4413      	add	r3, r2
 8003e62:	3306      	adds	r3, #6
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6812      	ldr	r2, [r2, #0]
 8003e6a:	4413      	add	r3, r2
 8003e6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e70:	881b      	ldrh	r3, [r3, #0]
 8003e72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e76:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8003e7a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f000 8092 	beq.w	8003fa8 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6818      	ldr	r0, [r3, #0]
 8003e88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e8a:	6959      	ldr	r1, [r3, #20]
 8003e8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e8e:	88da      	ldrh	r2, [r3, #6]
 8003e90:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003e94:	f004 fec0 	bl	8008c18 <USB_ReadPMA>
 8003e98:	e086      	b.n	8003fa8 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003e9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e9c:	78db      	ldrb	r3, [r3, #3]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d10a      	bne.n	8003eb8 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003ea2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 f9d9 	bl	8004262 <HAL_PCD_EP_DB_Receive>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8003eb6:	e077      	b.n	8003fa8 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	881b      	ldrh	r3, [r3, #0]
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ed2:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	461a      	mov	r2, r3
 8003edc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	441a      	add	r2, r3
 8003ee4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8003ee8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003eec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ef0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ef4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	461a      	mov	r2, r3
 8003f02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	4413      	add	r3, r2
 8003f0a:	881b      	ldrh	r3, [r3, #0]
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d024      	beq.n	8003f60 <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	461a      	mov	r2, r3
 8003f22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	4413      	add	r3, r2
 8003f2a:	3302      	adds	r3, #2
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6812      	ldr	r2, [r2, #0]
 8003f32:	4413      	add	r3, r2
 8003f34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f38:	881b      	ldrh	r3, [r3, #0]
 8003f3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f3e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8003f42:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d02e      	beq.n	8003fa8 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6818      	ldr	r0, [r3, #0]
 8003f4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f50:	6959      	ldr	r1, [r3, #20]
 8003f52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f54:	891a      	ldrh	r2, [r3, #8]
 8003f56:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003f5a:	f004 fe5d 	bl	8008c18 <USB_ReadPMA>
 8003f5e:	e023      	b.n	8003fa8 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	00db      	lsls	r3, r3, #3
 8003f72:	4413      	add	r3, r2
 8003f74:	3306      	adds	r3, #6
 8003f76:	005b      	lsls	r3, r3, #1
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6812      	ldr	r2, [r2, #0]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f82:	881b      	ldrh	r3, [r3, #0]
 8003f84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f88:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8003f8c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d009      	beq.n	8003fa8 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6818      	ldr	r0, [r3, #0]
 8003f98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f9a:	6959      	ldr	r1, [r3, #20]
 8003f9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f9e:	895a      	ldrh	r2, [r3, #10]
 8003fa0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003fa4:	f004 fe38 	bl	8008c18 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003fa8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003faa:	69da      	ldr	r2, [r3, #28]
 8003fac:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003fb0:	441a      	add	r2, r3
 8003fb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fb4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003fb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fb8:	695a      	ldr	r2, [r3, #20]
 8003fba:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003fbe:	441a      	add	r2, r3
 8003fc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fc2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003fc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d005      	beq.n	8003fd8 <PCD_EP_ISR_Handler+0x51c>
 8003fcc:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8003fd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fd2:	691b      	ldr	r3, [r3, #16]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d206      	bcs.n	8003fe6 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003fd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	4619      	mov	r1, r3
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f006 fc1e 	bl	800a820 <HAL_PCD_DataOutStageCallback>
 8003fe4:	e005      	b.n	8003ff2 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003fec:	4618      	mov	r0, r3
 8003fee:	f003 f8df 	bl	80071b0 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003ff2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 8123 	beq.w	8004246 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 8004000:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004004:	1c5a      	adds	r2, r3, #1
 8004006:	4613      	mov	r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	4413      	add	r3, r2
 800400c:	00db      	lsls	r3, r3, #3
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	4413      	add	r3, r2
 8004012:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	461a      	mov	r2, r3
 800401a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4413      	add	r3, r2
 8004022:	881b      	ldrh	r3, [r3, #0]
 8004024:	b29b      	uxth	r3, r3
 8004026:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800402a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800402e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	461a      	mov	r2, r3
 8004038:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	441a      	add	r2, r3
 8004040:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8004044:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004048:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800404c:	b29b      	uxth	r3, r3
 800404e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8004050:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004052:	78db      	ldrb	r3, [r3, #3]
 8004054:	2b01      	cmp	r3, #1
 8004056:	f040 80a2 	bne.w	800419e <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 800405a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800405c:	2200      	movs	r2, #0
 800405e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8004060:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004062:	7b1b      	ldrb	r3, [r3, #12]
 8004064:	2b00      	cmp	r3, #0
 8004066:	f000 8093 	beq.w	8004190 <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800406a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800406e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004072:	2b00      	cmp	r3, #0
 8004074:	d046      	beq.n	8004104 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004076:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004078:	785b      	ldrb	r3, [r3, #1]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d126      	bne.n	80040cc <PCD_EP_ISR_Handler+0x610>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	627b      	str	r3, [r7, #36]	; 0x24
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800408c:	b29b      	uxth	r3, r3
 800408e:	461a      	mov	r2, r3
 8004090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004092:	4413      	add	r3, r2
 8004094:	627b      	str	r3, [r7, #36]	; 0x24
 8004096:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	011a      	lsls	r2, r3, #4
 800409c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409e:	4413      	add	r3, r2
 80040a0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80040a4:	623b      	str	r3, [r7, #32]
 80040a6:	6a3b      	ldr	r3, [r7, #32]
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	801a      	strh	r2, [r3, #0]
 80040b6:	6a3b      	ldr	r3, [r7, #32]
 80040b8:	881b      	ldrh	r3, [r3, #0]
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	6a3b      	ldr	r3, [r7, #32]
 80040c8:	801a      	strh	r2, [r3, #0]
 80040ca:	e061      	b.n	8004190 <PCD_EP_ISR_Handler+0x6d4>
 80040cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040ce:	785b      	ldrb	r3, [r3, #1]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d15d      	bne.n	8004190 <PCD_EP_ISR_Handler+0x6d4>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	461a      	mov	r2, r3
 80040e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040e8:	4413      	add	r3, r2
 80040ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	011a      	lsls	r2, r3, #4
 80040f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040f4:	4413      	add	r3, r2
 80040f6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80040fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80040fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040fe:	2200      	movs	r2, #0
 8004100:	801a      	strh	r2, [r3, #0]
 8004102:	e045      	b.n	8004190 <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	63fb      	str	r3, [r7, #60]	; 0x3c
 800410a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800410c:	785b      	ldrb	r3, [r3, #1]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d126      	bne.n	8004160 <PCD_EP_ISR_Handler+0x6a4>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	637b      	str	r3, [r7, #52]	; 0x34
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004120:	b29b      	uxth	r3, r3
 8004122:	461a      	mov	r2, r3
 8004124:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004126:	4413      	add	r3, r2
 8004128:	637b      	str	r3, [r7, #52]	; 0x34
 800412a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	011a      	lsls	r2, r3, #4
 8004130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004132:	4413      	add	r3, r2
 8004134:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004138:	633b      	str	r3, [r7, #48]	; 0x30
 800413a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	b29b      	uxth	r3, r3
 8004140:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004144:	b29a      	uxth	r2, r3
 8004146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004148:	801a      	strh	r2, [r3, #0]
 800414a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	b29b      	uxth	r3, r3
 8004150:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004154:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004158:	b29a      	uxth	r2, r3
 800415a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800415c:	801a      	strh	r2, [r3, #0]
 800415e:	e017      	b.n	8004190 <PCD_EP_ISR_Handler+0x6d4>
 8004160:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004162:	785b      	ldrb	r3, [r3, #1]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d113      	bne.n	8004190 <PCD_EP_ISR_Handler+0x6d4>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004170:	b29b      	uxth	r3, r3
 8004172:	461a      	mov	r2, r3
 8004174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004176:	4413      	add	r3, r2
 8004178:	63fb      	str	r3, [r7, #60]	; 0x3c
 800417a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	011a      	lsls	r2, r3, #4
 8004180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004182:	4413      	add	r3, r2
 8004184:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004188:	63bb      	str	r3, [r7, #56]	; 0x38
 800418a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800418c:	2200      	movs	r2, #0
 800418e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004190:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	4619      	mov	r1, r3
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f006 fb5d 	bl	800a856 <HAL_PCD_DataInStageCallback>
 800419c:	e053      	b.n	8004246 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800419e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80041a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d146      	bne.n	8004238 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	461a      	mov	r2, r3
 80041b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	00db      	lsls	r3, r3, #3
 80041bc:	4413      	add	r3, r2
 80041be:	3302      	adds	r3, #2
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6812      	ldr	r2, [r2, #0]
 80041c6:	4413      	add	r3, r2
 80041c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041cc:	881b      	ldrh	r3, [r3, #0]
 80041ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041d2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 80041d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041d8:	699a      	ldr	r2, [r3, #24]
 80041da:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80041de:	429a      	cmp	r2, r3
 80041e0:	d907      	bls.n	80041f2 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 80041e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041e4:	699a      	ldr	r2, [r3, #24]
 80041e6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80041ea:	1ad2      	subs	r2, r2, r3
 80041ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041ee:	619a      	str	r2, [r3, #24]
 80041f0:	e002      	b.n	80041f8 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 80041f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041f4:	2200      	movs	r2, #0
 80041f6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80041f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d106      	bne.n	800420e <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004200:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	4619      	mov	r1, r3
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f006 fb25 	bl	800a856 <HAL_PCD_DataInStageCallback>
 800420c:	e01b      	b.n	8004246 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800420e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004210:	695a      	ldr	r2, [r3, #20]
 8004212:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004216:	441a      	add	r2, r3
 8004218:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800421a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800421c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800421e:	69da      	ldr	r2, [r3, #28]
 8004220:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004224:	441a      	add	r2, r3
 8004226:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004228:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004230:	4618      	mov	r0, r3
 8004232:	f002 ffbd 	bl	80071b0 <USB_EPStartXfer>
 8004236:	e006      	b.n	8004246 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004238:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800423c:	461a      	mov	r2, r3
 800423e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 f91b 	bl	800447c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800424e:	b29b      	uxth	r3, r3
 8004250:	b21b      	sxth	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	f6ff ac37 	blt.w	8003ac6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3758      	adds	r7, #88	; 0x58
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}

08004262 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004262:	b580      	push	{r7, lr}
 8004264:	b088      	sub	sp, #32
 8004266:	af00      	add	r7, sp, #0
 8004268:	60f8      	str	r0, [r7, #12]
 800426a:	60b9      	str	r1, [r7, #8]
 800426c:	4613      	mov	r3, r2
 800426e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004270:	88fb      	ldrh	r3, [r7, #6]
 8004272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d07e      	beq.n	8004378 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004282:	b29b      	uxth	r3, r3
 8004284:	461a      	mov	r2, r3
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	00db      	lsls	r3, r3, #3
 800428c:	4413      	add	r3, r2
 800428e:	3302      	adds	r3, #2
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	6812      	ldr	r2, [r2, #0]
 8004296:	4413      	add	r3, r2
 8004298:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800429c:	881b      	ldrh	r3, [r3, #0]
 800429e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042a2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	699a      	ldr	r2, [r3, #24]
 80042a8:	8b7b      	ldrh	r3, [r7, #26]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d306      	bcc.n	80042bc <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	699a      	ldr	r2, [r3, #24]
 80042b2:	8b7b      	ldrh	r3, [r7, #26]
 80042b4:	1ad2      	subs	r2, r2, r3
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	619a      	str	r2, [r3, #24]
 80042ba:	e002      	b.n	80042c2 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	2200      	movs	r2, #0
 80042c0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d123      	bne.n	8004312 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	461a      	mov	r2, r3
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	4413      	add	r3, r2
 80042d8:	881b      	ldrh	r3, [r3, #0]
 80042da:	b29b      	uxth	r3, r3
 80042dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e4:	833b      	strh	r3, [r7, #24]
 80042e6:	8b3b      	ldrh	r3, [r7, #24]
 80042e8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80042ec:	833b      	strh	r3, [r7, #24]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	461a      	mov	r2, r3
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	441a      	add	r2, r3
 80042fc:	8b3b      	ldrh	r3, [r7, #24]
 80042fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004302:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004306:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800430a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800430e:	b29b      	uxth	r3, r3
 8004310:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004312:	88fb      	ldrh	r3, [r7, #6]
 8004314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004318:	2b00      	cmp	r3, #0
 800431a:	d01f      	beq.n	800435c <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	461a      	mov	r2, r3
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	4413      	add	r3, r2
 800432a:	881b      	ldrh	r3, [r3, #0]
 800432c:	b29b      	uxth	r3, r3
 800432e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004332:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004336:	82fb      	strh	r3, [r7, #22]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	461a      	mov	r2, r3
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	441a      	add	r2, r3
 8004346:	8afb      	ldrh	r3, [r7, #22]
 8004348:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800434c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004350:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004354:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004358:	b29b      	uxth	r3, r3
 800435a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800435c:	8b7b      	ldrh	r3, [r7, #26]
 800435e:	2b00      	cmp	r3, #0
 8004360:	f000 8087 	beq.w	8004472 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6818      	ldr	r0, [r3, #0]
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	6959      	ldr	r1, [r3, #20]
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	891a      	ldrh	r2, [r3, #8]
 8004370:	8b7b      	ldrh	r3, [r7, #26]
 8004372:	f004 fc51 	bl	8008c18 <USB_ReadPMA>
 8004376:	e07c      	b.n	8004472 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004380:	b29b      	uxth	r3, r3
 8004382:	461a      	mov	r2, r3
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	00db      	lsls	r3, r3, #3
 800438a:	4413      	add	r3, r2
 800438c:	3306      	adds	r3, #6
 800438e:	005b      	lsls	r3, r3, #1
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	6812      	ldr	r2, [r2, #0]
 8004394:	4413      	add	r3, r2
 8004396:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800439a:	881b      	ldrh	r3, [r3, #0]
 800439c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043a0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	699a      	ldr	r2, [r3, #24]
 80043a6:	8b7b      	ldrh	r3, [r7, #26]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d306      	bcc.n	80043ba <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	699a      	ldr	r2, [r3, #24]
 80043b0:	8b7b      	ldrh	r3, [r7, #26]
 80043b2:	1ad2      	subs	r2, r2, r3
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	619a      	str	r2, [r3, #24]
 80043b8:	e002      	b.n	80043c0 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	2200      	movs	r2, #0
 80043be:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d123      	bne.n	8004410 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	4413      	add	r3, r2
 80043d6:	881b      	ldrh	r3, [r3, #0]
 80043d8:	b29b      	uxth	r3, r3
 80043da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043e2:	83fb      	strh	r3, [r7, #30]
 80043e4:	8bfb      	ldrh	r3, [r7, #30]
 80043e6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80043ea:	83fb      	strh	r3, [r7, #30]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	461a      	mov	r2, r3
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	441a      	add	r2, r3
 80043fa:	8bfb      	ldrh	r3, [r7, #30]
 80043fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004400:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004404:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800440c:	b29b      	uxth	r3, r3
 800440e:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004410:	88fb      	ldrh	r3, [r7, #6]
 8004412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004416:	2b00      	cmp	r3, #0
 8004418:	d11f      	bne.n	800445a <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	461a      	mov	r2, r3
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	4413      	add	r3, r2
 8004428:	881b      	ldrh	r3, [r3, #0]
 800442a:	b29b      	uxth	r3, r3
 800442c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004430:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004434:	83bb      	strh	r3, [r7, #28]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	461a      	mov	r2, r3
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	441a      	add	r2, r3
 8004444:	8bbb      	ldrh	r3, [r7, #28]
 8004446:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800444a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800444e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004452:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004456:	b29b      	uxth	r3, r3
 8004458:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800445a:	8b7b      	ldrh	r3, [r7, #26]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d008      	beq.n	8004472 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6818      	ldr	r0, [r3, #0]
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	6959      	ldr	r1, [r3, #20]
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	895a      	ldrh	r2, [r3, #10]
 800446c:	8b7b      	ldrh	r3, [r7, #26]
 800446e:	f004 fbd3 	bl	8008c18 <USB_ReadPMA>
    }
  }

  return count;
 8004472:	8b7b      	ldrh	r3, [r7, #26]
}
 8004474:	4618      	mov	r0, r3
 8004476:	3720      	adds	r7, #32
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b0a4      	sub	sp, #144	; 0x90
 8004480:	af00      	add	r7, sp, #0
 8004482:	60f8      	str	r0, [r7, #12]
 8004484:	60b9      	str	r1, [r7, #8]
 8004486:	4613      	mov	r3, r2
 8004488:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800448a:	88fb      	ldrh	r3, [r7, #6]
 800448c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004490:	2b00      	cmp	r3, #0
 8004492:	f000 81dd 	beq.w	8004850 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800449e:	b29b      	uxth	r3, r3
 80044a0:	461a      	mov	r2, r3
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	4413      	add	r3, r2
 80044aa:	3302      	adds	r3, #2
 80044ac:	005b      	lsls	r3, r3, #1
 80044ae:	68fa      	ldr	r2, [r7, #12]
 80044b0:	6812      	ldr	r2, [r2, #0]
 80044b2:	4413      	add	r3, r2
 80044b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044b8:	881b      	ldrh	r3, [r3, #0]
 80044ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044be:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	699a      	ldr	r2, [r3, #24]
 80044c6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d907      	bls.n	80044de <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	699a      	ldr	r2, [r3, #24]
 80044d2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80044d6:	1ad2      	subs	r2, r2, r3
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	619a      	str	r2, [r3, #24]
 80044dc:	e002      	b.n	80044e4 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	2200      	movs	r2, #0
 80044e2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	f040 80b9 	bne.w	8004660 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	785b      	ldrb	r3, [r3, #1]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d126      	bne.n	8004544 <HAL_PCD_EP_DB_Transmit+0xc8>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004504:	b29b      	uxth	r3, r3
 8004506:	461a      	mov	r2, r3
 8004508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800450a:	4413      	add	r3, r2
 800450c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	011a      	lsls	r2, r3, #4
 8004514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004516:	4413      	add	r3, r2
 8004518:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800451c:	62bb      	str	r3, [r7, #40]	; 0x28
 800451e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004520:	881b      	ldrh	r3, [r3, #0]
 8004522:	b29b      	uxth	r3, r3
 8004524:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004528:	b29a      	uxth	r2, r3
 800452a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800452c:	801a      	strh	r2, [r3, #0]
 800452e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004530:	881b      	ldrh	r3, [r3, #0]
 8004532:	b29b      	uxth	r3, r3
 8004534:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004538:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800453c:	b29a      	uxth	r2, r3
 800453e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004540:	801a      	strh	r2, [r3, #0]
 8004542:	e01a      	b.n	800457a <HAL_PCD_EP_DB_Transmit+0xfe>
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	785b      	ldrb	r3, [r3, #1]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d116      	bne.n	800457a <HAL_PCD_EP_DB_Transmit+0xfe>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	637b      	str	r3, [r7, #52]	; 0x34
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800455a:	b29b      	uxth	r3, r3
 800455c:	461a      	mov	r2, r3
 800455e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004560:	4413      	add	r3, r2
 8004562:	637b      	str	r3, [r7, #52]	; 0x34
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	011a      	lsls	r2, r3, #4
 800456a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800456c:	4413      	add	r3, r2
 800456e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004572:	633b      	str	r3, [r7, #48]	; 0x30
 8004574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004576:	2200      	movs	r2, #0
 8004578:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	627b      	str	r3, [r7, #36]	; 0x24
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	785b      	ldrb	r3, [r3, #1]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d126      	bne.n	80045d6 <HAL_PCD_EP_DB_Transmit+0x15a>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	61fb      	str	r3, [r7, #28]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004596:	b29b      	uxth	r3, r3
 8004598:	461a      	mov	r2, r3
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	4413      	add	r3, r2
 800459e:	61fb      	str	r3, [r7, #28]
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	011a      	lsls	r2, r3, #4
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	4413      	add	r3, r2
 80045aa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80045ae:	61bb      	str	r3, [r7, #24]
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	881b      	ldrh	r3, [r3, #0]
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	801a      	strh	r2, [r3, #0]
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	881b      	ldrh	r3, [r3, #0]
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	801a      	strh	r2, [r3, #0]
 80045d4:	e017      	b.n	8004606 <HAL_PCD_EP_DB_Transmit+0x18a>
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	785b      	ldrb	r3, [r3, #1]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d113      	bne.n	8004606 <HAL_PCD_EP_DB_Transmit+0x18a>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	461a      	mov	r2, r3
 80045ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ec:	4413      	add	r3, r2
 80045ee:	627b      	str	r3, [r7, #36]	; 0x24
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	011a      	lsls	r2, r3, #4
 80045f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f8:	4413      	add	r3, r2
 80045fa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80045fe:	623b      	str	r3, [r7, #32]
 8004600:	6a3b      	ldr	r3, [r7, #32]
 8004602:	2200      	movs	r2, #0
 8004604:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	4619      	mov	r1, r3
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f006 f922 	bl	800a856 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004612:	88fb      	ldrh	r3, [r7, #6]
 8004614:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004618:	2b00      	cmp	r3, #0
 800461a:	f000 82fc 	beq.w	8004c16 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	461a      	mov	r2, r3
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	4413      	add	r3, r2
 800462c:	881b      	ldrh	r3, [r3, #0]
 800462e:	b29b      	uxth	r3, r3
 8004630:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004634:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004638:	82fb      	strh	r3, [r7, #22]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	461a      	mov	r2, r3
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	441a      	add	r2, r3
 8004648:	8afb      	ldrh	r3, [r7, #22]
 800464a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800464e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004652:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800465a:	b29b      	uxth	r3, r3
 800465c:	8013      	strh	r3, [r2, #0]
 800465e:	e2da      	b.n	8004c16 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004660:	88fb      	ldrh	r3, [r7, #6]
 8004662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d021      	beq.n	80046ae <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	461a      	mov	r2, r3
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	781b      	ldrb	r3, [r3, #0]
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	4413      	add	r3, r2
 8004678:	881b      	ldrh	r3, [r3, #0]
 800467a:	b29b      	uxth	r3, r3
 800467c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004680:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004684:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	461a      	mov	r2, r3
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	441a      	add	r2, r3
 8004696:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800469a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800469e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80046a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	f040 82ae 	bne.w	8004c16 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	695a      	ldr	r2, [r3, #20]
 80046be:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80046c2:	441a      	add	r2, r3
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	69da      	ldr	r2, [r3, #28]
 80046cc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80046d0:	441a      	add	r2, r3
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	6a1a      	ldr	r2, [r3, #32]
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d30b      	bcc.n	80046fa <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	6a1a      	ldr	r2, [r3, #32]
 80046ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80046f2:	1ad2      	subs	r2, r2, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	621a      	str	r2, [r3, #32]
 80046f8:	e017      	b.n	800472a <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	6a1b      	ldr	r3, [r3, #32]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d108      	bne.n	8004714 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8004702:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004706:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004712:	e00a      	b.n	800472a <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	2200      	movs	r2, #0
 8004718:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	6a1b      	ldr	r3, [r3, #32]
 8004720:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	2200      	movs	r2, #0
 8004728:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	785b      	ldrb	r3, [r3, #1]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d165      	bne.n	80047fe <HAL_PCD_EP_DB_Transmit+0x382>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004740:	b29b      	uxth	r3, r3
 8004742:	461a      	mov	r2, r3
 8004744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004746:	4413      	add	r3, r2
 8004748:	63fb      	str	r3, [r7, #60]	; 0x3c
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	011a      	lsls	r2, r3, #4
 8004750:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004752:	4413      	add	r3, r2
 8004754:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004758:	63bb      	str	r3, [r7, #56]	; 0x38
 800475a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800475c:	881b      	ldrh	r3, [r3, #0]
 800475e:	b29b      	uxth	r3, r3
 8004760:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004764:	b29a      	uxth	r2, r3
 8004766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004768:	801a      	strh	r2, [r3, #0]
 800476a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800476e:	2b3e      	cmp	r3, #62	; 0x3e
 8004770:	d91d      	bls.n	80047ae <HAL_PCD_EP_DB_Transmit+0x332>
 8004772:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004776:	095b      	lsrs	r3, r3, #5
 8004778:	64bb      	str	r3, [r7, #72]	; 0x48
 800477a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800477e:	f003 031f 	and.w	r3, r3, #31
 8004782:	2b00      	cmp	r3, #0
 8004784:	d102      	bne.n	800478c <HAL_PCD_EP_DB_Transmit+0x310>
 8004786:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004788:	3b01      	subs	r3, #1
 800478a:	64bb      	str	r3, [r7, #72]	; 0x48
 800478c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800478e:	881b      	ldrh	r3, [r3, #0]
 8004790:	b29a      	uxth	r2, r3
 8004792:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004794:	b29b      	uxth	r3, r3
 8004796:	029b      	lsls	r3, r3, #10
 8004798:	b29b      	uxth	r3, r3
 800479a:	4313      	orrs	r3, r2
 800479c:	b29b      	uxth	r3, r3
 800479e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047aa:	801a      	strh	r2, [r3, #0]
 80047ac:	e044      	b.n	8004838 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80047ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d10a      	bne.n	80047cc <HAL_PCD_EP_DB_Transmit+0x350>
 80047b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b8:	881b      	ldrh	r3, [r3, #0]
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047c4:	b29a      	uxth	r2, r3
 80047c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c8:	801a      	strh	r2, [r3, #0]
 80047ca:	e035      	b.n	8004838 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80047cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047d0:	085b      	lsrs	r3, r3, #1
 80047d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80047d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047d8:	f003 0301 	and.w	r3, r3, #1
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d002      	beq.n	80047e6 <HAL_PCD_EP_DB_Transmit+0x36a>
 80047e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047e2:	3301      	adds	r3, #1
 80047e4:	64bb      	str	r3, [r7, #72]	; 0x48
 80047e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047e8:	881b      	ldrh	r3, [r3, #0]
 80047ea:	b29a      	uxth	r2, r3
 80047ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	029b      	lsls	r3, r3, #10
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	4313      	orrs	r3, r2
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047fa:	801a      	strh	r2, [r3, #0]
 80047fc:	e01c      	b.n	8004838 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	785b      	ldrb	r3, [r3, #1]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d118      	bne.n	8004838 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	647b      	str	r3, [r7, #68]	; 0x44
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004814:	b29b      	uxth	r3, r3
 8004816:	461a      	mov	r2, r3
 8004818:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800481a:	4413      	add	r3, r2
 800481c:	647b      	str	r3, [r7, #68]	; 0x44
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	011a      	lsls	r2, r3, #4
 8004824:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004826:	4413      	add	r3, r2
 8004828:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800482c:	643b      	str	r3, [r7, #64]	; 0x40
 800482e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004832:	b29a      	uxth	r2, r3
 8004834:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004836:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6818      	ldr	r0, [r3, #0]
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	6959      	ldr	r1, [r3, #20]
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	891a      	ldrh	r2, [r3, #8]
 8004844:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004848:	b29b      	uxth	r3, r3
 800484a:	f004 f9a0 	bl	8008b8e <USB_WritePMA>
 800484e:	e1e2      	b.n	8004c16 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004858:	b29b      	uxth	r3, r3
 800485a:	461a      	mov	r2, r3
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	00db      	lsls	r3, r3, #3
 8004862:	4413      	add	r3, r2
 8004864:	3306      	adds	r3, #6
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	6812      	ldr	r2, [r2, #0]
 800486c:	4413      	add	r3, r2
 800486e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004872:	881b      	ldrh	r3, [r3, #0]
 8004874:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004878:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	699a      	ldr	r2, [r3, #24]
 8004880:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004884:	429a      	cmp	r2, r3
 8004886:	d307      	bcc.n	8004898 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	699a      	ldr	r2, [r3, #24]
 800488c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004890:	1ad2      	subs	r2, r2, r3
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	619a      	str	r2, [r3, #24]
 8004896:	e002      	b.n	800489e <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	2200      	movs	r2, #0
 800489c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	699b      	ldr	r3, [r3, #24]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f040 80c0 	bne.w	8004a28 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	785b      	ldrb	r3, [r3, #1]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d126      	bne.n	80048fe <HAL_PCD_EP_DB_Transmit+0x482>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048be:	b29b      	uxth	r3, r3
 80048c0:	461a      	mov	r2, r3
 80048c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80048c4:	4413      	add	r3, r2
 80048c6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	011a      	lsls	r2, r3, #4
 80048ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80048d0:	4413      	add	r3, r2
 80048d2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80048d6:	67bb      	str	r3, [r7, #120]	; 0x78
 80048d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048da:	881b      	ldrh	r3, [r3, #0]
 80048dc:	b29b      	uxth	r3, r3
 80048de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048e6:	801a      	strh	r2, [r3, #0]
 80048e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048ea:	881b      	ldrh	r3, [r3, #0]
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048fa:	801a      	strh	r2, [r3, #0]
 80048fc:	e01a      	b.n	8004934 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	785b      	ldrb	r3, [r3, #1]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d116      	bne.n	8004934 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	667b      	str	r3, [r7, #100]	; 0x64
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004914:	b29b      	uxth	r3, r3
 8004916:	461a      	mov	r2, r3
 8004918:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800491a:	4413      	add	r3, r2
 800491c:	667b      	str	r3, [r7, #100]	; 0x64
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	011a      	lsls	r2, r3, #4
 8004924:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004926:	4413      	add	r3, r2
 8004928:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800492c:	663b      	str	r3, [r7, #96]	; 0x60
 800492e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004930:	2200      	movs	r2, #0
 8004932:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	677b      	str	r3, [r7, #116]	; 0x74
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	785b      	ldrb	r3, [r3, #1]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d12b      	bne.n	800499a <HAL_PCD_EP_DB_Transmit+0x51e>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004950:	b29b      	uxth	r3, r3
 8004952:	461a      	mov	r2, r3
 8004954:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004956:	4413      	add	r3, r2
 8004958:	66fb      	str	r3, [r7, #108]	; 0x6c
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	011a      	lsls	r2, r3, #4
 8004960:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004962:	4413      	add	r3, r2
 8004964:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004968:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800496c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004970:	881b      	ldrh	r3, [r3, #0]
 8004972:	b29b      	uxth	r3, r3
 8004974:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004978:	b29a      	uxth	r2, r3
 800497a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800497e:	801a      	strh	r2, [r3, #0]
 8004980:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004984:	881b      	ldrh	r3, [r3, #0]
 8004986:	b29b      	uxth	r3, r3
 8004988:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800498c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004990:	b29a      	uxth	r2, r3
 8004992:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004996:	801a      	strh	r2, [r3, #0]
 8004998:	e017      	b.n	80049ca <HAL_PCD_EP_DB_Transmit+0x54e>
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	785b      	ldrb	r3, [r3, #1]
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d113      	bne.n	80049ca <HAL_PCD_EP_DB_Transmit+0x54e>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	461a      	mov	r2, r3
 80049ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049b0:	4413      	add	r3, r2
 80049b2:	677b      	str	r3, [r7, #116]	; 0x74
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	011a      	lsls	r2, r3, #4
 80049ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049bc:	4413      	add	r3, r2
 80049be:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80049c2:	673b      	str	r3, [r7, #112]	; 0x70
 80049c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049c6:	2200      	movs	r2, #0
 80049c8:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	4619      	mov	r1, r3
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f005 ff40 	bl	800a856 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80049d6:	88fb      	ldrh	r3, [r7, #6]
 80049d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	f040 811a 	bne.w	8004c16 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	461a      	mov	r2, r3
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	4413      	add	r3, r2
 80049f0:	881b      	ldrh	r3, [r3, #0]
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049fc:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	461a      	mov	r2, r3
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	441a      	add	r2, r3
 8004a0e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8004a12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004a16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004a1a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004a1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	8013      	strh	r3, [r2, #0]
 8004a26:	e0f6      	b.n	8004c16 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004a28:	88fb      	ldrh	r3, [r7, #6]
 8004a2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d121      	bne.n	8004a76 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	461a      	mov	r2, r3
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	4413      	add	r3, r2
 8004a40:	881b      	ldrh	r3, [r3, #0]
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a4c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	461a      	mov	r2, r3
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	441a      	add	r2, r3
 8004a5e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004a62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004a66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004a6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004a6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	f040 80ca 	bne.w	8004c16 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	695a      	ldr	r2, [r3, #20]
 8004a86:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004a8a:	441a      	add	r2, r3
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	69da      	ldr	r2, [r3, #28]
 8004a94:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004a98:	441a      	add	r2, r3
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	6a1a      	ldr	r2, [r3, #32]
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d30b      	bcc.n	8004ac2 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	6a1a      	ldr	r2, [r3, #32]
 8004ab6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004aba:	1ad2      	subs	r2, r2, r3
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	621a      	str	r2, [r3, #32]
 8004ac0:	e017      	b.n	8004af2 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	6a1b      	ldr	r3, [r3, #32]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d108      	bne.n	8004adc <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004aca:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004ace:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004ada:	e00a      	b.n	8004af2 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	657b      	str	r3, [r7, #84]	; 0x54
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	785b      	ldrb	r3, [r3, #1]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d165      	bne.n	8004bcc <HAL_PCD_EP_DB_Transmit+0x750>
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	461a      	mov	r2, r3
 8004b12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b14:	4413      	add	r3, r2
 8004b16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	011a      	lsls	r2, r3, #4
 8004b1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b20:	4413      	add	r3, r2
 8004b22:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b26:	65bb      	str	r3, [r7, #88]	; 0x58
 8004b28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b2a:	881b      	ldrh	r3, [r3, #0]
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b32:	b29a      	uxth	r2, r3
 8004b34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b36:	801a      	strh	r2, [r3, #0]
 8004b38:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b3c:	2b3e      	cmp	r3, #62	; 0x3e
 8004b3e:	d91d      	bls.n	8004b7c <HAL_PCD_EP_DB_Transmit+0x700>
 8004b40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b44:	095b      	lsrs	r3, r3, #5
 8004b46:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b4c:	f003 031f 	and.w	r3, r3, #31
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d102      	bne.n	8004b5a <HAL_PCD_EP_DB_Transmit+0x6de>
 8004b54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b56:	3b01      	subs	r3, #1
 8004b58:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b5c:	881b      	ldrh	r3, [r3, #0]
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	029b      	lsls	r3, r3, #10
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b74:	b29a      	uxth	r2, r3
 8004b76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b78:	801a      	strh	r2, [r3, #0]
 8004b7a:	e041      	b.n	8004c00 <HAL_PCD_EP_DB_Transmit+0x784>
 8004b7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d10a      	bne.n	8004b9a <HAL_PCD_EP_DB_Transmit+0x71e>
 8004b84:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b86:	881b      	ldrh	r3, [r3, #0]
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b96:	801a      	strh	r2, [r3, #0]
 8004b98:	e032      	b.n	8004c00 <HAL_PCD_EP_DB_Transmit+0x784>
 8004b9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b9e:	085b      	lsrs	r3, r3, #1
 8004ba0:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ba2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <HAL_PCD_EP_DB_Transmit+0x738>
 8004bae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	66bb      	str	r3, [r7, #104]	; 0x68
 8004bb4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004bb6:	881b      	ldrh	r3, [r3, #0]
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	029b      	lsls	r3, r3, #10
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004bc8:	801a      	strh	r2, [r3, #0]
 8004bca:	e019      	b.n	8004c00 <HAL_PCD_EP_DB_Transmit+0x784>
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	785b      	ldrb	r3, [r3, #1]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d115      	bne.n	8004c00 <HAL_PCD_EP_DB_Transmit+0x784>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	461a      	mov	r2, r3
 8004be0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004be2:	4413      	add	r3, r2
 8004be4:	657b      	str	r3, [r7, #84]	; 0x54
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	011a      	lsls	r2, r3, #4
 8004bec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bee:	4413      	add	r3, r2
 8004bf0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004bf4:	653b      	str	r3, [r7, #80]	; 0x50
 8004bf6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004bfa:	b29a      	uxth	r2, r3
 8004bfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bfe:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6818      	ldr	r0, [r3, #0]
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	6959      	ldr	r1, [r3, #20]
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	895a      	ldrh	r2, [r3, #10]
 8004c0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	f003 ffbc 	bl	8008b8e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	4413      	add	r3, r2
 8004c24:	881b      	ldrh	r3, [r3, #0]
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c30:	82bb      	strh	r3, [r7, #20]
 8004c32:	8abb      	ldrh	r3, [r7, #20]
 8004c34:	f083 0310 	eor.w	r3, r3, #16
 8004c38:	82bb      	strh	r3, [r7, #20]
 8004c3a:	8abb      	ldrh	r3, [r7, #20]
 8004c3c:	f083 0320 	eor.w	r3, r3, #32
 8004c40:	82bb      	strh	r3, [r7, #20]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	461a      	mov	r2, r3
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	441a      	add	r2, r3
 8004c50:	8abb      	ldrh	r3, [r7, #20]
 8004c52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3790      	adds	r7, #144	; 0x90
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b087      	sub	sp, #28
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	607b      	str	r3, [r7, #4]
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	817b      	strh	r3, [r7, #10]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004c82:	897b      	ldrh	r3, [r7, #10]
 8004c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00b      	beq.n	8004ca6 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c8e:	897b      	ldrh	r3, [r7, #10]
 8004c90:	f003 0307 	and.w	r3, r3, #7
 8004c94:	1c5a      	adds	r2, r3, #1
 8004c96:	4613      	mov	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4413      	add	r3, r2
 8004c9c:	00db      	lsls	r3, r3, #3
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]
 8004ca4:	e009      	b.n	8004cba <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004ca6:	897a      	ldrh	r2, [r7, #10]
 8004ca8:	4613      	mov	r3, r2
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	4413      	add	r3, r2
 8004cae:	00db      	lsls	r3, r3, #3
 8004cb0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	4413      	add	r3, r2
 8004cb8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004cba:	893b      	ldrh	r3, [r7, #8]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d107      	bne.n	8004cd0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	80da      	strh	r2, [r3, #6]
 8004cce:	e00b      	b.n	8004ce8 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	0c1b      	lsrs	r3, r3, #16
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	371c      	adds	r7, #28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bc80      	pop	{r7}
 8004cf2:	4770      	bx	lr

08004cf4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b086      	sub	sp, #24
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e272      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f000 8087 	beq.w	8004e22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d14:	4b92      	ldr	r3, [pc, #584]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f003 030c 	and.w	r3, r3, #12
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	d00c      	beq.n	8004d3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d20:	4b8f      	ldr	r3, [pc, #572]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	f003 030c 	and.w	r3, r3, #12
 8004d28:	2b08      	cmp	r3, #8
 8004d2a:	d112      	bne.n	8004d52 <HAL_RCC_OscConfig+0x5e>
 8004d2c:	4b8c      	ldr	r3, [pc, #560]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d38:	d10b      	bne.n	8004d52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d3a:	4b89      	ldr	r3, [pc, #548]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d06c      	beq.n	8004e20 <HAL_RCC_OscConfig+0x12c>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d168      	bne.n	8004e20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e24c      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d5a:	d106      	bne.n	8004d6a <HAL_RCC_OscConfig+0x76>
 8004d5c:	4b80      	ldr	r3, [pc, #512]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a7f      	ldr	r2, [pc, #508]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d66:	6013      	str	r3, [r2, #0]
 8004d68:	e02e      	b.n	8004dc8 <HAL_RCC_OscConfig+0xd4>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10c      	bne.n	8004d8c <HAL_RCC_OscConfig+0x98>
 8004d72:	4b7b      	ldr	r3, [pc, #492]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a7a      	ldr	r2, [pc, #488]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d7c:	6013      	str	r3, [r2, #0]
 8004d7e:	4b78      	ldr	r3, [pc, #480]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a77      	ldr	r2, [pc, #476]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d88:	6013      	str	r3, [r2, #0]
 8004d8a:	e01d      	b.n	8004dc8 <HAL_RCC_OscConfig+0xd4>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d94:	d10c      	bne.n	8004db0 <HAL_RCC_OscConfig+0xbc>
 8004d96:	4b72      	ldr	r3, [pc, #456]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a71      	ldr	r2, [pc, #452]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004d9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004da0:	6013      	str	r3, [r2, #0]
 8004da2:	4b6f      	ldr	r3, [pc, #444]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a6e      	ldr	r2, [pc, #440]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004da8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dac:	6013      	str	r3, [r2, #0]
 8004dae:	e00b      	b.n	8004dc8 <HAL_RCC_OscConfig+0xd4>
 8004db0:	4b6b      	ldr	r3, [pc, #428]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a6a      	ldr	r2, [pc, #424]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004db6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dba:	6013      	str	r3, [r2, #0]
 8004dbc:	4b68      	ldr	r3, [pc, #416]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a67      	ldr	r2, [pc, #412]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004dc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004dc6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d013      	beq.n	8004df8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd0:	f7fd fa94 	bl	80022fc <HAL_GetTick>
 8004dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dd6:	e008      	b.n	8004dea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dd8:	f7fd fa90 	bl	80022fc <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	2b64      	cmp	r3, #100	; 0x64
 8004de4:	d901      	bls.n	8004dea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e200      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dea:	4b5d      	ldr	r3, [pc, #372]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d0f0      	beq.n	8004dd8 <HAL_RCC_OscConfig+0xe4>
 8004df6:	e014      	b.n	8004e22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004df8:	f7fd fa80 	bl	80022fc <HAL_GetTick>
 8004dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dfe:	e008      	b.n	8004e12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e00:	f7fd fa7c 	bl	80022fc <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b64      	cmp	r3, #100	; 0x64
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e1ec      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e12:	4b53      	ldr	r3, [pc, #332]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1f0      	bne.n	8004e00 <HAL_RCC_OscConfig+0x10c>
 8004e1e:	e000      	b.n	8004e22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d063      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e2e:	4b4c      	ldr	r3, [pc, #304]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f003 030c 	and.w	r3, r3, #12
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00b      	beq.n	8004e52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e3a:	4b49      	ldr	r3, [pc, #292]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f003 030c 	and.w	r3, r3, #12
 8004e42:	2b08      	cmp	r3, #8
 8004e44:	d11c      	bne.n	8004e80 <HAL_RCC_OscConfig+0x18c>
 8004e46:	4b46      	ldr	r3, [pc, #280]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d116      	bne.n	8004e80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e52:	4b43      	ldr	r3, [pc, #268]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0302 	and.w	r3, r3, #2
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d005      	beq.n	8004e6a <HAL_RCC_OscConfig+0x176>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d001      	beq.n	8004e6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e1c0      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e6a:	4b3d      	ldr	r3, [pc, #244]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	00db      	lsls	r3, r3, #3
 8004e78:	4939      	ldr	r1, [pc, #228]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e7e:	e03a      	b.n	8004ef6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d020      	beq.n	8004eca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e88:	4b36      	ldr	r3, [pc, #216]	; (8004f64 <HAL_RCC_OscConfig+0x270>)
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e8e:	f7fd fa35 	bl	80022fc <HAL_GetTick>
 8004e92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e94:	e008      	b.n	8004ea8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e96:	f7fd fa31 	bl	80022fc <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d901      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e1a1      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ea8:	4b2d      	ldr	r3, [pc, #180]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d0f0      	beq.n	8004e96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eb4:	4b2a      	ldr	r3, [pc, #168]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	00db      	lsls	r3, r3, #3
 8004ec2:	4927      	ldr	r1, [pc, #156]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	600b      	str	r3, [r1, #0]
 8004ec8:	e015      	b.n	8004ef6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eca:	4b26      	ldr	r3, [pc, #152]	; (8004f64 <HAL_RCC_OscConfig+0x270>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed0:	f7fd fa14 	bl	80022fc <HAL_GetTick>
 8004ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ed6:	e008      	b.n	8004eea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ed8:	f7fd fa10 	bl	80022fc <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e180      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eea:	4b1d      	ldr	r3, [pc, #116]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1f0      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0308 	and.w	r3, r3, #8
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d03a      	beq.n	8004f78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d019      	beq.n	8004f3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f0a:	4b17      	ldr	r3, [pc, #92]	; (8004f68 <HAL_RCC_OscConfig+0x274>)
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f10:	f7fd f9f4 	bl	80022fc <HAL_GetTick>
 8004f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f16:	e008      	b.n	8004f2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f18:	f7fd f9f0 	bl	80022fc <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d901      	bls.n	8004f2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e160      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f2a:	4b0d      	ldr	r3, [pc, #52]	; (8004f60 <HAL_RCC_OscConfig+0x26c>)
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d0f0      	beq.n	8004f18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f36:	2001      	movs	r0, #1
 8004f38:	f000 faba 	bl	80054b0 <RCC_Delay>
 8004f3c:	e01c      	b.n	8004f78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f3e:	4b0a      	ldr	r3, [pc, #40]	; (8004f68 <HAL_RCC_OscConfig+0x274>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f44:	f7fd f9da 	bl	80022fc <HAL_GetTick>
 8004f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f4a:	e00f      	b.n	8004f6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f4c:	f7fd f9d6 	bl	80022fc <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d908      	bls.n	8004f6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e146      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
 8004f5e:	bf00      	nop
 8004f60:	40021000 	.word	0x40021000
 8004f64:	42420000 	.word	0x42420000
 8004f68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f6c:	4b92      	ldr	r3, [pc, #584]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1e9      	bne.n	8004f4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0304 	and.w	r3, r3, #4
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f000 80a6 	beq.w	80050d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f86:	2300      	movs	r3, #0
 8004f88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f8a:	4b8b      	ldr	r3, [pc, #556]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10d      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f96:	4b88      	ldr	r3, [pc, #544]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8004f98:	69db      	ldr	r3, [r3, #28]
 8004f9a:	4a87      	ldr	r2, [pc, #540]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8004f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fa0:	61d3      	str	r3, [r2, #28]
 8004fa2:	4b85      	ldr	r3, [pc, #532]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004faa:	60bb      	str	r3, [r7, #8]
 8004fac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fb2:	4b82      	ldr	r3, [pc, #520]	; (80051bc <HAL_RCC_OscConfig+0x4c8>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d118      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fbe:	4b7f      	ldr	r3, [pc, #508]	; (80051bc <HAL_RCC_OscConfig+0x4c8>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a7e      	ldr	r2, [pc, #504]	; (80051bc <HAL_RCC_OscConfig+0x4c8>)
 8004fc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fca:	f7fd f997 	bl	80022fc <HAL_GetTick>
 8004fce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fd0:	e008      	b.n	8004fe4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fd2:	f7fd f993 	bl	80022fc <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	2b64      	cmp	r3, #100	; 0x64
 8004fde:	d901      	bls.n	8004fe4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e103      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fe4:	4b75      	ldr	r3, [pc, #468]	; (80051bc <HAL_RCC_OscConfig+0x4c8>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d0f0      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d106      	bne.n	8005006 <HAL_RCC_OscConfig+0x312>
 8004ff8:	4b6f      	ldr	r3, [pc, #444]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8004ffa:	6a1b      	ldr	r3, [r3, #32]
 8004ffc:	4a6e      	ldr	r2, [pc, #440]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8004ffe:	f043 0301 	orr.w	r3, r3, #1
 8005002:	6213      	str	r3, [r2, #32]
 8005004:	e02d      	b.n	8005062 <HAL_RCC_OscConfig+0x36e>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d10c      	bne.n	8005028 <HAL_RCC_OscConfig+0x334>
 800500e:	4b6a      	ldr	r3, [pc, #424]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	4a69      	ldr	r2, [pc, #420]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005014:	f023 0301 	bic.w	r3, r3, #1
 8005018:	6213      	str	r3, [r2, #32]
 800501a:	4b67      	ldr	r3, [pc, #412]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 800501c:	6a1b      	ldr	r3, [r3, #32]
 800501e:	4a66      	ldr	r2, [pc, #408]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005020:	f023 0304 	bic.w	r3, r3, #4
 8005024:	6213      	str	r3, [r2, #32]
 8005026:	e01c      	b.n	8005062 <HAL_RCC_OscConfig+0x36e>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	2b05      	cmp	r3, #5
 800502e:	d10c      	bne.n	800504a <HAL_RCC_OscConfig+0x356>
 8005030:	4b61      	ldr	r3, [pc, #388]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005032:	6a1b      	ldr	r3, [r3, #32]
 8005034:	4a60      	ldr	r2, [pc, #384]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005036:	f043 0304 	orr.w	r3, r3, #4
 800503a:	6213      	str	r3, [r2, #32]
 800503c:	4b5e      	ldr	r3, [pc, #376]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	4a5d      	ldr	r2, [pc, #372]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005042:	f043 0301 	orr.w	r3, r3, #1
 8005046:	6213      	str	r3, [r2, #32]
 8005048:	e00b      	b.n	8005062 <HAL_RCC_OscConfig+0x36e>
 800504a:	4b5b      	ldr	r3, [pc, #364]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	4a5a      	ldr	r2, [pc, #360]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005050:	f023 0301 	bic.w	r3, r3, #1
 8005054:	6213      	str	r3, [r2, #32]
 8005056:	4b58      	ldr	r3, [pc, #352]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	4a57      	ldr	r2, [pc, #348]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 800505c:	f023 0304 	bic.w	r3, r3, #4
 8005060:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d015      	beq.n	8005096 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800506a:	f7fd f947 	bl	80022fc <HAL_GetTick>
 800506e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005070:	e00a      	b.n	8005088 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005072:	f7fd f943 	bl	80022fc <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005080:	4293      	cmp	r3, r2
 8005082:	d901      	bls.n	8005088 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e0b1      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005088:	4b4b      	ldr	r3, [pc, #300]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	2b00      	cmp	r3, #0
 8005092:	d0ee      	beq.n	8005072 <HAL_RCC_OscConfig+0x37e>
 8005094:	e014      	b.n	80050c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005096:	f7fd f931 	bl	80022fc <HAL_GetTick>
 800509a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800509c:	e00a      	b.n	80050b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800509e:	f7fd f92d 	bl	80022fc <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e09b      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050b4:	4b40      	ldr	r3, [pc, #256]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 80050b6:	6a1b      	ldr	r3, [r3, #32]
 80050b8:	f003 0302 	and.w	r3, r3, #2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d1ee      	bne.n	800509e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050c0:	7dfb      	ldrb	r3, [r7, #23]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d105      	bne.n	80050d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050c6:	4b3c      	ldr	r3, [pc, #240]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	4a3b      	ldr	r2, [pc, #236]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 80050cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	69db      	ldr	r3, [r3, #28]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f000 8087 	beq.w	80051ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050dc:	4b36      	ldr	r3, [pc, #216]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	f003 030c 	and.w	r3, r3, #12
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	d061      	beq.n	80051ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	69db      	ldr	r3, [r3, #28]
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d146      	bne.n	800517e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050f0:	4b33      	ldr	r3, [pc, #204]	; (80051c0 <HAL_RCC_OscConfig+0x4cc>)
 80050f2:	2200      	movs	r2, #0
 80050f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f6:	f7fd f901 	bl	80022fc <HAL_GetTick>
 80050fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050fc:	e008      	b.n	8005110 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050fe:	f7fd f8fd 	bl	80022fc <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d901      	bls.n	8005110 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e06d      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005110:	4b29      	ldr	r3, [pc, #164]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d1f0      	bne.n	80050fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005124:	d108      	bne.n	8005138 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005126:	4b24      	ldr	r3, [pc, #144]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	4921      	ldr	r1, [pc, #132]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005134:	4313      	orrs	r3, r2
 8005136:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005138:	4b1f      	ldr	r3, [pc, #124]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a19      	ldr	r1, [r3, #32]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005148:	430b      	orrs	r3, r1
 800514a:	491b      	ldr	r1, [pc, #108]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 800514c:	4313      	orrs	r3, r2
 800514e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005150:	4b1b      	ldr	r3, [pc, #108]	; (80051c0 <HAL_RCC_OscConfig+0x4cc>)
 8005152:	2201      	movs	r2, #1
 8005154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005156:	f7fd f8d1 	bl	80022fc <HAL_GetTick>
 800515a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800515c:	e008      	b.n	8005170 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800515e:	f7fd f8cd 	bl	80022fc <HAL_GetTick>
 8005162:	4602      	mov	r2, r0
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	2b02      	cmp	r3, #2
 800516a:	d901      	bls.n	8005170 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e03d      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005170:	4b11      	ldr	r3, [pc, #68]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d0f0      	beq.n	800515e <HAL_RCC_OscConfig+0x46a>
 800517c:	e035      	b.n	80051ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800517e:	4b10      	ldr	r3, [pc, #64]	; (80051c0 <HAL_RCC_OscConfig+0x4cc>)
 8005180:	2200      	movs	r2, #0
 8005182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005184:	f7fd f8ba 	bl	80022fc <HAL_GetTick>
 8005188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800518a:	e008      	b.n	800519e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800518c:	f7fd f8b6 	bl	80022fc <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	2b02      	cmp	r3, #2
 8005198:	d901      	bls.n	800519e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e026      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800519e:	4b06      	ldr	r3, [pc, #24]	; (80051b8 <HAL_RCC_OscConfig+0x4c4>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d1f0      	bne.n	800518c <HAL_RCC_OscConfig+0x498>
 80051aa:	e01e      	b.n	80051ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	69db      	ldr	r3, [r3, #28]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d107      	bne.n	80051c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e019      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
 80051b8:	40021000 	.word	0x40021000
 80051bc:	40007000 	.word	0x40007000
 80051c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80051c4:	4b0b      	ldr	r3, [pc, #44]	; (80051f4 <HAL_RCC_OscConfig+0x500>)
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a1b      	ldr	r3, [r3, #32]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d106      	bne.n	80051e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d001      	beq.n	80051ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e000      	b.n	80051ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80051ea:	2300      	movs	r3, #0
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3718      	adds	r7, #24
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	40021000 	.word	0x40021000

080051f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d101      	bne.n	800520c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e0d0      	b.n	80053ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800520c:	4b6a      	ldr	r3, [pc, #424]	; (80053b8 <HAL_RCC_ClockConfig+0x1c0>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0307 	and.w	r3, r3, #7
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	429a      	cmp	r2, r3
 8005218:	d910      	bls.n	800523c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800521a:	4b67      	ldr	r3, [pc, #412]	; (80053b8 <HAL_RCC_ClockConfig+0x1c0>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f023 0207 	bic.w	r2, r3, #7
 8005222:	4965      	ldr	r1, [pc, #404]	; (80053b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	4313      	orrs	r3, r2
 8005228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800522a:	4b63      	ldr	r3, [pc, #396]	; (80053b8 <HAL_RCC_ClockConfig+0x1c0>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0307 	and.w	r3, r3, #7
 8005232:	683a      	ldr	r2, [r7, #0]
 8005234:	429a      	cmp	r2, r3
 8005236:	d001      	beq.n	800523c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e0b8      	b.n	80053ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d020      	beq.n	800528a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0304 	and.w	r3, r3, #4
 8005250:	2b00      	cmp	r3, #0
 8005252:	d005      	beq.n	8005260 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005254:	4b59      	ldr	r3, [pc, #356]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	4a58      	ldr	r2, [pc, #352]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 800525a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800525e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0308 	and.w	r3, r3, #8
 8005268:	2b00      	cmp	r3, #0
 800526a:	d005      	beq.n	8005278 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800526c:	4b53      	ldr	r3, [pc, #332]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	4a52      	ldr	r2, [pc, #328]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 8005272:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005276:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005278:	4b50      	ldr	r3, [pc, #320]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	494d      	ldr	r1, [pc, #308]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 8005286:	4313      	orrs	r3, r2
 8005288:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	2b00      	cmp	r3, #0
 8005294:	d040      	beq.n	8005318 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	2b01      	cmp	r3, #1
 800529c:	d107      	bne.n	80052ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800529e:	4b47      	ldr	r3, [pc, #284]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d115      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e07f      	b.n	80053ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d107      	bne.n	80052c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052b6:	4b41      	ldr	r3, [pc, #260]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d109      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e073      	b.n	80053ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c6:	4b3d      	ldr	r3, [pc, #244]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0302 	and.w	r3, r3, #2
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d101      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e06b      	b.n	80053ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052d6:	4b39      	ldr	r3, [pc, #228]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f023 0203 	bic.w	r2, r3, #3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	4936      	ldr	r1, [pc, #216]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052e8:	f7fd f808 	bl	80022fc <HAL_GetTick>
 80052ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ee:	e00a      	b.n	8005306 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052f0:	f7fd f804 	bl	80022fc <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80052fe:	4293      	cmp	r3, r2
 8005300:	d901      	bls.n	8005306 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005302:	2303      	movs	r3, #3
 8005304:	e053      	b.n	80053ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005306:	4b2d      	ldr	r3, [pc, #180]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f003 020c 	and.w	r2, r3, #12
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	429a      	cmp	r2, r3
 8005316:	d1eb      	bne.n	80052f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005318:	4b27      	ldr	r3, [pc, #156]	; (80053b8 <HAL_RCC_ClockConfig+0x1c0>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	683a      	ldr	r2, [r7, #0]
 8005322:	429a      	cmp	r2, r3
 8005324:	d210      	bcs.n	8005348 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005326:	4b24      	ldr	r3, [pc, #144]	; (80053b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f023 0207 	bic.w	r2, r3, #7
 800532e:	4922      	ldr	r1, [pc, #136]	; (80053b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	4313      	orrs	r3, r2
 8005334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005336:	4b20      	ldr	r3, [pc, #128]	; (80053b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0307 	and.w	r3, r3, #7
 800533e:	683a      	ldr	r2, [r7, #0]
 8005340:	429a      	cmp	r2, r3
 8005342:	d001      	beq.n	8005348 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e032      	b.n	80053ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0304 	and.w	r3, r3, #4
 8005350:	2b00      	cmp	r3, #0
 8005352:	d008      	beq.n	8005366 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005354:	4b19      	ldr	r3, [pc, #100]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	4916      	ldr	r1, [pc, #88]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 8005362:	4313      	orrs	r3, r2
 8005364:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0308 	and.w	r3, r3, #8
 800536e:	2b00      	cmp	r3, #0
 8005370:	d009      	beq.n	8005386 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005372:	4b12      	ldr	r3, [pc, #72]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	00db      	lsls	r3, r3, #3
 8005380:	490e      	ldr	r1, [pc, #56]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 8005382:	4313      	orrs	r3, r2
 8005384:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005386:	f000 f821 	bl	80053cc <HAL_RCC_GetSysClockFreq>
 800538a:	4602      	mov	r2, r0
 800538c:	4b0b      	ldr	r3, [pc, #44]	; (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	091b      	lsrs	r3, r3, #4
 8005392:	f003 030f 	and.w	r3, r3, #15
 8005396:	490a      	ldr	r1, [pc, #40]	; (80053c0 <HAL_RCC_ClockConfig+0x1c8>)
 8005398:	5ccb      	ldrb	r3, [r1, r3]
 800539a:	fa22 f303 	lsr.w	r3, r2, r3
 800539e:	4a09      	ldr	r2, [pc, #36]	; (80053c4 <HAL_RCC_ClockConfig+0x1cc>)
 80053a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053a2:	4b09      	ldr	r3, [pc, #36]	; (80053c8 <HAL_RCC_ClockConfig+0x1d0>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7fc ff66 	bl	8002278 <HAL_InitTick>

  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	40022000 	.word	0x40022000
 80053bc:	40021000 	.word	0x40021000
 80053c0:	0800bf5c 	.word	0x0800bf5c
 80053c4:	20000008 	.word	0x20000008
 80053c8:	2000000c 	.word	0x2000000c

080053cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80053d2:	2300      	movs	r3, #0
 80053d4:	60fb      	str	r3, [r7, #12]
 80053d6:	2300      	movs	r3, #0
 80053d8:	60bb      	str	r3, [r7, #8]
 80053da:	2300      	movs	r3, #0
 80053dc:	617b      	str	r3, [r7, #20]
 80053de:	2300      	movs	r3, #0
 80053e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80053e2:	2300      	movs	r3, #0
 80053e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80053e6:	4b1e      	ldr	r3, [pc, #120]	; (8005460 <HAL_RCC_GetSysClockFreq+0x94>)
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f003 030c 	and.w	r3, r3, #12
 80053f2:	2b04      	cmp	r3, #4
 80053f4:	d002      	beq.n	80053fc <HAL_RCC_GetSysClockFreq+0x30>
 80053f6:	2b08      	cmp	r3, #8
 80053f8:	d003      	beq.n	8005402 <HAL_RCC_GetSysClockFreq+0x36>
 80053fa:	e027      	b.n	800544c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053fc:	4b19      	ldr	r3, [pc, #100]	; (8005464 <HAL_RCC_GetSysClockFreq+0x98>)
 80053fe:	613b      	str	r3, [r7, #16]
      break;
 8005400:	e027      	b.n	8005452 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	0c9b      	lsrs	r3, r3, #18
 8005406:	f003 030f 	and.w	r3, r3, #15
 800540a:	4a17      	ldr	r2, [pc, #92]	; (8005468 <HAL_RCC_GetSysClockFreq+0x9c>)
 800540c:	5cd3      	ldrb	r3, [r2, r3]
 800540e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d010      	beq.n	800543c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800541a:	4b11      	ldr	r3, [pc, #68]	; (8005460 <HAL_RCC_GetSysClockFreq+0x94>)
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	0c5b      	lsrs	r3, r3, #17
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	4a11      	ldr	r2, [pc, #68]	; (800546c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005426:	5cd3      	ldrb	r3, [r2, r3]
 8005428:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a0d      	ldr	r2, [pc, #52]	; (8005464 <HAL_RCC_GetSysClockFreq+0x98>)
 800542e:	fb03 f202 	mul.w	r2, r3, r2
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	fbb2 f3f3 	udiv	r3, r2, r3
 8005438:	617b      	str	r3, [r7, #20]
 800543a:	e004      	b.n	8005446 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a0c      	ldr	r2, [pc, #48]	; (8005470 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005440:	fb02 f303 	mul.w	r3, r2, r3
 8005444:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	613b      	str	r3, [r7, #16]
      break;
 800544a:	e002      	b.n	8005452 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800544c:	4b05      	ldr	r3, [pc, #20]	; (8005464 <HAL_RCC_GetSysClockFreq+0x98>)
 800544e:	613b      	str	r3, [r7, #16]
      break;
 8005450:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005452:	693b      	ldr	r3, [r7, #16]
}
 8005454:	4618      	mov	r0, r3
 8005456:	371c      	adds	r7, #28
 8005458:	46bd      	mov	sp, r7
 800545a:	bc80      	pop	{r7}
 800545c:	4770      	bx	lr
 800545e:	bf00      	nop
 8005460:	40021000 	.word	0x40021000
 8005464:	007a1200 	.word	0x007a1200
 8005468:	0800bf74 	.word	0x0800bf74
 800546c:	0800bf84 	.word	0x0800bf84
 8005470:	003d0900 	.word	0x003d0900

08005474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005474:	b480      	push	{r7}
 8005476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005478:	4b02      	ldr	r3, [pc, #8]	; (8005484 <HAL_RCC_GetHCLKFreq+0x10>)
 800547a:	681b      	ldr	r3, [r3, #0]
}
 800547c:	4618      	mov	r0, r3
 800547e:	46bd      	mov	sp, r7
 8005480:	bc80      	pop	{r7}
 8005482:	4770      	bx	lr
 8005484:	20000008 	.word	0x20000008

08005488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800548c:	f7ff fff2 	bl	8005474 <HAL_RCC_GetHCLKFreq>
 8005490:	4602      	mov	r2, r0
 8005492:	4b05      	ldr	r3, [pc, #20]	; (80054a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	0a1b      	lsrs	r3, r3, #8
 8005498:	f003 0307 	and.w	r3, r3, #7
 800549c:	4903      	ldr	r1, [pc, #12]	; (80054ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800549e:	5ccb      	ldrb	r3, [r1, r3]
 80054a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	bd80      	pop	{r7, pc}
 80054a8:	40021000 	.word	0x40021000
 80054ac:	0800bf6c 	.word	0x0800bf6c

080054b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80054b8:	4b0a      	ldr	r3, [pc, #40]	; (80054e4 <RCC_Delay+0x34>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a0a      	ldr	r2, [pc, #40]	; (80054e8 <RCC_Delay+0x38>)
 80054be:	fba2 2303 	umull	r2, r3, r2, r3
 80054c2:	0a5b      	lsrs	r3, r3, #9
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	fb02 f303 	mul.w	r3, r2, r3
 80054ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80054cc:	bf00      	nop
  }
  while (Delay --);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	1e5a      	subs	r2, r3, #1
 80054d2:	60fa      	str	r2, [r7, #12]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1f9      	bne.n	80054cc <RCC_Delay+0x1c>
}
 80054d8:	bf00      	nop
 80054da:	bf00      	nop
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	bc80      	pop	{r7}
 80054e2:	4770      	bx	lr
 80054e4:	20000008 	.word	0x20000008
 80054e8:	10624dd3 	.word	0x10624dd3

080054ec <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b086      	sub	sp, #24
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80054f4:	2300      	movs	r3, #0
 80054f6:	613b      	str	r3, [r7, #16]
 80054f8:	2300      	movs	r3, #0
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	2b00      	cmp	r3, #0
 8005506:	d07d      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005508:	2300      	movs	r3, #0
 800550a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800550c:	4b4f      	ldr	r3, [pc, #316]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800550e:	69db      	ldr	r3, [r3, #28]
 8005510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d10d      	bne.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005518:	4b4c      	ldr	r3, [pc, #304]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800551a:	69db      	ldr	r3, [r3, #28]
 800551c:	4a4b      	ldr	r2, [pc, #300]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800551e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005522:	61d3      	str	r3, [r2, #28]
 8005524:	4b49      	ldr	r3, [pc, #292]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005526:	69db      	ldr	r3, [r3, #28]
 8005528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800552c:	60bb      	str	r3, [r7, #8]
 800552e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005530:	2301      	movs	r3, #1
 8005532:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005534:	4b46      	ldr	r3, [pc, #280]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800553c:	2b00      	cmp	r3, #0
 800553e:	d118      	bne.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005540:	4b43      	ldr	r3, [pc, #268]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a42      	ldr	r2, [pc, #264]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800554a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800554c:	f7fc fed6 	bl	80022fc <HAL_GetTick>
 8005550:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005552:	e008      	b.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005554:	f7fc fed2 	bl	80022fc <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	2b64      	cmp	r3, #100	; 0x64
 8005560:	d901      	bls.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e06d      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005566:	4b3a      	ldr	r3, [pc, #232]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800556e:	2b00      	cmp	r3, #0
 8005570:	d0f0      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005572:	4b36      	ldr	r3, [pc, #216]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800557a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d02e      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	429a      	cmp	r2, r3
 800558e:	d027      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005590:	4b2e      	ldr	r3, [pc, #184]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005592:	6a1b      	ldr	r3, [r3, #32]
 8005594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005598:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800559a:	4b2e      	ldr	r3, [pc, #184]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800559c:	2201      	movs	r2, #1
 800559e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055a0:	4b2c      	ldr	r3, [pc, #176]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055a2:	2200      	movs	r2, #0
 80055a4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80055a6:	4a29      	ldr	r2, [pc, #164]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d014      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055b6:	f7fc fea1 	bl	80022fc <HAL_GetTick>
 80055ba:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055bc:	e00a      	b.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055be:	f7fc fe9d 	bl	80022fc <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e036      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055d4:	4b1d      	ldr	r3, [pc, #116]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055d6:	6a1b      	ldr	r3, [r3, #32]
 80055d8:	f003 0302 	and.w	r3, r3, #2
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d0ee      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055e0:	4b1a      	ldr	r3, [pc, #104]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055e2:	6a1b      	ldr	r3, [r3, #32]
 80055e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	4917      	ldr	r1, [pc, #92]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ee:	4313      	orrs	r3, r2
 80055f0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055f2:	7dfb      	ldrb	r3, [r7, #23]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d105      	bne.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055f8:	4b14      	ldr	r3, [pc, #80]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055fa:	69db      	ldr	r3, [r3, #28]
 80055fc:	4a13      	ldr	r2, [pc, #76]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005602:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0302 	and.w	r3, r3, #2
 800560c:	2b00      	cmp	r3, #0
 800560e:	d008      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005610:	4b0e      	ldr	r3, [pc, #56]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	490b      	ldr	r1, [pc, #44]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800561e:	4313      	orrs	r3, r2
 8005620:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0310 	and.w	r3, r3, #16
 800562a:	2b00      	cmp	r3, #0
 800562c:	d008      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800562e:	4b07      	ldr	r3, [pc, #28]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	4904      	ldr	r1, [pc, #16]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800563c:	4313      	orrs	r3, r2
 800563e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3718      	adds	r7, #24
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	40021000 	.word	0x40021000
 8005650:	40007000 	.word	0x40007000
 8005654:	42420440 	.word	0x42420440

08005658 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e041      	b.n	80056ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d106      	bne.n	8005684 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7fc fd36 	bl	80020f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	3304      	adds	r3, #4
 8005694:	4619      	mov	r1, r3
 8005696:	4610      	mov	r0, r2
 8005698:	f000 fc5e 	bl	8005f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3708      	adds	r7, #8
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
	...

080056f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005706:	b2db      	uxtb	r3, r3
 8005708:	2b01      	cmp	r3, #1
 800570a:	d001      	beq.n	8005710 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e03a      	b.n	8005786 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2202      	movs	r2, #2
 8005714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f042 0201 	orr.w	r2, r2, #1
 8005726:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a18      	ldr	r2, [pc, #96]	; (8005790 <HAL_TIM_Base_Start_IT+0x98>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d00e      	beq.n	8005750 <HAL_TIM_Base_Start_IT+0x58>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800573a:	d009      	beq.n	8005750 <HAL_TIM_Base_Start_IT+0x58>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a14      	ldr	r2, [pc, #80]	; (8005794 <HAL_TIM_Base_Start_IT+0x9c>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d004      	beq.n	8005750 <HAL_TIM_Base_Start_IT+0x58>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a13      	ldr	r2, [pc, #76]	; (8005798 <HAL_TIM_Base_Start_IT+0xa0>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d111      	bne.n	8005774 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f003 0307 	and.w	r3, r3, #7
 800575a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2b06      	cmp	r3, #6
 8005760:	d010      	beq.n	8005784 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f042 0201 	orr.w	r2, r2, #1
 8005770:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005772:	e007      	b.n	8005784 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f042 0201 	orr.w	r2, r2, #1
 8005782:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	bc80      	pop	{r7}
 800578e:	4770      	bx	lr
 8005790:	40012c00 	.word	0x40012c00
 8005794:	40000400 	.word	0x40000400
 8005798:	40000800 	.word	0x40000800

0800579c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68da      	ldr	r2, [r3, #12]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f022 0201 	bic.w	r2, r2, #1
 80057b2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6a1a      	ldr	r2, [r3, #32]
 80057ba:	f241 1311 	movw	r3, #4369	; 0x1111
 80057be:	4013      	ands	r3, r2
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10f      	bne.n	80057e4 <HAL_TIM_Base_Stop_IT+0x48>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	6a1a      	ldr	r2, [r3, #32]
 80057ca:	f240 4344 	movw	r3, #1092	; 0x444
 80057ce:	4013      	ands	r3, r2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d107      	bne.n	80057e4 <HAL_TIM_Base_Stop_IT+0x48>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f022 0201 	bic.w	r2, r2, #1
 80057e2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	370c      	adds	r7, #12
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bc80      	pop	{r7}
 80057f6:	4770      	bx	lr

080057f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b082      	sub	sp, #8
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d101      	bne.n	800580a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e041      	b.n	800588e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005810:	b2db      	uxtb	r3, r3
 8005812:	2b00      	cmp	r3, #0
 8005814:	d106      	bne.n	8005824 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f839 	bl	8005896 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2202      	movs	r2, #2
 8005828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	3304      	adds	r3, #4
 8005834:	4619      	mov	r1, r3
 8005836:	4610      	mov	r0, r2
 8005838:	f000 fb8e 	bl	8005f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3708      	adds	r7, #8
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005896:	b480      	push	{r7}
 8005898:	b083      	sub	sp, #12
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800589e:	bf00      	nop
 80058a0:	370c      	adds	r7, #12
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bc80      	pop	{r7}
 80058a6:	4770      	bx	lr

080058a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d109      	bne.n	80058cc <HAL_TIM_PWM_Start+0x24>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	bf14      	ite	ne
 80058c4:	2301      	movne	r3, #1
 80058c6:	2300      	moveq	r3, #0
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	e022      	b.n	8005912 <HAL_TIM_PWM_Start+0x6a>
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2b04      	cmp	r3, #4
 80058d0:	d109      	bne.n	80058e6 <HAL_TIM_PWM_Start+0x3e>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b01      	cmp	r3, #1
 80058dc:	bf14      	ite	ne
 80058de:	2301      	movne	r3, #1
 80058e0:	2300      	moveq	r3, #0
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	e015      	b.n	8005912 <HAL_TIM_PWM_Start+0x6a>
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	2b08      	cmp	r3, #8
 80058ea:	d109      	bne.n	8005900 <HAL_TIM_PWM_Start+0x58>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	bf14      	ite	ne
 80058f8:	2301      	movne	r3, #1
 80058fa:	2300      	moveq	r3, #0
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	e008      	b.n	8005912 <HAL_TIM_PWM_Start+0x6a>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005906:	b2db      	uxtb	r3, r3
 8005908:	2b01      	cmp	r3, #1
 800590a:	bf14      	ite	ne
 800590c:	2301      	movne	r3, #1
 800590e:	2300      	moveq	r3, #0
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d001      	beq.n	800591a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e05e      	b.n	80059d8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d104      	bne.n	800592a <HAL_TIM_PWM_Start+0x82>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2202      	movs	r2, #2
 8005924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005928:	e013      	b.n	8005952 <HAL_TIM_PWM_Start+0xaa>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b04      	cmp	r3, #4
 800592e:	d104      	bne.n	800593a <HAL_TIM_PWM_Start+0x92>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2202      	movs	r2, #2
 8005934:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005938:	e00b      	b.n	8005952 <HAL_TIM_PWM_Start+0xaa>
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b08      	cmp	r3, #8
 800593e:	d104      	bne.n	800594a <HAL_TIM_PWM_Start+0xa2>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2202      	movs	r2, #2
 8005944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005948:	e003      	b.n	8005952 <HAL_TIM_PWM_Start+0xaa>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2202      	movs	r2, #2
 800594e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2201      	movs	r2, #1
 8005958:	6839      	ldr	r1, [r7, #0]
 800595a:	4618      	mov	r0, r3
 800595c:	f000 fd7c 	bl	8006458 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a1e      	ldr	r2, [pc, #120]	; (80059e0 <HAL_TIM_PWM_Start+0x138>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d107      	bne.n	800597a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005978:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a18      	ldr	r2, [pc, #96]	; (80059e0 <HAL_TIM_PWM_Start+0x138>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d00e      	beq.n	80059a2 <HAL_TIM_PWM_Start+0xfa>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800598c:	d009      	beq.n	80059a2 <HAL_TIM_PWM_Start+0xfa>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a14      	ldr	r2, [pc, #80]	; (80059e4 <HAL_TIM_PWM_Start+0x13c>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d004      	beq.n	80059a2 <HAL_TIM_PWM_Start+0xfa>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a12      	ldr	r2, [pc, #72]	; (80059e8 <HAL_TIM_PWM_Start+0x140>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d111      	bne.n	80059c6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f003 0307 	and.w	r3, r3, #7
 80059ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2b06      	cmp	r3, #6
 80059b2:	d010      	beq.n	80059d6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f042 0201 	orr.w	r2, r2, #1
 80059c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059c4:	e007      	b.n	80059d6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f042 0201 	orr.w	r2, r2, #1
 80059d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3710      	adds	r7, #16
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40012c00 	.word	0x40012c00
 80059e4:	40000400 	.word	0x40000400
 80059e8:	40000800 	.word	0x40000800

080059ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	f003 0302 	and.w	r3, r3, #2
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d122      	bne.n	8005a48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	f003 0302 	and.w	r3, r3, #2
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d11b      	bne.n	8005a48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f06f 0202 	mvn.w	r2, #2
 8005a18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	f003 0303 	and.w	r3, r3, #3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d003      	beq.n	8005a36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 fa76 	bl	8005f20 <HAL_TIM_IC_CaptureCallback>
 8005a34:	e005      	b.n	8005a42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 fa69 	bl	8005f0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 fa78 	bl	8005f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	f003 0304 	and.w	r3, r3, #4
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	d122      	bne.n	8005a9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	2b04      	cmp	r3, #4
 8005a62:	d11b      	bne.n	8005a9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f06f 0204 	mvn.w	r2, #4
 8005a6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2202      	movs	r2, #2
 8005a72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	699b      	ldr	r3, [r3, #24]
 8005a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d003      	beq.n	8005a8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 fa4c 	bl	8005f20 <HAL_TIM_IC_CaptureCallback>
 8005a88:	e005      	b.n	8005a96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 fa3f 	bl	8005f0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f000 fa4e 	bl	8005f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	f003 0308 	and.w	r3, r3, #8
 8005aa6:	2b08      	cmp	r3, #8
 8005aa8:	d122      	bne.n	8005af0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f003 0308 	and.w	r3, r3, #8
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d11b      	bne.n	8005af0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f06f 0208 	mvn.w	r2, #8
 8005ac0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2204      	movs	r2, #4
 8005ac6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	69db      	ldr	r3, [r3, #28]
 8005ace:	f003 0303 	and.w	r3, r3, #3
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 fa22 	bl	8005f20 <HAL_TIM_IC_CaptureCallback>
 8005adc:	e005      	b.n	8005aea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f000 fa15 	bl	8005f0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 fa24 	bl	8005f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	f003 0310 	and.w	r3, r3, #16
 8005afa:	2b10      	cmp	r3, #16
 8005afc:	d122      	bne.n	8005b44 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	f003 0310 	and.w	r3, r3, #16
 8005b08:	2b10      	cmp	r3, #16
 8005b0a:	d11b      	bne.n	8005b44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f06f 0210 	mvn.w	r2, #16
 8005b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2208      	movs	r2, #8
 8005b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	69db      	ldr	r3, [r3, #28]
 8005b22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d003      	beq.n	8005b32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f9f8 	bl	8005f20 <HAL_TIM_IC_CaptureCallback>
 8005b30:	e005      	b.n	8005b3e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 f9eb 	bl	8005f0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 f9fa 	bl	8005f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	f003 0301 	and.w	r3, r3, #1
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d10e      	bne.n	8005b70 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	f003 0301 	and.w	r3, r3, #1
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d107      	bne.n	8005b70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f06f 0201 	mvn.w	r2, #1
 8005b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f7fc f876 	bl	8001c5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b7a:	2b80      	cmp	r3, #128	; 0x80
 8005b7c:	d10e      	bne.n	8005b9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b88:	2b80      	cmp	r3, #128	; 0x80
 8005b8a:	d107      	bne.n	8005b9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 fce9 	bl	800656e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba6:	2b40      	cmp	r3, #64	; 0x40
 8005ba8:	d10e      	bne.n	8005bc8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bb4:	2b40      	cmp	r3, #64	; 0x40
 8005bb6:	d107      	bne.n	8005bc8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005bc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 f9be 	bl	8005f44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	691b      	ldr	r3, [r3, #16]
 8005bce:	f003 0320 	and.w	r3, r3, #32
 8005bd2:	2b20      	cmp	r3, #32
 8005bd4:	d10e      	bne.n	8005bf4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	f003 0320 	and.w	r3, r3, #32
 8005be0:	2b20      	cmp	r3, #32
 8005be2:	d107      	bne.n	8005bf4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f06f 0220 	mvn.w	r2, #32
 8005bec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 fcb4 	bl	800655c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005bf4:	bf00      	nop
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d101      	bne.n	8005c1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c16:	2302      	movs	r3, #2
 8005c18:	e0ae      	b.n	8005d78 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2b0c      	cmp	r3, #12
 8005c26:	f200 809f 	bhi.w	8005d68 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005c2a:	a201      	add	r2, pc, #4	; (adr r2, 8005c30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c30:	08005c65 	.word	0x08005c65
 8005c34:	08005d69 	.word	0x08005d69
 8005c38:	08005d69 	.word	0x08005d69
 8005c3c:	08005d69 	.word	0x08005d69
 8005c40:	08005ca5 	.word	0x08005ca5
 8005c44:	08005d69 	.word	0x08005d69
 8005c48:	08005d69 	.word	0x08005d69
 8005c4c:	08005d69 	.word	0x08005d69
 8005c50:	08005ce7 	.word	0x08005ce7
 8005c54:	08005d69 	.word	0x08005d69
 8005c58:	08005d69 	.word	0x08005d69
 8005c5c:	08005d69 	.word	0x08005d69
 8005c60:	08005d27 	.word	0x08005d27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68b9      	ldr	r1, [r7, #8]
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f000 f9d6 	bl	800601c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	699a      	ldr	r2, [r3, #24]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f042 0208 	orr.w	r2, r2, #8
 8005c7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	699a      	ldr	r2, [r3, #24]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f022 0204 	bic.w	r2, r2, #4
 8005c8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6999      	ldr	r1, [r3, #24]
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	691a      	ldr	r2, [r3, #16]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	619a      	str	r2, [r3, #24]
      break;
 8005ca2:	e064      	b.n	8005d6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68b9      	ldr	r1, [r7, #8]
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 fa1c 	bl	80060e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	699a      	ldr	r2, [r3, #24]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	699a      	ldr	r2, [r3, #24]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6999      	ldr	r1, [r3, #24]
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	021a      	lsls	r2, r3, #8
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	619a      	str	r2, [r3, #24]
      break;
 8005ce4:	e043      	b.n	8005d6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68b9      	ldr	r1, [r7, #8]
 8005cec:	4618      	mov	r0, r3
 8005cee:	f000 fa65 	bl	80061bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	69da      	ldr	r2, [r3, #28]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f042 0208 	orr.w	r2, r2, #8
 8005d00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	69da      	ldr	r2, [r3, #28]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f022 0204 	bic.w	r2, r2, #4
 8005d10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69d9      	ldr	r1, [r3, #28]
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	691a      	ldr	r2, [r3, #16]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	430a      	orrs	r2, r1
 8005d22:	61da      	str	r2, [r3, #28]
      break;
 8005d24:	e023      	b.n	8005d6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68b9      	ldr	r1, [r7, #8]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f000 faaf 	bl	8006290 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	69da      	ldr	r2, [r3, #28]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	69da      	ldr	r2, [r3, #28]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	69d9      	ldr	r1, [r3, #28]
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	691b      	ldr	r3, [r3, #16]
 8005d5c:	021a      	lsls	r2, r3, #8
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	430a      	orrs	r2, r1
 8005d64:	61da      	str	r2, [r3, #28]
      break;
 8005d66:	e002      	b.n	8005d6e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	75fb      	strb	r3, [r7, #23]
      break;
 8005d6c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d76:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3718      	adds	r7, #24
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d101      	bne.n	8005d9c <HAL_TIM_ConfigClockSource+0x1c>
 8005d98:	2302      	movs	r3, #2
 8005d9a:	e0b4      	b.n	8005f06 <HAL_TIM_ConfigClockSource+0x186>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2202      	movs	r2, #2
 8005da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005dba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005dc2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dd4:	d03e      	beq.n	8005e54 <HAL_TIM_ConfigClockSource+0xd4>
 8005dd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dda:	f200 8087 	bhi.w	8005eec <HAL_TIM_ConfigClockSource+0x16c>
 8005dde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005de2:	f000 8086 	beq.w	8005ef2 <HAL_TIM_ConfigClockSource+0x172>
 8005de6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dea:	d87f      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x16c>
 8005dec:	2b70      	cmp	r3, #112	; 0x70
 8005dee:	d01a      	beq.n	8005e26 <HAL_TIM_ConfigClockSource+0xa6>
 8005df0:	2b70      	cmp	r3, #112	; 0x70
 8005df2:	d87b      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x16c>
 8005df4:	2b60      	cmp	r3, #96	; 0x60
 8005df6:	d050      	beq.n	8005e9a <HAL_TIM_ConfigClockSource+0x11a>
 8005df8:	2b60      	cmp	r3, #96	; 0x60
 8005dfa:	d877      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x16c>
 8005dfc:	2b50      	cmp	r3, #80	; 0x50
 8005dfe:	d03c      	beq.n	8005e7a <HAL_TIM_ConfigClockSource+0xfa>
 8005e00:	2b50      	cmp	r3, #80	; 0x50
 8005e02:	d873      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x16c>
 8005e04:	2b40      	cmp	r3, #64	; 0x40
 8005e06:	d058      	beq.n	8005eba <HAL_TIM_ConfigClockSource+0x13a>
 8005e08:	2b40      	cmp	r3, #64	; 0x40
 8005e0a:	d86f      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x16c>
 8005e0c:	2b30      	cmp	r3, #48	; 0x30
 8005e0e:	d064      	beq.n	8005eda <HAL_TIM_ConfigClockSource+0x15a>
 8005e10:	2b30      	cmp	r3, #48	; 0x30
 8005e12:	d86b      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x16c>
 8005e14:	2b20      	cmp	r3, #32
 8005e16:	d060      	beq.n	8005eda <HAL_TIM_ConfigClockSource+0x15a>
 8005e18:	2b20      	cmp	r3, #32
 8005e1a:	d867      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x16c>
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d05c      	beq.n	8005eda <HAL_TIM_ConfigClockSource+0x15a>
 8005e20:	2b10      	cmp	r3, #16
 8005e22:	d05a      	beq.n	8005eda <HAL_TIM_ConfigClockSource+0x15a>
 8005e24:	e062      	b.n	8005eec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e36:	f000 faf0 	bl	800641a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005e48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	609a      	str	r2, [r3, #8]
      break;
 8005e52:	e04f      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e64:	f000 fad9 	bl	800641a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	689a      	ldr	r2, [r3, #8]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e76:	609a      	str	r2, [r3, #8]
      break;
 8005e78:	e03c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e86:	461a      	mov	r2, r3
 8005e88:	f000 fa50 	bl	800632c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2150      	movs	r1, #80	; 0x50
 8005e92:	4618      	mov	r0, r3
 8005e94:	f000 faa7 	bl	80063e6 <TIM_ITRx_SetConfig>
      break;
 8005e98:	e02c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	f000 fa6e 	bl	8006388 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2160      	movs	r1, #96	; 0x60
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f000 fa97 	bl	80063e6 <TIM_ITRx_SetConfig>
      break;
 8005eb8:	e01c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	f000 fa30 	bl	800632c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2140      	movs	r1, #64	; 0x40
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f000 fa87 	bl	80063e6 <TIM_ITRx_SetConfig>
      break;
 8005ed8:	e00c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	4610      	mov	r0, r2
 8005ee6:	f000 fa7e 	bl	80063e6 <TIM_ITRx_SetConfig>
      break;
 8005eea:	e003      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	73fb      	strb	r3, [r7, #15]
      break;
 8005ef0:	e000      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ef2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f0e:	b480      	push	{r7}
 8005f10:	b083      	sub	sp, #12
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f16:	bf00      	nop
 8005f18:	370c      	adds	r7, #12
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bc80      	pop	{r7}
 8005f1e:	4770      	bx	lr

08005f20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bc80      	pop	{r7}
 8005f30:	4770      	bx	lr

08005f32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f32:	b480      	push	{r7}
 8005f34:	b083      	sub	sp, #12
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f3a:	bf00      	nop
 8005f3c:	370c      	adds	r7, #12
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bc80      	pop	{r7}
 8005f42:	4770      	bx	lr

08005f44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bc80      	pop	{r7}
 8005f54:	4770      	bx	lr
	...

08005f58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b085      	sub	sp, #20
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a29      	ldr	r2, [pc, #164]	; (8006010 <TIM_Base_SetConfig+0xb8>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d00b      	beq.n	8005f88 <TIM_Base_SetConfig+0x30>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f76:	d007      	beq.n	8005f88 <TIM_Base_SetConfig+0x30>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a26      	ldr	r2, [pc, #152]	; (8006014 <TIM_Base_SetConfig+0xbc>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d003      	beq.n	8005f88 <TIM_Base_SetConfig+0x30>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a25      	ldr	r2, [pc, #148]	; (8006018 <TIM_Base_SetConfig+0xc0>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d108      	bne.n	8005f9a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	68fa      	ldr	r2, [r7, #12]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a1c      	ldr	r2, [pc, #112]	; (8006010 <TIM_Base_SetConfig+0xb8>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d00b      	beq.n	8005fba <TIM_Base_SetConfig+0x62>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fa8:	d007      	beq.n	8005fba <TIM_Base_SetConfig+0x62>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a19      	ldr	r2, [pc, #100]	; (8006014 <TIM_Base_SetConfig+0xbc>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d003      	beq.n	8005fba <TIM_Base_SetConfig+0x62>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a18      	ldr	r2, [pc, #96]	; (8006018 <TIM_Base_SetConfig+0xc0>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d108      	bne.n	8005fcc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	689a      	ldr	r2, [r3, #8]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a07      	ldr	r2, [pc, #28]	; (8006010 <TIM_Base_SetConfig+0xb8>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d103      	bne.n	8006000 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	691a      	ldr	r2, [r3, #16]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	615a      	str	r2, [r3, #20]
}
 8006006:	bf00      	nop
 8006008:	3714      	adds	r7, #20
 800600a:	46bd      	mov	sp, r7
 800600c:	bc80      	pop	{r7}
 800600e:	4770      	bx	lr
 8006010:	40012c00 	.word	0x40012c00
 8006014:	40000400 	.word	0x40000400
 8006018:	40000800 	.word	0x40000800

0800601c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	f023 0201 	bic.w	r2, r3, #1
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800604a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f023 0303 	bic.w	r3, r3, #3
 8006052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f023 0302 	bic.w	r3, r3, #2
 8006064:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	4313      	orrs	r3, r2
 800606e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a1c      	ldr	r2, [pc, #112]	; (80060e4 <TIM_OC1_SetConfig+0xc8>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d10c      	bne.n	8006092 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	f023 0308 	bic.w	r3, r3, #8
 800607e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	4313      	orrs	r3, r2
 8006088:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	f023 0304 	bic.w	r3, r3, #4
 8006090:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a13      	ldr	r2, [pc, #76]	; (80060e4 <TIM_OC1_SetConfig+0xc8>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d111      	bne.n	80060be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	693a      	ldr	r2, [r7, #16]
 80060c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	685a      	ldr	r2, [r3, #4]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	621a      	str	r2, [r3, #32]
}
 80060d8:	bf00      	nop
 80060da:	371c      	adds	r7, #28
 80060dc:	46bd      	mov	sp, r7
 80060de:	bc80      	pop	{r7}
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	40012c00 	.word	0x40012c00

080060e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b087      	sub	sp, #28
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a1b      	ldr	r3, [r3, #32]
 80060f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	f023 0210 	bic.w	r2, r3, #16
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800611e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	021b      	lsls	r3, r3, #8
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	4313      	orrs	r3, r2
 800612a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	f023 0320 	bic.w	r3, r3, #32
 8006132:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	011b      	lsls	r3, r3, #4
 800613a:	697a      	ldr	r2, [r7, #20]
 800613c:	4313      	orrs	r3, r2
 800613e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a1d      	ldr	r2, [pc, #116]	; (80061b8 <TIM_OC2_SetConfig+0xd0>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d10d      	bne.n	8006164 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800614e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	4313      	orrs	r3, r2
 800615a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006162:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a14      	ldr	r2, [pc, #80]	; (80061b8 <TIM_OC2_SetConfig+0xd0>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d113      	bne.n	8006194 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006172:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800617a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	693a      	ldr	r2, [r7, #16]
 8006184:	4313      	orrs	r3, r2
 8006186:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	4313      	orrs	r3, r2
 8006192:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	685a      	ldr	r2, [r3, #4]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	621a      	str	r2, [r3, #32]
}
 80061ae:	bf00      	nop
 80061b0:	371c      	adds	r7, #28
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bc80      	pop	{r7}
 80061b6:	4770      	bx	lr
 80061b8:	40012c00 	.word	0x40012c00

080061bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061bc:	b480      	push	{r7}
 80061be:	b087      	sub	sp, #28
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a1b      	ldr	r3, [r3, #32]
 80061d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f023 0303 	bic.w	r3, r3, #3
 80061f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	021b      	lsls	r3, r3, #8
 800620c:	697a      	ldr	r2, [r7, #20]
 800620e:	4313      	orrs	r3, r2
 8006210:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a1d      	ldr	r2, [pc, #116]	; (800628c <TIM_OC3_SetConfig+0xd0>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d10d      	bne.n	8006236 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006220:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	021b      	lsls	r3, r3, #8
 8006228:	697a      	ldr	r2, [r7, #20]
 800622a:	4313      	orrs	r3, r2
 800622c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006234:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a14      	ldr	r2, [pc, #80]	; (800628c <TIM_OC3_SetConfig+0xd0>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d113      	bne.n	8006266 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006244:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800624c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	011b      	lsls	r3, r3, #4
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	4313      	orrs	r3, r2
 8006258:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	011b      	lsls	r3, r3, #4
 8006260:	693a      	ldr	r2, [r7, #16]
 8006262:	4313      	orrs	r3, r2
 8006264:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	693a      	ldr	r2, [r7, #16]
 800626a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	685a      	ldr	r2, [r3, #4]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	621a      	str	r2, [r3, #32]
}
 8006280:	bf00      	nop
 8006282:	371c      	adds	r7, #28
 8006284:	46bd      	mov	sp, r7
 8006286:	bc80      	pop	{r7}
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	40012c00 	.word	0x40012c00

08006290 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006290:	b480      	push	{r7}
 8006292:	b087      	sub	sp, #28
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6a1b      	ldr	r3, [r3, #32]
 80062a4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	69db      	ldr	r3, [r3, #28]
 80062b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	021b      	lsls	r3, r3, #8
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	031b      	lsls	r3, r3, #12
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a0f      	ldr	r2, [pc, #60]	; (8006328 <TIM_OC4_SetConfig+0x98>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d109      	bne.n	8006304 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	695b      	ldr	r3, [r3, #20]
 80062fc:	019b      	lsls	r3, r3, #6
 80062fe:	697a      	ldr	r2, [r7, #20]
 8006300:	4313      	orrs	r3, r2
 8006302:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68fa      	ldr	r2, [r7, #12]
 800630e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	621a      	str	r2, [r3, #32]
}
 800631e:	bf00      	nop
 8006320:	371c      	adds	r7, #28
 8006322:	46bd      	mov	sp, r7
 8006324:	bc80      	pop	{r7}
 8006326:	4770      	bx	lr
 8006328:	40012c00 	.word	0x40012c00

0800632c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800632c:	b480      	push	{r7}
 800632e:	b087      	sub	sp, #28
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6a1b      	ldr	r3, [r3, #32]
 800633c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a1b      	ldr	r3, [r3, #32]
 8006342:	f023 0201 	bic.w	r2, r3, #1
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	699b      	ldr	r3, [r3, #24]
 800634e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	011b      	lsls	r3, r3, #4
 800635c:	693a      	ldr	r2, [r7, #16]
 800635e:	4313      	orrs	r3, r2
 8006360:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	f023 030a 	bic.w	r3, r3, #10
 8006368:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	4313      	orrs	r3, r2
 8006370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	693a      	ldr	r2, [r7, #16]
 8006376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	621a      	str	r2, [r3, #32]
}
 800637e:	bf00      	nop
 8006380:	371c      	adds	r7, #28
 8006382:	46bd      	mov	sp, r7
 8006384:	bc80      	pop	{r7}
 8006386:	4770      	bx	lr

08006388 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006388:	b480      	push	{r7}
 800638a:	b087      	sub	sp, #28
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6a1b      	ldr	r3, [r3, #32]
 8006398:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6a1b      	ldr	r3, [r3, #32]
 800639e:	f023 0210 	bic.w	r2, r3, #16
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	699b      	ldr	r3, [r3, #24]
 80063aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80063b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	031b      	lsls	r3, r3, #12
 80063b8:	693a      	ldr	r2, [r7, #16]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80063c4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	011b      	lsls	r3, r3, #4
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	693a      	ldr	r2, [r7, #16]
 80063d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	621a      	str	r2, [r3, #32]
}
 80063dc:	bf00      	nop
 80063de:	371c      	adds	r7, #28
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bc80      	pop	{r7}
 80063e4:	4770      	bx	lr

080063e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b085      	sub	sp, #20
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
 80063ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063fe:	683a      	ldr	r2, [r7, #0]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	4313      	orrs	r3, r2
 8006404:	f043 0307 	orr.w	r3, r3, #7
 8006408:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	609a      	str	r2, [r3, #8]
}
 8006410:	bf00      	nop
 8006412:	3714      	adds	r7, #20
 8006414:	46bd      	mov	sp, r7
 8006416:	bc80      	pop	{r7}
 8006418:	4770      	bx	lr

0800641a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800641a:	b480      	push	{r7}
 800641c:	b087      	sub	sp, #28
 800641e:	af00      	add	r7, sp, #0
 8006420:	60f8      	str	r0, [r7, #12]
 8006422:	60b9      	str	r1, [r7, #8]
 8006424:	607a      	str	r2, [r7, #4]
 8006426:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006434:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	021a      	lsls	r2, r3, #8
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	431a      	orrs	r2, r3
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	4313      	orrs	r3, r2
 8006442:	697a      	ldr	r2, [r7, #20]
 8006444:	4313      	orrs	r3, r2
 8006446:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	609a      	str	r2, [r3, #8]
}
 800644e:	bf00      	nop
 8006450:	371c      	adds	r7, #28
 8006452:	46bd      	mov	sp, r7
 8006454:	bc80      	pop	{r7}
 8006456:	4770      	bx	lr

08006458 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006458:	b480      	push	{r7}
 800645a:	b087      	sub	sp, #28
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	f003 031f 	and.w	r3, r3, #31
 800646a:	2201      	movs	r2, #1
 800646c:	fa02 f303 	lsl.w	r3, r2, r3
 8006470:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6a1a      	ldr	r2, [r3, #32]
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	43db      	mvns	r3, r3
 800647a:	401a      	ands	r2, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6a1a      	ldr	r2, [r3, #32]
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	f003 031f 	and.w	r3, r3, #31
 800648a:	6879      	ldr	r1, [r7, #4]
 800648c:	fa01 f303 	lsl.w	r3, r1, r3
 8006490:	431a      	orrs	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	621a      	str	r2, [r3, #32]
}
 8006496:	bf00      	nop
 8006498:	371c      	adds	r7, #28
 800649a:	46bd      	mov	sp, r7
 800649c:	bc80      	pop	{r7}
 800649e:	4770      	bx	lr

080064a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b085      	sub	sp, #20
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d101      	bne.n	80064b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064b4:	2302      	movs	r3, #2
 80064b6:	e046      	b.n	8006546 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2202      	movs	r2, #2
 80064c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a16      	ldr	r2, [pc, #88]	; (8006550 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00e      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006504:	d009      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a12      	ldr	r2, [pc, #72]	; (8006554 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d004      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a10      	ldr	r2, [pc, #64]	; (8006558 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d10c      	bne.n	8006534 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006520:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	68ba      	ldr	r2, [r7, #8]
 8006528:	4313      	orrs	r3, r2
 800652a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68ba      	ldr	r2, [r7, #8]
 8006532:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3714      	adds	r7, #20
 800654a:	46bd      	mov	sp, r7
 800654c:	bc80      	pop	{r7}
 800654e:	4770      	bx	lr
 8006550:	40012c00 	.word	0x40012c00
 8006554:	40000400 	.word	0x40000400
 8006558:	40000800 	.word	0x40000800

0800655c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006564:	bf00      	nop
 8006566:	370c      	adds	r7, #12
 8006568:	46bd      	mov	sp, r7
 800656a:	bc80      	pop	{r7}
 800656c:	4770      	bx	lr

0800656e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800656e:	b480      	push	{r7}
 8006570:	b083      	sub	sp, #12
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006576:	bf00      	nop
 8006578:	370c      	adds	r7, #12
 800657a:	46bd      	mov	sp, r7
 800657c:	bc80      	pop	{r7}
 800657e:	4770      	bx	lr

08006580 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006580:	b084      	sub	sp, #16
 8006582:	b480      	push	{r7}
 8006584:	b083      	sub	sp, #12
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
 800658a:	f107 0014 	add.w	r0, r7, #20
 800658e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	bc80      	pop	{r7}
 800659c:	b004      	add	sp, #16
 800659e:	4770      	bx	lr

080065a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80065b0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80065b4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	b29a      	uxth	r2, r3
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3714      	adds	r7, #20
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bc80      	pop	{r7}
 80065ca:	4770      	bx	lr

080065cc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80065d4:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80065d8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	43db      	mvns	r3, r3
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	4013      	ands	r3, r2
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3714      	adds	r7, #20
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bc80      	pop	{r7}
 80065fe:	4770      	bx	lr

08006600 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	460b      	mov	r3, r1
 800660a:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	bc80      	pop	{r7}
 8006616:	4770      	bx	lr

08006618 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006618:	b084      	sub	sp, #16
 800661a:	b480      	push	{r7}
 800661c:	b083      	sub	sp, #12
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
 8006622:	f107 0014 	add.w	r0, r7, #20
 8006626:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2201      	movs	r2, #1
 800662e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	bc80      	pop	{r7}
 8006654:	b004      	add	sp, #16
 8006656:	4770      	bx	lr

08006658 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006658:	b480      	push	{r7}
 800665a:	b09d      	sub	sp, #116	; 0x74
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006662:	2300      	movs	r3, #0
 8006664:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006668:	687a      	ldr	r2, [r7, #4]
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	781b      	ldrb	r3, [r3, #0]
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	4413      	add	r3, r2
 8006672:	881b      	ldrh	r3, [r3, #0]
 8006674:	b29b      	uxth	r3, r3
 8006676:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800667a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800667e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	78db      	ldrb	r3, [r3, #3]
 8006686:	2b03      	cmp	r3, #3
 8006688:	d81f      	bhi.n	80066ca <USB_ActivateEndpoint+0x72>
 800668a:	a201      	add	r2, pc, #4	; (adr r2, 8006690 <USB_ActivateEndpoint+0x38>)
 800668c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006690:	080066a1 	.word	0x080066a1
 8006694:	080066bd 	.word	0x080066bd
 8006698:	080066d3 	.word	0x080066d3
 800669c:	080066af 	.word	0x080066af
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80066a0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80066a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80066a8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80066ac:	e012      	b.n	80066d4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80066ae:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80066b2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80066b6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80066ba:	e00b      	b.n	80066d4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80066bc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80066c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80066c4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80066c8:	e004      	b.n	80066d4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 80066d0:	e000      	b.n	80066d4 <USB_ActivateEndpoint+0x7c>
      break;
 80066d2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	781b      	ldrb	r3, [r3, #0]
 80066da:	009b      	lsls	r3, r3, #2
 80066dc:	441a      	add	r2, r3
 80066de:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80066e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	4413      	add	r3, r2
 8006700:	881b      	ldrh	r3, [r3, #0]
 8006702:	b29b      	uxth	r3, r3
 8006704:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006708:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800670c:	b29a      	uxth	r2, r3
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	b29b      	uxth	r3, r3
 8006714:	4313      	orrs	r3, r2
 8006716:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	441a      	add	r2, r3
 8006724:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8006728:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800672c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006730:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006734:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006738:	b29b      	uxth	r3, r3
 800673a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	7b1b      	ldrb	r3, [r3, #12]
 8006740:	2b00      	cmp	r3, #0
 8006742:	f040 8178 	bne.w	8006a36 <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	785b      	ldrb	r3, [r3, #1]
 800674a:	2b00      	cmp	r3, #0
 800674c:	f000 8084 	beq.w	8006858 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	61bb      	str	r3, [r7, #24]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800675a:	b29b      	uxth	r3, r3
 800675c:	461a      	mov	r2, r3
 800675e:	69bb      	ldr	r3, [r7, #24]
 8006760:	4413      	add	r3, r2
 8006762:	61bb      	str	r3, [r7, #24]
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	011a      	lsls	r2, r3, #4
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	4413      	add	r3, r2
 800676e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006772:	617b      	str	r3, [r7, #20]
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	88db      	ldrh	r3, [r3, #6]
 8006778:	085b      	lsrs	r3, r3, #1
 800677a:	b29b      	uxth	r3, r3
 800677c:	005b      	lsls	r3, r3, #1
 800677e:	b29a      	uxth	r2, r3
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006784:	687a      	ldr	r2, [r7, #4]
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	4413      	add	r3, r2
 800678e:	881b      	ldrh	r3, [r3, #0]
 8006790:	827b      	strh	r3, [r7, #18]
 8006792:	8a7b      	ldrh	r3, [r7, #18]
 8006794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006798:	2b00      	cmp	r3, #0
 800679a:	d01b      	beq.n	80067d4 <USB_ActivateEndpoint+0x17c>
 800679c:	687a      	ldr	r2, [r7, #4]
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	4413      	add	r3, r2
 80067a6:	881b      	ldrh	r3, [r3, #0]
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067b2:	823b      	strh	r3, [r7, #16]
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	441a      	add	r2, r3
 80067be:	8a3b      	ldrh	r3, [r7, #16]
 80067c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067cc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80067d0:	b29b      	uxth	r3, r3
 80067d2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	78db      	ldrb	r3, [r3, #3]
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d020      	beq.n	800681e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	4413      	add	r3, r2
 80067e6:	881b      	ldrh	r3, [r3, #0]
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067f2:	81bb      	strh	r3, [r7, #12]
 80067f4:	89bb      	ldrh	r3, [r7, #12]
 80067f6:	f083 0320 	eor.w	r3, r3, #32
 80067fa:	81bb      	strh	r3, [r7, #12]
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	009b      	lsls	r3, r3, #2
 8006804:	441a      	add	r2, r3
 8006806:	89bb      	ldrh	r3, [r7, #12]
 8006808:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800680c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006810:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006814:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006818:	b29b      	uxth	r3, r3
 800681a:	8013      	strh	r3, [r2, #0]
 800681c:	e2d5      	b.n	8006dca <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	4413      	add	r3, r2
 8006828:	881b      	ldrh	r3, [r3, #0]
 800682a:	b29b      	uxth	r3, r3
 800682c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006830:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006834:	81fb      	strh	r3, [r7, #14]
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	441a      	add	r2, r3
 8006840:	89fb      	ldrh	r3, [r7, #14]
 8006842:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006846:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800684a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800684e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006852:	b29b      	uxth	r3, r3
 8006854:	8013      	strh	r3, [r2, #0]
 8006856:	e2b8      	b.n	8006dca <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	633b      	str	r3, [r7, #48]	; 0x30
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006862:	b29b      	uxth	r3, r3
 8006864:	461a      	mov	r2, r3
 8006866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006868:	4413      	add	r3, r2
 800686a:	633b      	str	r3, [r7, #48]	; 0x30
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	781b      	ldrb	r3, [r3, #0]
 8006870:	011a      	lsls	r2, r3, #4
 8006872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006874:	4413      	add	r3, r2
 8006876:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800687a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	88db      	ldrh	r3, [r3, #6]
 8006880:	085b      	lsrs	r3, r3, #1
 8006882:	b29b      	uxth	r3, r3
 8006884:	005b      	lsls	r3, r3, #1
 8006886:	b29a      	uxth	r2, r3
 8006888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800688a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006896:	b29b      	uxth	r3, r3
 8006898:	461a      	mov	r2, r3
 800689a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689c:	4413      	add	r3, r2
 800689e:	62bb      	str	r3, [r7, #40]	; 0x28
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	011a      	lsls	r2, r3, #4
 80068a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068a8:	4413      	add	r3, r2
 80068aa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80068ae:	627b      	str	r3, [r7, #36]	; 0x24
 80068b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b2:	881b      	ldrh	r3, [r3, #0]
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068ba:	b29a      	uxth	r2, r3
 80068bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068be:	801a      	strh	r2, [r3, #0]
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	691b      	ldr	r3, [r3, #16]
 80068c4:	2b3e      	cmp	r3, #62	; 0x3e
 80068c6:	d91d      	bls.n	8006904 <USB_ActivateEndpoint+0x2ac>
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	095b      	lsrs	r3, r3, #5
 80068ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	f003 031f 	and.w	r3, r3, #31
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d102      	bne.n	80068e2 <USB_ActivateEndpoint+0x28a>
 80068dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80068de:	3b01      	subs	r3, #1
 80068e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80068e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e4:	881b      	ldrh	r3, [r3, #0]
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	029b      	lsls	r3, r3, #10
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	4313      	orrs	r3, r2
 80068f2:	b29b      	uxth	r3, r3
 80068f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068fc:	b29a      	uxth	r2, r3
 80068fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006900:	801a      	strh	r2, [r3, #0]
 8006902:	e026      	b.n	8006952 <USB_ActivateEndpoint+0x2fa>
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	691b      	ldr	r3, [r3, #16]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10a      	bne.n	8006922 <USB_ActivateEndpoint+0x2ca>
 800690c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690e:	881b      	ldrh	r3, [r3, #0]
 8006910:	b29b      	uxth	r3, r3
 8006912:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006916:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800691a:	b29a      	uxth	r2, r3
 800691c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691e:	801a      	strh	r2, [r3, #0]
 8006920:	e017      	b.n	8006952 <USB_ActivateEndpoint+0x2fa>
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	085b      	lsrs	r3, r3, #1
 8006928:	66bb      	str	r3, [r7, #104]	; 0x68
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b00      	cmp	r3, #0
 8006934:	d002      	beq.n	800693c <USB_ActivateEndpoint+0x2e4>
 8006936:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006938:	3301      	adds	r3, #1
 800693a:	66bb      	str	r3, [r7, #104]	; 0x68
 800693c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693e:	881b      	ldrh	r3, [r3, #0]
 8006940:	b29a      	uxth	r2, r3
 8006942:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006944:	b29b      	uxth	r3, r3
 8006946:	029b      	lsls	r3, r3, #10
 8006948:	b29b      	uxth	r3, r3
 800694a:	4313      	orrs	r3, r2
 800694c:	b29a      	uxth	r2, r3
 800694e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006950:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	4413      	add	r3, r2
 800695c:	881b      	ldrh	r3, [r3, #0]
 800695e:	847b      	strh	r3, [r7, #34]	; 0x22
 8006960:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006962:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d01b      	beq.n	80069a2 <USB_ActivateEndpoint+0x34a>
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	4413      	add	r3, r2
 8006974:	881b      	ldrh	r3, [r3, #0]
 8006976:	b29b      	uxth	r3, r3
 8006978:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800697c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006980:	843b      	strh	r3, [r7, #32]
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	441a      	add	r2, r3
 800698c:	8c3b      	ldrh	r3, [r7, #32]
 800698e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006992:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006996:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800699a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800699e:	b29b      	uxth	r3, r3
 80069a0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	781b      	ldrb	r3, [r3, #0]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d124      	bne.n	80069f4 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	781b      	ldrb	r3, [r3, #0]
 80069b0:	009b      	lsls	r3, r3, #2
 80069b2:	4413      	add	r3, r2
 80069b4:	881b      	ldrh	r3, [r3, #0]
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069c0:	83bb      	strh	r3, [r7, #28]
 80069c2:	8bbb      	ldrh	r3, [r7, #28]
 80069c4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80069c8:	83bb      	strh	r3, [r7, #28]
 80069ca:	8bbb      	ldrh	r3, [r7, #28]
 80069cc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80069d0:	83bb      	strh	r3, [r7, #28]
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	441a      	add	r2, r3
 80069dc:	8bbb      	ldrh	r3, [r7, #28]
 80069de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	8013      	strh	r3, [r2, #0]
 80069f2:	e1ea      	b.n	8006dca <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	4413      	add	r3, r2
 80069fe:	881b      	ldrh	r3, [r3, #0]
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a0a:	83fb      	strh	r3, [r7, #30]
 8006a0c:	8bfb      	ldrh	r3, [r7, #30]
 8006a0e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006a12:	83fb      	strh	r3, [r7, #30]
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	441a      	add	r2, r3
 8006a1e:	8bfb      	ldrh	r3, [r7, #30]
 8006a20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	8013      	strh	r3, [r2, #0]
 8006a34:	e1c9      	b.n	8006dca <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	78db      	ldrb	r3, [r3, #3]
 8006a3a:	2b02      	cmp	r3, #2
 8006a3c:	d11e      	bne.n	8006a7c <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006a3e:	687a      	ldr	r2, [r7, #4]
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	4413      	add	r3, r2
 8006a48:	881b      	ldrh	r3, [r3, #0]
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a54:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	009b      	lsls	r3, r3, #2
 8006a60:	441a      	add	r2, r3
 8006a62:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8006a66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a6e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006a72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	8013      	strh	r3, [r2, #0]
 8006a7a:	e01d      	b.n	8006ab8 <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	781b      	ldrb	r3, [r3, #0]
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	881b      	ldrh	r3, [r3, #0]
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8006a8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a92:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	441a      	add	r2, r3
 8006aa0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006aa4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006aa8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006aac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ab0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	461a      	mov	r2, r3
 8006ac6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ac8:	4413      	add	r3, r2
 8006aca:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	781b      	ldrb	r3, [r3, #0]
 8006ad0:	011a      	lsls	r2, r3, #4
 8006ad2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ad4:	4413      	add	r3, r2
 8006ad6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ada:	65bb      	str	r3, [r7, #88]	; 0x58
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	891b      	ldrh	r3, [r3, #8]
 8006ae0:	085b      	lsrs	r3, r3, #1
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	005b      	lsls	r3, r3, #1
 8006ae6:	b29a      	uxth	r2, r3
 8006ae8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006aea:	801a      	strh	r2, [r3, #0]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	657b      	str	r3, [r7, #84]	; 0x54
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	461a      	mov	r2, r3
 8006afa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006afc:	4413      	add	r3, r2
 8006afe:	657b      	str	r3, [r7, #84]	; 0x54
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	011a      	lsls	r2, r3, #4
 8006b06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b08:	4413      	add	r3, r2
 8006b0a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006b0e:	653b      	str	r3, [r7, #80]	; 0x50
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	895b      	ldrh	r3, [r3, #10]
 8006b14:	085b      	lsrs	r3, r3, #1
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	005b      	lsls	r3, r3, #1
 8006b1a:	b29a      	uxth	r2, r3
 8006b1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b1e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	785b      	ldrb	r3, [r3, #1]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	f040 8093 	bne.w	8006c50 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	4413      	add	r3, r2
 8006b34:	881b      	ldrh	r3, [r3, #0]
 8006b36:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006b3a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d01b      	beq.n	8006b7e <USB_ActivateEndpoint+0x526>
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	4413      	add	r3, r2
 8006b50:	881b      	ldrh	r3, [r3, #0]
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b5c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	441a      	add	r2, r3
 8006b68:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006b6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b72:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006b76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	009b      	lsls	r3, r3, #2
 8006b86:	4413      	add	r3, r2
 8006b88:	881b      	ldrh	r3, [r3, #0]
 8006b8a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8006b8c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d01b      	beq.n	8006bce <USB_ActivateEndpoint+0x576>
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	009b      	lsls	r3, r3, #2
 8006b9e:	4413      	add	r3, r2
 8006ba0:	881b      	ldrh	r3, [r3, #0]
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ba8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bac:	877b      	strh	r3, [r7, #58]	; 0x3a
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	441a      	add	r2, r3
 8006bb8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006bba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006bbe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006bc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bc6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	4413      	add	r3, r2
 8006bd8:	881b      	ldrh	r3, [r3, #0]
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006be0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006be4:	873b      	strh	r3, [r7, #56]	; 0x38
 8006be6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006be8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006bec:	873b      	strh	r3, [r7, #56]	; 0x38
 8006bee:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006bf0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006bf4:	873b      	strh	r3, [r7, #56]	; 0x38
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	441a      	add	r2, r3
 8006c00:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006c02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	4413      	add	r3, r2
 8006c20:	881b      	ldrh	r3, [r3, #0]
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c2c:	86fb      	strh	r3, [r7, #54]	; 0x36
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	441a      	add	r2, r3
 8006c38:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006c3a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c3e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	8013      	strh	r3, [r2, #0]
 8006c4e:	e0bc      	b.n	8006dca <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	4413      	add	r3, r2
 8006c5a:	881b      	ldrh	r3, [r3, #0]
 8006c5c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8006c60:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006c64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d01d      	beq.n	8006ca8 <USB_ActivateEndpoint+0x650>
 8006c6c:	687a      	ldr	r2, [r7, #4]
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4413      	add	r3, r2
 8006c76:	881b      	ldrh	r3, [r3, #0]
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c82:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	441a      	add	r2, r3
 8006c90:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006c94:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c98:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	009b      	lsls	r3, r3, #2
 8006cb0:	4413      	add	r3, r2
 8006cb2:	881b      	ldrh	r3, [r3, #0]
 8006cb4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006cb8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d01d      	beq.n	8006d00 <USB_ActivateEndpoint+0x6a8>
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	009b      	lsls	r3, r3, #2
 8006ccc:	4413      	add	r3, r2
 8006cce:	881b      	ldrh	r3, [r3, #0]
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cda:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8006cde:	687a      	ldr	r2, [r7, #4]
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	441a      	add	r2, r3
 8006ce8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006cec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cf0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cf8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	78db      	ldrb	r3, [r3, #3]
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d024      	beq.n	8006d52 <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4413      	add	r3, r2
 8006d12:	881b      	ldrh	r3, [r3, #0]
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d1e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8006d22:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006d26:	f083 0320 	eor.w	r3, r3, #32
 8006d2a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	441a      	add	r2, r3
 8006d38:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006d3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	8013      	strh	r3, [r2, #0]
 8006d50:	e01d      	b.n	8006d8e <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	781b      	ldrb	r3, [r3, #0]
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	4413      	add	r3, r2
 8006d5c:	881b      	ldrh	r3, [r3, #0]
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d68:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	781b      	ldrb	r3, [r3, #0]
 8006d72:	009b      	lsls	r3, r3, #2
 8006d74:	441a      	add	r2, r3
 8006d76:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006d7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	781b      	ldrb	r3, [r3, #0]
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	4413      	add	r3, r2
 8006d98:	881b      	ldrh	r3, [r3, #0]
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006da0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006da4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	441a      	add	r2, r3
 8006db2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006db6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006dba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006dc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006dca:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3774      	adds	r7, #116	; 0x74
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bc80      	pop	{r7}
 8006dd6:	4770      	bx	lr

08006dd8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b08d      	sub	sp, #52	; 0x34
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	7b1b      	ldrb	r3, [r3, #12]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f040 808e 	bne.w	8006f08 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	785b      	ldrb	r3, [r3, #1]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d044      	beq.n	8006e7e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	781b      	ldrb	r3, [r3, #0]
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	4413      	add	r3, r2
 8006dfe:	881b      	ldrh	r3, [r3, #0]
 8006e00:	81bb      	strh	r3, [r7, #12]
 8006e02:	89bb      	ldrh	r3, [r7, #12]
 8006e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d01b      	beq.n	8006e44 <USB_DeactivateEndpoint+0x6c>
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	781b      	ldrb	r3, [r3, #0]
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	4413      	add	r3, r2
 8006e16:	881b      	ldrh	r3, [r3, #0]
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e22:	817b      	strh	r3, [r7, #10]
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	781b      	ldrb	r3, [r3, #0]
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	441a      	add	r2, r3
 8006e2e:	897b      	ldrh	r3, [r7, #10]
 8006e30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e3c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	4413      	add	r3, r2
 8006e4e:	881b      	ldrh	r3, [r3, #0]
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e5a:	813b      	strh	r3, [r7, #8]
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	441a      	add	r2, r3
 8006e66:	893b      	ldrh	r3, [r7, #8]
 8006e68:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e6c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	8013      	strh	r3, [r2, #0]
 8006e7c:	e192      	b.n	80071a4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006e7e:	687a      	ldr	r2, [r7, #4]
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	781b      	ldrb	r3, [r3, #0]
 8006e84:	009b      	lsls	r3, r3, #2
 8006e86:	4413      	add	r3, r2
 8006e88:	881b      	ldrh	r3, [r3, #0]
 8006e8a:	827b      	strh	r3, [r7, #18]
 8006e8c:	8a7b      	ldrh	r3, [r7, #18]
 8006e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d01b      	beq.n	8006ece <USB_DeactivateEndpoint+0xf6>
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	4413      	add	r3, r2
 8006ea0:	881b      	ldrh	r3, [r3, #0]
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ea8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eac:	823b      	strh	r3, [r7, #16]
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	441a      	add	r2, r3
 8006eb8:	8a3b      	ldrh	r3, [r7, #16]
 8006eba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ebe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ec2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	4413      	add	r3, r2
 8006ed8:	881b      	ldrh	r3, [r3, #0]
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ee4:	81fb      	strh	r3, [r7, #14]
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	441a      	add	r2, r3
 8006ef0:	89fb      	ldrh	r3, [r7, #14]
 8006ef2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ef6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006efa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006efe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	8013      	strh	r3, [r2, #0]
 8006f06:	e14d      	b.n	80071a4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	785b      	ldrb	r3, [r3, #1]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f040 80a5 	bne.w	800705c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	781b      	ldrb	r3, [r3, #0]
 8006f18:	009b      	lsls	r3, r3, #2
 8006f1a:	4413      	add	r3, r2
 8006f1c:	881b      	ldrh	r3, [r3, #0]
 8006f1e:	843b      	strh	r3, [r7, #32]
 8006f20:	8c3b      	ldrh	r3, [r7, #32]
 8006f22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d01b      	beq.n	8006f62 <USB_DeactivateEndpoint+0x18a>
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	009b      	lsls	r3, r3, #2
 8006f32:	4413      	add	r3, r2
 8006f34:	881b      	ldrh	r3, [r3, #0]
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f40:	83fb      	strh	r3, [r7, #30]
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	781b      	ldrb	r3, [r3, #0]
 8006f48:	009b      	lsls	r3, r3, #2
 8006f4a:	441a      	add	r2, r3
 8006f4c:	8bfb      	ldrh	r3, [r7, #30]
 8006f4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f56:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006f5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	83bb      	strh	r3, [r7, #28]
 8006f70:	8bbb      	ldrh	r3, [r7, #28]
 8006f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d01b      	beq.n	8006fb2 <USB_DeactivateEndpoint+0x1da>
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	4413      	add	r3, r2
 8006f84:	881b      	ldrh	r3, [r3, #0]
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f90:	837b      	strh	r3, [r7, #26]
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	009b      	lsls	r3, r3, #2
 8006f9a:	441a      	add	r2, r3
 8006f9c:	8b7b      	ldrh	r3, [r7, #26]
 8006f9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fa2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006faa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	781b      	ldrb	r3, [r3, #0]
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	4413      	add	r3, r2
 8006fbc:	881b      	ldrh	r3, [r3, #0]
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fc8:	833b      	strh	r3, [r7, #24]
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	009b      	lsls	r3, r3, #2
 8006fd2:	441a      	add	r2, r3
 8006fd4:	8b3b      	ldrh	r3, [r7, #24]
 8006fd6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fe2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	009b      	lsls	r3, r3, #2
 8006ff2:	4413      	add	r3, r2
 8006ff4:	881b      	ldrh	r3, [r3, #0]
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ffc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007000:	82fb      	strh	r3, [r7, #22]
 8007002:	687a      	ldr	r2, [r7, #4]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	781b      	ldrb	r3, [r3, #0]
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	441a      	add	r2, r3
 800700c:	8afb      	ldrh	r3, [r7, #22]
 800700e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007012:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007016:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800701a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800701e:	b29b      	uxth	r3, r3
 8007020:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	4413      	add	r3, r2
 800702c:	881b      	ldrh	r3, [r3, #0]
 800702e:	b29b      	uxth	r3, r3
 8007030:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007034:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007038:	82bb      	strh	r3, [r7, #20]
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	009b      	lsls	r3, r3, #2
 8007042:	441a      	add	r2, r3
 8007044:	8abb      	ldrh	r3, [r7, #20]
 8007046:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800704a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800704e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007052:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007056:	b29b      	uxth	r3, r3
 8007058:	8013      	strh	r3, [r2, #0]
 800705a:	e0a3      	b.n	80071a4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	4413      	add	r3, r2
 8007066:	881b      	ldrh	r3, [r3, #0]
 8007068:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800706a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800706c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007070:	2b00      	cmp	r3, #0
 8007072:	d01b      	beq.n	80070ac <USB_DeactivateEndpoint+0x2d4>
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	781b      	ldrb	r3, [r3, #0]
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	4413      	add	r3, r2
 800707e:	881b      	ldrh	r3, [r3, #0]
 8007080:	b29b      	uxth	r3, r3
 8007082:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800708a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	441a      	add	r2, r3
 8007096:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007098:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800709c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80070a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	4413      	add	r3, r2
 80070b6:	881b      	ldrh	r3, [r3, #0]
 80070b8:	857b      	strh	r3, [r7, #42]	; 0x2a
 80070ba:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80070bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d01b      	beq.n	80070fc <USB_DeactivateEndpoint+0x324>
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	4413      	add	r3, r2
 80070ce:	881b      	ldrh	r3, [r3, #0]
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070da:	853b      	strh	r3, [r7, #40]	; 0x28
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	441a      	add	r2, r3
 80070e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80070e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070f4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80070fc:	687a      	ldr	r2, [r7, #4]
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	009b      	lsls	r3, r3, #2
 8007104:	4413      	add	r3, r2
 8007106:	881b      	ldrh	r3, [r3, #0]
 8007108:	b29b      	uxth	r3, r3
 800710a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800710e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007112:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	441a      	add	r2, r3
 800711e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007120:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007124:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007128:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800712c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007130:	b29b      	uxth	r3, r3
 8007132:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	4413      	add	r3, r2
 800713e:	881b      	ldrh	r3, [r3, #0]
 8007140:	b29b      	uxth	r3, r3
 8007142:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007146:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800714a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	441a      	add	r2, r3
 8007156:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007158:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800715c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007160:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007164:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007168:	b29b      	uxth	r3, r3
 800716a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800716c:	687a      	ldr	r2, [r7, #4]
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	781b      	ldrb	r3, [r3, #0]
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	4413      	add	r3, r2
 8007176:	881b      	ldrh	r3, [r3, #0]
 8007178:	b29b      	uxth	r3, r3
 800717a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800717e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007182:	847b      	strh	r3, [r7, #34]	; 0x22
 8007184:	687a      	ldr	r2, [r7, #4]
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	441a      	add	r2, r3
 800718e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007190:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007194:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007198:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800719c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3734      	adds	r7, #52	; 0x34
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bc80      	pop	{r7}
 80071ae:	4770      	bx	lr

080071b0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b0c2      	sub	sp, #264	; 0x108
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80071be:	6018      	str	r0, [r3, #0]
 80071c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071c8:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80071ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	785b      	ldrb	r3, [r3, #1]
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	f040 86b7 	bne.w	8007f4a <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80071dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	699a      	ldr	r2, [r3, #24]
 80071e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	691b      	ldr	r3, [r3, #16]
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d908      	bls.n	800720a <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80071f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007208:	e007      	b.n	800721a <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800720a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800720e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	699b      	ldr	r3, [r3, #24]
 8007216:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800721a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800721e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	7b1b      	ldrb	r3, [r3, #12]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d13a      	bne.n	80072a0 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800722a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800722e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	6959      	ldr	r1, [r3, #20]
 8007236:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800723a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	88da      	ldrh	r2, [r3, #6]
 8007242:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007246:	b29b      	uxth	r3, r3
 8007248:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800724c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007250:	6800      	ldr	r0, [r0, #0]
 8007252:	f001 fc9c 	bl	8008b8e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007256:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800725a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	613b      	str	r3, [r7, #16]
 8007262:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007266:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007270:	b29b      	uxth	r3, r3
 8007272:	461a      	mov	r2, r3
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	4413      	add	r3, r2
 8007278:	613b      	str	r3, [r7, #16]
 800727a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800727e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	011a      	lsls	r2, r3, #4
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	4413      	add	r3, r2
 800728c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007290:	60fb      	str	r3, [r7, #12]
 8007292:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007296:	b29a      	uxth	r2, r3
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	801a      	strh	r2, [r3, #0]
 800729c:	f000 be1f 	b.w	8007ede <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80072a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	78db      	ldrb	r3, [r3, #3]
 80072ac:	2b02      	cmp	r3, #2
 80072ae:	f040 8462 	bne.w	8007b76 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80072b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	6a1a      	ldr	r2, [r3, #32]
 80072be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	429a      	cmp	r2, r3
 80072cc:	f240 83df 	bls.w	8007a8e <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80072d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	009b      	lsls	r3, r3, #2
 80072e8:	4413      	add	r3, r2
 80072ea:	881b      	ldrh	r3, [r3, #0]
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072f6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80072fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007308:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	781b      	ldrb	r3, [r3, #0]
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	441a      	add	r2, r3
 8007314:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007318:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800731c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007320:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007328:	b29b      	uxth	r3, r3
 800732a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800732c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007330:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	6a1a      	ldr	r2, [r3, #32]
 8007338:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800733c:	1ad2      	subs	r2, r2, r3
 800733e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007342:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800734a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800734e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007358:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	781b      	ldrb	r3, [r3, #0]
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	4413      	add	r3, r2
 8007364:	881b      	ldrh	r3, [r3, #0]
 8007366:	b29b      	uxth	r3, r3
 8007368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800736c:	2b00      	cmp	r3, #0
 800736e:	f000 81c7 	beq.w	8007700 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007372:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007376:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	633b      	str	r3, [r7, #48]	; 0x30
 800737e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007382:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	785b      	ldrb	r3, [r3, #1]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d177      	bne.n	800747e <USB_EPStartXfer+0x2ce>
 800738e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007392:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	62bb      	str	r3, [r7, #40]	; 0x28
 800739a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800739e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	461a      	mov	r2, r3
 80073ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ae:	4413      	add	r3, r2
 80073b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80073b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80073b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	011a      	lsls	r2, r3, #4
 80073c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c2:	4413      	add	r3, r2
 80073c4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80073c8:	627b      	str	r3, [r7, #36]	; 0x24
 80073ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073cc:	881b      	ldrh	r3, [r3, #0]
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073d4:	b29a      	uxth	r2, r3
 80073d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d8:	801a      	strh	r2, [r3, #0]
 80073da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80073de:	2b3e      	cmp	r3, #62	; 0x3e
 80073e0:	d921      	bls.n	8007426 <USB_EPStartXfer+0x276>
 80073e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80073e6:	095b      	lsrs	r3, r3, #5
 80073e8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80073ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80073f0:	f003 031f 	and.w	r3, r3, #31
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d104      	bne.n	8007402 <USB_EPStartXfer+0x252>
 80073f8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80073fc:	3b01      	subs	r3, #1
 80073fe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007404:	881b      	ldrh	r3, [r3, #0]
 8007406:	b29a      	uxth	r2, r3
 8007408:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800740c:	b29b      	uxth	r3, r3
 800740e:	029b      	lsls	r3, r3, #10
 8007410:	b29b      	uxth	r3, r3
 8007412:	4313      	orrs	r3, r2
 8007414:	b29b      	uxth	r3, r3
 8007416:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800741a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800741e:	b29a      	uxth	r2, r3
 8007420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007422:	801a      	strh	r2, [r3, #0]
 8007424:	e050      	b.n	80074c8 <USB_EPStartXfer+0x318>
 8007426:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800742a:	2b00      	cmp	r3, #0
 800742c:	d10a      	bne.n	8007444 <USB_EPStartXfer+0x294>
 800742e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007430:	881b      	ldrh	r3, [r3, #0]
 8007432:	b29b      	uxth	r3, r3
 8007434:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007438:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800743c:	b29a      	uxth	r2, r3
 800743e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007440:	801a      	strh	r2, [r3, #0]
 8007442:	e041      	b.n	80074c8 <USB_EPStartXfer+0x318>
 8007444:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007448:	085b      	lsrs	r3, r3, #1
 800744a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800744e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	2b00      	cmp	r3, #0
 8007458:	d004      	beq.n	8007464 <USB_EPStartXfer+0x2b4>
 800745a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800745e:	3301      	adds	r3, #1
 8007460:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007466:	881b      	ldrh	r3, [r3, #0]
 8007468:	b29a      	uxth	r2, r3
 800746a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800746e:	b29b      	uxth	r3, r3
 8007470:	029b      	lsls	r3, r3, #10
 8007472:	b29b      	uxth	r3, r3
 8007474:	4313      	orrs	r3, r2
 8007476:	b29a      	uxth	r2, r3
 8007478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747a:	801a      	strh	r2, [r3, #0]
 800747c:	e024      	b.n	80074c8 <USB_EPStartXfer+0x318>
 800747e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007482:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	785b      	ldrb	r3, [r3, #1]
 800748a:	2b01      	cmp	r3, #1
 800748c:	d11c      	bne.n	80074c8 <USB_EPStartXfer+0x318>
 800748e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007492:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800749c:	b29b      	uxth	r3, r3
 800749e:	461a      	mov	r2, r3
 80074a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074a2:	4413      	add	r3, r2
 80074a4:	633b      	str	r3, [r7, #48]	; 0x30
 80074a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	781b      	ldrb	r3, [r3, #0]
 80074b2:	011a      	lsls	r2, r3, #4
 80074b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b6:	4413      	add	r3, r2
 80074b8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80074bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80074c2:	b29a      	uxth	r2, r3
 80074c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80074c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	895b      	ldrh	r3, [r3, #10]
 80074d4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80074d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	6959      	ldr	r1, [r3, #20]
 80074e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80074ee:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80074f2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80074f6:	6800      	ldr	r0, [r0, #0]
 80074f8:	f001 fb49 	bl	8008b8e <USB_WritePMA>
            ep->xfer_buff += len;
 80074fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007500:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	695a      	ldr	r2, [r3, #20]
 8007508:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800750c:	441a      	add	r2, r3
 800750e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007512:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800751a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800751e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6a1a      	ldr	r2, [r3, #32]
 8007526:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800752a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	429a      	cmp	r2, r3
 8007534:	d90f      	bls.n	8007556 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8007536:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800753a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	6a1a      	ldr	r2, [r3, #32]
 8007542:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007546:	1ad2      	subs	r2, r2, r3
 8007548:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800754c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	621a      	str	r2, [r3, #32]
 8007554:	e00e      	b.n	8007574 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8007556:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800755a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	6a1b      	ldr	r3, [r3, #32]
 8007562:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8007566:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800756a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	2200      	movs	r2, #0
 8007572:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007574:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007578:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	785b      	ldrb	r3, [r3, #1]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d177      	bne.n	8007674 <USB_EPStartXfer+0x4c4>
 8007584:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007588:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	61bb      	str	r3, [r7, #24]
 8007590:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007594:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800759e:	b29b      	uxth	r3, r3
 80075a0:	461a      	mov	r2, r3
 80075a2:	69bb      	ldr	r3, [r7, #24]
 80075a4:	4413      	add	r3, r2
 80075a6:	61bb      	str	r3, [r7, #24]
 80075a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80075ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	011a      	lsls	r2, r3, #4
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	4413      	add	r3, r2
 80075ba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80075be:	617b      	str	r3, [r7, #20]
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	801a      	strh	r2, [r3, #0]
 80075d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075d4:	2b3e      	cmp	r3, #62	; 0x3e
 80075d6:	d921      	bls.n	800761c <USB_EPStartXfer+0x46c>
 80075d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075dc:	095b      	lsrs	r3, r3, #5
 80075de:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80075e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075e6:	f003 031f 	and.w	r3, r3, #31
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d104      	bne.n	80075f8 <USB_EPStartXfer+0x448>
 80075ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075f2:	3b01      	subs	r3, #1
 80075f4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	881b      	ldrh	r3, [r3, #0]
 80075fc:	b29a      	uxth	r2, r3
 80075fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007602:	b29b      	uxth	r3, r3
 8007604:	029b      	lsls	r3, r3, #10
 8007606:	b29b      	uxth	r3, r3
 8007608:	4313      	orrs	r3, r2
 800760a:	b29b      	uxth	r3, r3
 800760c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007610:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007614:	b29a      	uxth	r2, r3
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	801a      	strh	r2, [r3, #0]
 800761a:	e056      	b.n	80076ca <USB_EPStartXfer+0x51a>
 800761c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10a      	bne.n	800763a <USB_EPStartXfer+0x48a>
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	881b      	ldrh	r3, [r3, #0]
 8007628:	b29b      	uxth	r3, r3
 800762a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800762e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007632:	b29a      	uxth	r2, r3
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	801a      	strh	r2, [r3, #0]
 8007638:	e047      	b.n	80076ca <USB_EPStartXfer+0x51a>
 800763a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800763e:	085b      	lsrs	r3, r3, #1
 8007640:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007644:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007648:	f003 0301 	and.w	r3, r3, #1
 800764c:	2b00      	cmp	r3, #0
 800764e:	d004      	beq.n	800765a <USB_EPStartXfer+0x4aa>
 8007650:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007654:	3301      	adds	r3, #1
 8007656:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	881b      	ldrh	r3, [r3, #0]
 800765e:	b29a      	uxth	r2, r3
 8007660:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007664:	b29b      	uxth	r3, r3
 8007666:	029b      	lsls	r3, r3, #10
 8007668:	b29b      	uxth	r3, r3
 800766a:	4313      	orrs	r3, r2
 800766c:	b29a      	uxth	r2, r3
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	801a      	strh	r2, [r3, #0]
 8007672:	e02a      	b.n	80076ca <USB_EPStartXfer+0x51a>
 8007674:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007678:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	785b      	ldrb	r3, [r3, #1]
 8007680:	2b01      	cmp	r3, #1
 8007682:	d122      	bne.n	80076ca <USB_EPStartXfer+0x51a>
 8007684:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007688:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	623b      	str	r3, [r7, #32]
 8007690:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007694:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800769e:	b29b      	uxth	r3, r3
 80076a0:	461a      	mov	r2, r3
 80076a2:	6a3b      	ldr	r3, [r7, #32]
 80076a4:	4413      	add	r3, r2
 80076a6:	623b      	str	r3, [r7, #32]
 80076a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	781b      	ldrb	r3, [r3, #0]
 80076b4:	011a      	lsls	r2, r3, #4
 80076b6:	6a3b      	ldr	r3, [r7, #32]
 80076b8:	4413      	add	r3, r2
 80076ba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80076be:	61fb      	str	r3, [r7, #28]
 80076c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80076c4:	b29a      	uxth	r2, r3
 80076c6:	69fb      	ldr	r3, [r7, #28]
 80076c8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80076ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	891b      	ldrh	r3, [r3, #8]
 80076d6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	6959      	ldr	r1, [r3, #20]
 80076e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80076f0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80076f4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80076f8:	6800      	ldr	r0, [r0, #0]
 80076fa:	f001 fa48 	bl	8008b8e <USB_WritePMA>
 80076fe:	e3ee      	b.n	8007ede <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007704:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	785b      	ldrb	r3, [r3, #1]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d177      	bne.n	8007800 <USB_EPStartXfer+0x650>
 8007710:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007714:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	64bb      	str	r3, [r7, #72]	; 0x48
 800771c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007720:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800772a:	b29b      	uxth	r3, r3
 800772c:	461a      	mov	r2, r3
 800772e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007730:	4413      	add	r3, r2
 8007732:	64bb      	str	r3, [r7, #72]	; 0x48
 8007734:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007738:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	781b      	ldrb	r3, [r3, #0]
 8007740:	011a      	lsls	r2, r3, #4
 8007742:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007744:	4413      	add	r3, r2
 8007746:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800774a:	647b      	str	r3, [r7, #68]	; 0x44
 800774c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800774e:	881b      	ldrh	r3, [r3, #0]
 8007750:	b29b      	uxth	r3, r3
 8007752:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007756:	b29a      	uxth	r2, r3
 8007758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800775a:	801a      	strh	r2, [r3, #0]
 800775c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007760:	2b3e      	cmp	r3, #62	; 0x3e
 8007762:	d921      	bls.n	80077a8 <USB_EPStartXfer+0x5f8>
 8007764:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007768:	095b      	lsrs	r3, r3, #5
 800776a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800776e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007772:	f003 031f 	and.w	r3, r3, #31
 8007776:	2b00      	cmp	r3, #0
 8007778:	d104      	bne.n	8007784 <USB_EPStartXfer+0x5d4>
 800777a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800777e:	3b01      	subs	r3, #1
 8007780:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007784:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007786:	881b      	ldrh	r3, [r3, #0]
 8007788:	b29a      	uxth	r2, r3
 800778a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800778e:	b29b      	uxth	r3, r3
 8007790:	029b      	lsls	r3, r3, #10
 8007792:	b29b      	uxth	r3, r3
 8007794:	4313      	orrs	r3, r2
 8007796:	b29b      	uxth	r3, r3
 8007798:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800779c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077a0:	b29a      	uxth	r2, r3
 80077a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077a4:	801a      	strh	r2, [r3, #0]
 80077a6:	e056      	b.n	8007856 <USB_EPStartXfer+0x6a6>
 80077a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d10a      	bne.n	80077c6 <USB_EPStartXfer+0x616>
 80077b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077b2:	881b      	ldrh	r3, [r3, #0]
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077be:	b29a      	uxth	r2, r3
 80077c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077c2:	801a      	strh	r2, [r3, #0]
 80077c4:	e047      	b.n	8007856 <USB_EPStartXfer+0x6a6>
 80077c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80077ca:	085b      	lsrs	r3, r3, #1
 80077cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80077d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80077d4:	f003 0301 	and.w	r3, r3, #1
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d004      	beq.n	80077e6 <USB_EPStartXfer+0x636>
 80077dc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80077e0:	3301      	adds	r3, #1
 80077e2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80077e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077e8:	881b      	ldrh	r3, [r3, #0]
 80077ea:	b29a      	uxth	r2, r3
 80077ec:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	029b      	lsls	r3, r3, #10
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	4313      	orrs	r3, r2
 80077f8:	b29a      	uxth	r2, r3
 80077fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077fc:	801a      	strh	r2, [r3, #0]
 80077fe:	e02a      	b.n	8007856 <USB_EPStartXfer+0x6a6>
 8007800:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007804:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	785b      	ldrb	r3, [r3, #1]
 800780c:	2b01      	cmp	r3, #1
 800780e:	d122      	bne.n	8007856 <USB_EPStartXfer+0x6a6>
 8007810:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007814:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	653b      	str	r3, [r7, #80]	; 0x50
 800781c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007820:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800782a:	b29b      	uxth	r3, r3
 800782c:	461a      	mov	r2, r3
 800782e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007830:	4413      	add	r3, r2
 8007832:	653b      	str	r3, [r7, #80]	; 0x50
 8007834:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007838:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	011a      	lsls	r2, r3, #4
 8007842:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007844:	4413      	add	r3, r2
 8007846:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800784a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800784c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007850:	b29a      	uxth	r2, r3
 8007852:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007854:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007856:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800785a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	891b      	ldrh	r3, [r3, #8]
 8007862:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007866:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800786a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6959      	ldr	r1, [r3, #20]
 8007872:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007876:	b29b      	uxth	r3, r3
 8007878:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800787c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007880:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007884:	6800      	ldr	r0, [r0, #0]
 8007886:	f001 f982 	bl	8008b8e <USB_WritePMA>
            ep->xfer_buff += len;
 800788a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800788e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	695a      	ldr	r2, [r3, #20]
 8007896:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800789a:	441a      	add	r2, r3
 800789c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80078a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80078a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80078ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	6a1a      	ldr	r2, [r3, #32]
 80078b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80078b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	691b      	ldr	r3, [r3, #16]
 80078c0:	429a      	cmp	r2, r3
 80078c2:	d90f      	bls.n	80078e4 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80078c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80078c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	6a1a      	ldr	r2, [r3, #32]
 80078d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078d4:	1ad2      	subs	r2, r2, r3
 80078d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80078da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	621a      	str	r2, [r3, #32]
 80078e2:	e00e      	b.n	8007902 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 80078e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80078e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	6a1b      	ldr	r3, [r3, #32]
 80078f0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80078f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80078f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2200      	movs	r2, #0
 8007900:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007902:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007906:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	643b      	str	r3, [r7, #64]	; 0x40
 800790e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007912:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	785b      	ldrb	r3, [r3, #1]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d177      	bne.n	8007a0e <USB_EPStartXfer+0x85e>
 800791e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007922:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	63bb      	str	r3, [r7, #56]	; 0x38
 800792a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800792e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007938:	b29b      	uxth	r3, r3
 800793a:	461a      	mov	r2, r3
 800793c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800793e:	4413      	add	r3, r2
 8007940:	63bb      	str	r3, [r7, #56]	; 0x38
 8007942:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007946:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	011a      	lsls	r2, r3, #4
 8007950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007952:	4413      	add	r3, r2
 8007954:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007958:	637b      	str	r3, [r7, #52]	; 0x34
 800795a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800795c:	881b      	ldrh	r3, [r3, #0]
 800795e:	b29b      	uxth	r3, r3
 8007960:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007964:	b29a      	uxth	r2, r3
 8007966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007968:	801a      	strh	r2, [r3, #0]
 800796a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800796e:	2b3e      	cmp	r3, #62	; 0x3e
 8007970:	d921      	bls.n	80079b6 <USB_EPStartXfer+0x806>
 8007972:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007976:	095b      	lsrs	r3, r3, #5
 8007978:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800797c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007980:	f003 031f 	and.w	r3, r3, #31
 8007984:	2b00      	cmp	r3, #0
 8007986:	d104      	bne.n	8007992 <USB_EPStartXfer+0x7e2>
 8007988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800798c:	3b01      	subs	r3, #1
 800798e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007994:	881b      	ldrh	r3, [r3, #0]
 8007996:	b29a      	uxth	r2, r3
 8007998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800799c:	b29b      	uxth	r3, r3
 800799e:	029b      	lsls	r3, r3, #10
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	4313      	orrs	r3, r2
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079ae:	b29a      	uxth	r2, r3
 80079b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079b2:	801a      	strh	r2, [r3, #0]
 80079b4:	e050      	b.n	8007a58 <USB_EPStartXfer+0x8a8>
 80079b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10a      	bne.n	80079d4 <USB_EPStartXfer+0x824>
 80079be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079c0:	881b      	ldrh	r3, [r3, #0]
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079cc:	b29a      	uxth	r2, r3
 80079ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079d0:	801a      	strh	r2, [r3, #0]
 80079d2:	e041      	b.n	8007a58 <USB_EPStartXfer+0x8a8>
 80079d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80079d8:	085b      	lsrs	r3, r3, #1
 80079da:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80079de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80079e2:	f003 0301 	and.w	r3, r3, #1
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d004      	beq.n	80079f4 <USB_EPStartXfer+0x844>
 80079ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079ee:	3301      	adds	r3, #1
 80079f0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80079f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079f6:	881b      	ldrh	r3, [r3, #0]
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	029b      	lsls	r3, r3, #10
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	4313      	orrs	r3, r2
 8007a06:	b29a      	uxth	r2, r3
 8007a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a0a:	801a      	strh	r2, [r3, #0]
 8007a0c:	e024      	b.n	8007a58 <USB_EPStartXfer+0x8a8>
 8007a0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	785b      	ldrb	r3, [r3, #1]
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d11c      	bne.n	8007a58 <USB_EPStartXfer+0x8a8>
 8007a1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a22:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	461a      	mov	r2, r3
 8007a30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007a32:	4413      	add	r3, r2
 8007a34:	643b      	str	r3, [r7, #64]	; 0x40
 8007a36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	011a      	lsls	r2, r3, #4
 8007a44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007a46:	4413      	add	r3, r2
 8007a48:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007a4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007a52:	b29a      	uxth	r2, r3
 8007a54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a56:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007a58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	895b      	ldrh	r3, [r3, #10]
 8007a64:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007a68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	6959      	ldr	r1, [r3, #20]
 8007a74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007a7e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007a82:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007a86:	6800      	ldr	r0, [r0, #0]
 8007a88:	f001 f881 	bl	8008b8e <USB_WritePMA>
 8007a8c:	e227      	b.n	8007ede <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007a8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	6a1b      	ldr	r3, [r3, #32]
 8007a9a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007a9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007aa2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007aac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	781b      	ldrb	r3, [r3, #0]
 8007ab4:	009b      	lsls	r3, r3, #2
 8007ab6:	4413      	add	r3, r2
 8007ab8:	881b      	ldrh	r3, [r3, #0]
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007ac0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ac4:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8007ac8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007acc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ad6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	441a      	add	r2, r3
 8007ae2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007ae6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007aea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007aee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007afa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007afe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	461a      	mov	r2, r3
 8007b18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b1a:	4413      	add	r3, r2
 8007b1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	011a      	lsls	r2, r3, #4
 8007b2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b2e:	4413      	add	r3, r2
 8007b30:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007b34:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b3e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007b40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	891b      	ldrh	r3, [r3, #8]
 8007b4c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007b50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	6959      	ldr	r1, [r3, #20]
 8007b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007b66:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007b6a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007b6e:	6800      	ldr	r0, [r0, #0]
 8007b70:	f001 f80d 	bl	8008b8e <USB_WritePMA>
 8007b74:	e1b3      	b.n	8007ede <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007b76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	6a1a      	ldr	r2, [r3, #32]
 8007b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b86:	1ad2      	subs	r2, r2, r3
 8007b88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007b94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b98:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ba2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	4413      	add	r3, r2
 8007bae:	881b      	ldrh	r3, [r3, #0]
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f000 80c6 	beq.w	8007d48 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007bbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007bc0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	673b      	str	r3, [r7, #112]	; 0x70
 8007bc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007bcc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	785b      	ldrb	r3, [r3, #1]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d177      	bne.n	8007cc8 <USB_EPStartXfer+0xb18>
 8007bd8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007bdc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	66bb      	str	r3, [r7, #104]	; 0x68
 8007be4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007be8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007bf8:	4413      	add	r3, r2
 8007bfa:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bfc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	781b      	ldrb	r3, [r3, #0]
 8007c08:	011a      	lsls	r2, r3, #4
 8007c0a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007c0c:	4413      	add	r3, r2
 8007c0e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007c12:	667b      	str	r3, [r7, #100]	; 0x64
 8007c14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c16:	881b      	ldrh	r3, [r3, #0]
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c1e:	b29a      	uxth	r2, r3
 8007c20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c22:	801a      	strh	r2, [r3, #0]
 8007c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c28:	2b3e      	cmp	r3, #62	; 0x3e
 8007c2a:	d921      	bls.n	8007c70 <USB_EPStartXfer+0xac0>
 8007c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c30:	095b      	lsrs	r3, r3, #5
 8007c32:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c3a:	f003 031f 	and.w	r3, r3, #31
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d104      	bne.n	8007c4c <USB_EPStartXfer+0xa9c>
 8007c42:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007c46:	3b01      	subs	r3, #1
 8007c48:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007c4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c4e:	881b      	ldrh	r3, [r3, #0]
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	029b      	lsls	r3, r3, #10
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c68:	b29a      	uxth	r2, r3
 8007c6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c6c:	801a      	strh	r2, [r3, #0]
 8007c6e:	e050      	b.n	8007d12 <USB_EPStartXfer+0xb62>
 8007c70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d10a      	bne.n	8007c8e <USB_EPStartXfer+0xade>
 8007c78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c7a:	881b      	ldrh	r3, [r3, #0]
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c86:	b29a      	uxth	r2, r3
 8007c88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c8a:	801a      	strh	r2, [r3, #0]
 8007c8c:	e041      	b.n	8007d12 <USB_EPStartXfer+0xb62>
 8007c8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c92:	085b      	lsrs	r3, r3, #1
 8007c94:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c9c:	f003 0301 	and.w	r3, r3, #1
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d004      	beq.n	8007cae <USB_EPStartXfer+0xafe>
 8007ca4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007ca8:	3301      	adds	r3, #1
 8007caa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007cae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007cb0:	881b      	ldrh	r3, [r3, #0]
 8007cb2:	b29a      	uxth	r2, r3
 8007cb4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	029b      	lsls	r3, r3, #10
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	b29a      	uxth	r2, r3
 8007cc2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007cc4:	801a      	strh	r2, [r3, #0]
 8007cc6:	e024      	b.n	8007d12 <USB_EPStartXfer+0xb62>
 8007cc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ccc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	785b      	ldrb	r3, [r3, #1]
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d11c      	bne.n	8007d12 <USB_EPStartXfer+0xb62>
 8007cd8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007cdc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	461a      	mov	r2, r3
 8007cea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007cec:	4413      	add	r3, r2
 8007cee:	673b      	str	r3, [r7, #112]	; 0x70
 8007cf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007cf4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	011a      	lsls	r2, r3, #4
 8007cfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d00:	4413      	add	r3, r2
 8007d02:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d06:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007d08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d0c:	b29a      	uxth	r2, r3
 8007d0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d10:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007d12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	895b      	ldrh	r3, [r3, #10]
 8007d1e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007d22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	6959      	ldr	r1, [r3, #20]
 8007d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007d38:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007d3c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007d40:	6800      	ldr	r0, [r0, #0]
 8007d42:	f000 ff24 	bl	8008b8e <USB_WritePMA>
 8007d46:	e0ca      	b.n	8007ede <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007d48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	785b      	ldrb	r3, [r3, #1]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d177      	bne.n	8007e48 <USB_EPStartXfer+0xc98>
 8007d58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d5c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007d64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d68:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	461a      	mov	r2, r3
 8007d76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007d78:	4413      	add	r3, r2
 8007d7a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007d7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	781b      	ldrb	r3, [r3, #0]
 8007d88:	011a      	lsls	r2, r3, #4
 8007d8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007d8c:	4413      	add	r3, r2
 8007d8e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007d92:	67bb      	str	r3, [r7, #120]	; 0x78
 8007d94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d96:	881b      	ldrh	r3, [r3, #0]
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d9e:	b29a      	uxth	r2, r3
 8007da0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007da2:	801a      	strh	r2, [r3, #0]
 8007da4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007da8:	2b3e      	cmp	r3, #62	; 0x3e
 8007daa:	d921      	bls.n	8007df0 <USB_EPStartXfer+0xc40>
 8007dac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007db0:	095b      	lsrs	r3, r3, #5
 8007db2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007db6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007dba:	f003 031f 	and.w	r3, r3, #31
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d104      	bne.n	8007dcc <USB_EPStartXfer+0xc1c>
 8007dc2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007dc6:	3b01      	subs	r3, #1
 8007dc8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007dcc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dce:	881b      	ldrh	r3, [r3, #0]
 8007dd0:	b29a      	uxth	r2, r3
 8007dd2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007dd6:	b29b      	uxth	r3, r3
 8007dd8:	029b      	lsls	r3, r3, #10
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	b29b      	uxth	r3, r3
 8007de0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007de4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007de8:	b29a      	uxth	r2, r3
 8007dea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dec:	801a      	strh	r2, [r3, #0]
 8007dee:	e05c      	b.n	8007eaa <USB_EPStartXfer+0xcfa>
 8007df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d10a      	bne.n	8007e0e <USB_EPStartXfer+0xc5e>
 8007df8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dfa:	881b      	ldrh	r3, [r3, #0]
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e06:	b29a      	uxth	r2, r3
 8007e08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e0a:	801a      	strh	r2, [r3, #0]
 8007e0c:	e04d      	b.n	8007eaa <USB_EPStartXfer+0xcfa>
 8007e0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007e12:	085b      	lsrs	r3, r3, #1
 8007e14:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007e18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007e1c:	f003 0301 	and.w	r3, r3, #1
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d004      	beq.n	8007e2e <USB_EPStartXfer+0xc7e>
 8007e24:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007e28:	3301      	adds	r3, #1
 8007e2a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007e2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e30:	881b      	ldrh	r3, [r3, #0]
 8007e32:	b29a      	uxth	r2, r3
 8007e34:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	029b      	lsls	r3, r3, #10
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	b29a      	uxth	r2, r3
 8007e42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e44:	801a      	strh	r2, [r3, #0]
 8007e46:	e030      	b.n	8007eaa <USB_EPStartXfer+0xcfa>
 8007e48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	785b      	ldrb	r3, [r3, #1]
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d128      	bne.n	8007eaa <USB_EPStartXfer+0xcfa>
 8007e58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e5c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007e66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	461a      	mov	r2, r3
 8007e78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007e7c:	4413      	add	r3, r2
 8007e7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007e82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	011a      	lsls	r2, r3, #4
 8007e90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007e94:	4413      	add	r3, r2
 8007e96:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007e9a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007e9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007ea2:	b29a      	uxth	r2, r3
 8007ea4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007ea8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007eaa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007eae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	891b      	ldrh	r3, [r3, #8]
 8007eb6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007eba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ebe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	6959      	ldr	r1, [r3, #20]
 8007ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007ed0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007ed4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007ed8:	6800      	ldr	r0, [r0, #0]
 8007eda:	f000 fe58 	bl	8008b8e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007ede:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ee2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007eec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	781b      	ldrb	r3, [r3, #0]
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	4413      	add	r3, r2
 8007ef8:	881b      	ldrh	r3, [r3, #0]
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f04:	817b      	strh	r3, [r7, #10]
 8007f06:	897b      	ldrh	r3, [r7, #10]
 8007f08:	f083 0310 	eor.w	r3, r3, #16
 8007f0c:	817b      	strh	r3, [r7, #10]
 8007f0e:	897b      	ldrh	r3, [r7, #10]
 8007f10:	f083 0320 	eor.w	r3, r3, #32
 8007f14:	817b      	strh	r3, [r7, #10]
 8007f16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f1a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	781b      	ldrb	r3, [r3, #0]
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	441a      	add	r2, r3
 8007f30:	897b      	ldrh	r3, [r7, #10]
 8007f32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	8013      	strh	r3, [r2, #0]
 8007f46:	f000 bcde 	b.w	8008906 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007f4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	7b1b      	ldrb	r3, [r3, #12]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	f040 80bb 	bne.w	80080d2 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007f5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f60:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	699a      	ldr	r2, [r3, #24]
 8007f68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	691b      	ldr	r3, [r3, #16]
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d917      	bls.n	8007fa8 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8007f78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	691b      	ldr	r3, [r3, #16]
 8007f84:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8007f88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	699a      	ldr	r2, [r3, #24]
 8007f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f98:	1ad2      	subs	r2, r2, r3
 8007f9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	619a      	str	r2, [r3, #24]
 8007fa6:	e00e      	b.n	8007fc6 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8007fa8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	699b      	ldr	r3, [r3, #24]
 8007fb4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8007fb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fbc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007fc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007fd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fd8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007fea:	4413      	add	r3, r2
 8007fec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007ff0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ff4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	011a      	lsls	r2, r3, #4
 8007ffe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008002:	4413      	add	r3, r2
 8008004:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008008:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800800c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008010:	881b      	ldrh	r3, [r3, #0]
 8008012:	b29b      	uxth	r3, r3
 8008014:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008018:	b29a      	uxth	r2, r3
 800801a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800801e:	801a      	strh	r2, [r3, #0]
 8008020:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008024:	2b3e      	cmp	r3, #62	; 0x3e
 8008026:	d924      	bls.n	8008072 <USB_EPStartXfer+0xec2>
 8008028:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800802c:	095b      	lsrs	r3, r3, #5
 800802e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008032:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008036:	f003 031f 	and.w	r3, r3, #31
 800803a:	2b00      	cmp	r3, #0
 800803c:	d104      	bne.n	8008048 <USB_EPStartXfer+0xe98>
 800803e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008042:	3b01      	subs	r3, #1
 8008044:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008048:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800804c:	881b      	ldrh	r3, [r3, #0]
 800804e:	b29a      	uxth	r2, r3
 8008050:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008054:	b29b      	uxth	r3, r3
 8008056:	029b      	lsls	r3, r3, #10
 8008058:	b29b      	uxth	r3, r3
 800805a:	4313      	orrs	r3, r2
 800805c:	b29b      	uxth	r3, r3
 800805e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008062:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008066:	b29a      	uxth	r2, r3
 8008068:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800806c:	801a      	strh	r2, [r3, #0]
 800806e:	f000 bc10 	b.w	8008892 <USB_EPStartXfer+0x16e2>
 8008072:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008076:	2b00      	cmp	r3, #0
 8008078:	d10c      	bne.n	8008094 <USB_EPStartXfer+0xee4>
 800807a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800807e:	881b      	ldrh	r3, [r3, #0]
 8008080:	b29b      	uxth	r3, r3
 8008082:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008086:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800808a:	b29a      	uxth	r2, r3
 800808c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008090:	801a      	strh	r2, [r3, #0]
 8008092:	e3fe      	b.n	8008892 <USB_EPStartXfer+0x16e2>
 8008094:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008098:	085b      	lsrs	r3, r3, #1
 800809a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800809e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80080a2:	f003 0301 	and.w	r3, r3, #1
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d004      	beq.n	80080b4 <USB_EPStartXfer+0xf04>
 80080aa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80080ae:	3301      	adds	r3, #1
 80080b0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80080b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80080b8:	881b      	ldrh	r3, [r3, #0]
 80080ba:	b29a      	uxth	r2, r3
 80080bc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	029b      	lsls	r3, r3, #10
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	4313      	orrs	r3, r2
 80080c8:	b29a      	uxth	r2, r3
 80080ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80080ce:	801a      	strh	r2, [r3, #0]
 80080d0:	e3df      	b.n	8008892 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80080d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	78db      	ldrb	r3, [r3, #3]
 80080de:	2b02      	cmp	r3, #2
 80080e0:	f040 8218 	bne.w	8008514 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80080e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	785b      	ldrb	r3, [r3, #1]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	f040 809d 	bne.w	8008230 <USB_EPStartXfer+0x1080>
 80080f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008104:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008108:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008112:	b29b      	uxth	r3, r3
 8008114:	461a      	mov	r2, r3
 8008116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800811a:	4413      	add	r3, r2
 800811c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008120:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008124:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	011a      	lsls	r2, r3, #4
 800812e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008132:	4413      	add	r3, r2
 8008134:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008138:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800813c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008140:	881b      	ldrh	r3, [r3, #0]
 8008142:	b29b      	uxth	r3, r3
 8008144:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008148:	b29a      	uxth	r2, r3
 800814a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800814e:	801a      	strh	r2, [r3, #0]
 8008150:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008154:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	691b      	ldr	r3, [r3, #16]
 800815c:	2b3e      	cmp	r3, #62	; 0x3e
 800815e:	d92b      	bls.n	80081b8 <USB_EPStartXfer+0x1008>
 8008160:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008164:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	691b      	ldr	r3, [r3, #16]
 800816c:	095b      	lsrs	r3, r3, #5
 800816e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008172:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008176:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	691b      	ldr	r3, [r3, #16]
 800817e:	f003 031f 	and.w	r3, r3, #31
 8008182:	2b00      	cmp	r3, #0
 8008184:	d104      	bne.n	8008190 <USB_EPStartXfer+0xfe0>
 8008186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800818a:	3b01      	subs	r3, #1
 800818c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008190:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008194:	881b      	ldrh	r3, [r3, #0]
 8008196:	b29a      	uxth	r2, r3
 8008198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800819c:	b29b      	uxth	r3, r3
 800819e:	029b      	lsls	r3, r3, #10
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	4313      	orrs	r3, r2
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081ae:	b29a      	uxth	r2, r3
 80081b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80081b4:	801a      	strh	r2, [r3, #0]
 80081b6:	e070      	b.n	800829a <USB_EPStartXfer+0x10ea>
 80081b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	691b      	ldr	r3, [r3, #16]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d10c      	bne.n	80081e2 <USB_EPStartXfer+0x1032>
 80081c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80081cc:	881b      	ldrh	r3, [r3, #0]
 80081ce:	b29b      	uxth	r3, r3
 80081d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081d8:	b29a      	uxth	r2, r3
 80081da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80081de:	801a      	strh	r2, [r3, #0]
 80081e0:	e05b      	b.n	800829a <USB_EPStartXfer+0x10ea>
 80081e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	691b      	ldr	r3, [r3, #16]
 80081ee:	085b      	lsrs	r3, r3, #1
 80081f0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80081f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	691b      	ldr	r3, [r3, #16]
 8008200:	f003 0301 	and.w	r3, r3, #1
 8008204:	2b00      	cmp	r3, #0
 8008206:	d004      	beq.n	8008212 <USB_EPStartXfer+0x1062>
 8008208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800820c:	3301      	adds	r3, #1
 800820e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008212:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008216:	881b      	ldrh	r3, [r3, #0]
 8008218:	b29a      	uxth	r2, r3
 800821a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800821e:	b29b      	uxth	r3, r3
 8008220:	029b      	lsls	r3, r3, #10
 8008222:	b29b      	uxth	r3, r3
 8008224:	4313      	orrs	r3, r2
 8008226:	b29a      	uxth	r2, r3
 8008228:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800822c:	801a      	strh	r2, [r3, #0]
 800822e:	e034      	b.n	800829a <USB_EPStartXfer+0x10ea>
 8008230:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008234:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	785b      	ldrb	r3, [r3, #1]
 800823c:	2b01      	cmp	r3, #1
 800823e:	d12c      	bne.n	800829a <USB_EPStartXfer+0x10ea>
 8008240:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008244:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800824e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008252:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800825c:	b29b      	uxth	r3, r3
 800825e:	461a      	mov	r2, r3
 8008260:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008264:	4413      	add	r3, r2
 8008266:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800826a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800826e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	011a      	lsls	r2, r3, #4
 8008278:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800827c:	4413      	add	r3, r2
 800827e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008282:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008286:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800828a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	b29a      	uxth	r2, r3
 8008294:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008298:	801a      	strh	r2, [r3, #0]
 800829a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800829e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80082a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	785b      	ldrb	r3, [r3, #1]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	f040 809d 	bne.w	80083f4 <USB_EPStartXfer+0x1244>
 80082ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80082c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	461a      	mov	r2, r3
 80082da:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80082de:	4413      	add	r3, r2
 80082e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80082e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	011a      	lsls	r2, r3, #4
 80082f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80082f6:	4413      	add	r3, r2
 80082f8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80082fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008300:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008304:	881b      	ldrh	r3, [r3, #0]
 8008306:	b29b      	uxth	r3, r3
 8008308:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800830c:	b29a      	uxth	r2, r3
 800830e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008312:	801a      	strh	r2, [r3, #0]
 8008314:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008318:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	691b      	ldr	r3, [r3, #16]
 8008320:	2b3e      	cmp	r3, #62	; 0x3e
 8008322:	d92b      	bls.n	800837c <USB_EPStartXfer+0x11cc>
 8008324:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008328:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	691b      	ldr	r3, [r3, #16]
 8008330:	095b      	lsrs	r3, r3, #5
 8008332:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008336:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800833a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	f003 031f 	and.w	r3, r3, #31
 8008346:	2b00      	cmp	r3, #0
 8008348:	d104      	bne.n	8008354 <USB_EPStartXfer+0x11a4>
 800834a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800834e:	3b01      	subs	r3, #1
 8008350:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008354:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008358:	881b      	ldrh	r3, [r3, #0]
 800835a:	b29a      	uxth	r2, r3
 800835c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008360:	b29b      	uxth	r3, r3
 8008362:	029b      	lsls	r3, r3, #10
 8008364:	b29b      	uxth	r3, r3
 8008366:	4313      	orrs	r3, r2
 8008368:	b29b      	uxth	r3, r3
 800836a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800836e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008372:	b29a      	uxth	r2, r3
 8008374:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008378:	801a      	strh	r2, [r3, #0]
 800837a:	e069      	b.n	8008450 <USB_EPStartXfer+0x12a0>
 800837c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008380:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	691b      	ldr	r3, [r3, #16]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d10c      	bne.n	80083a6 <USB_EPStartXfer+0x11f6>
 800838c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008390:	881b      	ldrh	r3, [r3, #0]
 8008392:	b29b      	uxth	r3, r3
 8008394:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008398:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800839c:	b29a      	uxth	r2, r3
 800839e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80083a2:	801a      	strh	r2, [r3, #0]
 80083a4:	e054      	b.n	8008450 <USB_EPStartXfer+0x12a0>
 80083a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	691b      	ldr	r3, [r3, #16]
 80083b2:	085b      	lsrs	r3, r3, #1
 80083b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80083b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	691b      	ldr	r3, [r3, #16]
 80083c4:	f003 0301 	and.w	r3, r3, #1
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d004      	beq.n	80083d6 <USB_EPStartXfer+0x1226>
 80083cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083d0:	3301      	adds	r3, #1
 80083d2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80083d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80083da:	881b      	ldrh	r3, [r3, #0]
 80083dc:	b29a      	uxth	r2, r3
 80083de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	029b      	lsls	r3, r3, #10
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	4313      	orrs	r3, r2
 80083ea:	b29a      	uxth	r2, r3
 80083ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80083f0:	801a      	strh	r2, [r3, #0]
 80083f2:	e02d      	b.n	8008450 <USB_EPStartXfer+0x12a0>
 80083f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	785b      	ldrb	r3, [r3, #1]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d125      	bne.n	8008450 <USB_EPStartXfer+0x12a0>
 8008404:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008408:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008412:	b29b      	uxth	r3, r3
 8008414:	461a      	mov	r2, r3
 8008416:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800841a:	4413      	add	r3, r2
 800841c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008420:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008424:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	011a      	lsls	r2, r3, #4
 800842e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008432:	4413      	add	r3, r2
 8008434:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008438:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800843c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008440:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	691b      	ldr	r3, [r3, #16]
 8008448:	b29a      	uxth	r2, r3
 800844a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800844e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008450:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008454:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	69db      	ldr	r3, [r3, #28]
 800845c:	2b00      	cmp	r3, #0
 800845e:	f000 8218 	beq.w	8008892 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008462:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008466:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800846a:	681a      	ldr	r2, [r3, #0]
 800846c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008470:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	781b      	ldrb	r3, [r3, #0]
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	4413      	add	r3, r2
 800847c:	881b      	ldrh	r3, [r3, #0]
 800847e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008482:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800848a:	2b00      	cmp	r3, #0
 800848c:	d005      	beq.n	800849a <USB_EPStartXfer+0x12ea>
 800848e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008496:	2b00      	cmp	r3, #0
 8008498:	d10d      	bne.n	80084b6 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800849a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800849e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f040 81f5 	bne.w	8008892 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80084a8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80084ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f040 81ee 	bne.w	8008892 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80084b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	4413      	add	r3, r2
 80084d0:	881b      	ldrh	r3, [r3, #0]
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084dc:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 80084e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	441a      	add	r2, r3
 80084fa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80084fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008502:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008506:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800850a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800850e:	b29b      	uxth	r3, r3
 8008510:	8013      	strh	r3, [r2, #0]
 8008512:	e1be      	b.n	8008892 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008514:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008518:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	78db      	ldrb	r3, [r3, #3]
 8008520:	2b01      	cmp	r3, #1
 8008522:	f040 81b4 	bne.w	800888e <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8008526:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800852a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	699a      	ldr	r2, [r3, #24]
 8008532:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008536:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	691b      	ldr	r3, [r3, #16]
 800853e:	429a      	cmp	r2, r3
 8008540:	d917      	bls.n	8008572 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8008542:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008546:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8008552:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008556:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	699a      	ldr	r2, [r3, #24]
 800855e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008562:	1ad2      	subs	r2, r2, r3
 8008564:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008568:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	619a      	str	r2, [r3, #24]
 8008570:	e00e      	b.n	8008590 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8008572:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008576:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	699b      	ldr	r3, [r3, #24]
 800857e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8008582:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008586:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	2200      	movs	r2, #0
 800858e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008590:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008594:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	785b      	ldrb	r3, [r3, #1]
 800859c:	2b00      	cmp	r3, #0
 800859e:	f040 8085 	bne.w	80086ac <USB_EPStartXfer+0x14fc>
 80085a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80085b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085b4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80085be:	b29b      	uxth	r3, r3
 80085c0:	461a      	mov	r2, r3
 80085c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80085c6:	4413      	add	r3, r2
 80085c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80085cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	011a      	lsls	r2, r3, #4
 80085da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80085de:	4413      	add	r3, r2
 80085e0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80085e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80085e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80085ec:	881b      	ldrh	r3, [r3, #0]
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80085fa:	801a      	strh	r2, [r3, #0]
 80085fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008600:	2b3e      	cmp	r3, #62	; 0x3e
 8008602:	d923      	bls.n	800864c <USB_EPStartXfer+0x149c>
 8008604:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008608:	095b      	lsrs	r3, r3, #5
 800860a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800860e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008612:	f003 031f 	and.w	r3, r3, #31
 8008616:	2b00      	cmp	r3, #0
 8008618:	d104      	bne.n	8008624 <USB_EPStartXfer+0x1474>
 800861a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800861e:	3b01      	subs	r3, #1
 8008620:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008624:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008628:	881b      	ldrh	r3, [r3, #0]
 800862a:	b29a      	uxth	r2, r3
 800862c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008630:	b29b      	uxth	r3, r3
 8008632:	029b      	lsls	r3, r3, #10
 8008634:	b29b      	uxth	r3, r3
 8008636:	4313      	orrs	r3, r2
 8008638:	b29b      	uxth	r3, r3
 800863a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800863e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008642:	b29a      	uxth	r2, r3
 8008644:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008648:	801a      	strh	r2, [r3, #0]
 800864a:	e060      	b.n	800870e <USB_EPStartXfer+0x155e>
 800864c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008650:	2b00      	cmp	r3, #0
 8008652:	d10c      	bne.n	800866e <USB_EPStartXfer+0x14be>
 8008654:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008658:	881b      	ldrh	r3, [r3, #0]
 800865a:	b29b      	uxth	r3, r3
 800865c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008660:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008664:	b29a      	uxth	r2, r3
 8008666:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800866a:	801a      	strh	r2, [r3, #0]
 800866c:	e04f      	b.n	800870e <USB_EPStartXfer+0x155e>
 800866e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008672:	085b      	lsrs	r3, r3, #1
 8008674:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008678:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800867c:	f003 0301 	and.w	r3, r3, #1
 8008680:	2b00      	cmp	r3, #0
 8008682:	d004      	beq.n	800868e <USB_EPStartXfer+0x14de>
 8008684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008688:	3301      	adds	r3, #1
 800868a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800868e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008692:	881b      	ldrh	r3, [r3, #0]
 8008694:	b29a      	uxth	r2, r3
 8008696:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800869a:	b29b      	uxth	r3, r3
 800869c:	029b      	lsls	r3, r3, #10
 800869e:	b29b      	uxth	r3, r3
 80086a0:	4313      	orrs	r3, r2
 80086a2:	b29a      	uxth	r2, r3
 80086a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80086a8:	801a      	strh	r2, [r3, #0]
 80086aa:	e030      	b.n	800870e <USB_EPStartXfer+0x155e>
 80086ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	785b      	ldrb	r3, [r3, #1]
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	d128      	bne.n	800870e <USB_EPStartXfer+0x155e>
 80086bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80086ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086ce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80086d8:	b29b      	uxth	r3, r3
 80086da:	461a      	mov	r2, r3
 80086dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80086e0:	4413      	add	r3, r2
 80086e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80086e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	011a      	lsls	r2, r3, #4
 80086f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80086f8:	4413      	add	r3, r2
 80086fa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80086fe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008702:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008706:	b29a      	uxth	r2, r3
 8008708:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800870c:	801a      	strh	r2, [r3, #0]
 800870e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008712:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800871c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008720:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	785b      	ldrb	r3, [r3, #1]
 8008728:	2b00      	cmp	r3, #0
 800872a:	f040 8085 	bne.w	8008838 <USB_EPStartXfer+0x1688>
 800872e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008732:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800873c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008740:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800874a:	b29b      	uxth	r3, r3
 800874c:	461a      	mov	r2, r3
 800874e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008752:	4413      	add	r3, r2
 8008754:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8008758:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800875c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	781b      	ldrb	r3, [r3, #0]
 8008764:	011a      	lsls	r2, r3, #4
 8008766:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800876a:	4413      	add	r3, r2
 800876c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008770:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008774:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008778:	881b      	ldrh	r3, [r3, #0]
 800877a:	b29b      	uxth	r3, r3
 800877c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008780:	b29a      	uxth	r2, r3
 8008782:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008786:	801a      	strh	r2, [r3, #0]
 8008788:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800878c:	2b3e      	cmp	r3, #62	; 0x3e
 800878e:	d923      	bls.n	80087d8 <USB_EPStartXfer+0x1628>
 8008790:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008794:	095b      	lsrs	r3, r3, #5
 8008796:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800879a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800879e:	f003 031f 	and.w	r3, r3, #31
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d104      	bne.n	80087b0 <USB_EPStartXfer+0x1600>
 80087a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80087aa:	3b01      	subs	r3, #1
 80087ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80087b0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80087b4:	881b      	ldrh	r3, [r3, #0]
 80087b6:	b29a      	uxth	r2, r3
 80087b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80087bc:	b29b      	uxth	r3, r3
 80087be:	029b      	lsls	r3, r3, #10
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	4313      	orrs	r3, r2
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087ce:	b29a      	uxth	r2, r3
 80087d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80087d4:	801a      	strh	r2, [r3, #0]
 80087d6:	e05c      	b.n	8008892 <USB_EPStartXfer+0x16e2>
 80087d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d10c      	bne.n	80087fa <USB_EPStartXfer+0x164a>
 80087e0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80087e4:	881b      	ldrh	r3, [r3, #0]
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087f0:	b29a      	uxth	r2, r3
 80087f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80087f6:	801a      	strh	r2, [r3, #0]
 80087f8:	e04b      	b.n	8008892 <USB_EPStartXfer+0x16e2>
 80087fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087fe:	085b      	lsrs	r3, r3, #1
 8008800:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008804:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008808:	f003 0301 	and.w	r3, r3, #1
 800880c:	2b00      	cmp	r3, #0
 800880e:	d004      	beq.n	800881a <USB_EPStartXfer+0x166a>
 8008810:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008814:	3301      	adds	r3, #1
 8008816:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800881a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800881e:	881b      	ldrh	r3, [r3, #0]
 8008820:	b29a      	uxth	r2, r3
 8008822:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008826:	b29b      	uxth	r3, r3
 8008828:	029b      	lsls	r3, r3, #10
 800882a:	b29b      	uxth	r3, r3
 800882c:	4313      	orrs	r3, r2
 800882e:	b29a      	uxth	r2, r3
 8008830:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008834:	801a      	strh	r2, [r3, #0]
 8008836:	e02c      	b.n	8008892 <USB_EPStartXfer+0x16e2>
 8008838:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800883c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	785b      	ldrb	r3, [r3, #1]
 8008844:	2b01      	cmp	r3, #1
 8008846:	d124      	bne.n	8008892 <USB_EPStartXfer+0x16e2>
 8008848:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800884c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008856:	b29b      	uxth	r3, r3
 8008858:	461a      	mov	r2, r3
 800885a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800885e:	4413      	add	r3, r2
 8008860:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008864:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008868:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	011a      	lsls	r2, r3, #4
 8008872:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008876:	4413      	add	r3, r2
 8008878:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800887c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008880:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008884:	b29a      	uxth	r2, r3
 8008886:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800888a:	801a      	strh	r2, [r3, #0]
 800888c:	e001      	b.n	8008892 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800888e:	2301      	movs	r3, #1
 8008890:	e03a      	b.n	8008908 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008892:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008896:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800889a:	681a      	ldr	r2, [r3, #0]
 800889c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	4413      	add	r3, r2
 80088ac:	881b      	ldrh	r3, [r3, #0]
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80088b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088b8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80088bc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80088c0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80088c4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80088c8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80088cc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80088d0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80088d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80088dc:	681a      	ldr	r2, [r3, #0]
 80088de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	781b      	ldrb	r3, [r3, #0]
 80088ea:	009b      	lsls	r3, r3, #2
 80088ec:	441a      	add	r2, r3
 80088ee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80088f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80088f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80088fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008902:	b29b      	uxth	r3, r3
 8008904:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008906:	2300      	movs	r3, #0
}
 8008908:	4618      	mov	r0, r3
 800890a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}

08008912 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008912:	b480      	push	{r7}
 8008914:	b085      	sub	sp, #20
 8008916:	af00      	add	r7, sp, #0
 8008918:	6078      	str	r0, [r7, #4]
 800891a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	785b      	ldrb	r3, [r3, #1]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d020      	beq.n	8008966 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	781b      	ldrb	r3, [r3, #0]
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	4413      	add	r3, r2
 800892e:	881b      	ldrh	r3, [r3, #0]
 8008930:	b29b      	uxth	r3, r3
 8008932:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008936:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800893a:	81bb      	strh	r3, [r7, #12]
 800893c:	89bb      	ldrh	r3, [r7, #12]
 800893e:	f083 0310 	eor.w	r3, r3, #16
 8008942:	81bb      	strh	r3, [r7, #12]
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	441a      	add	r2, r3
 800894e:	89bb      	ldrh	r3, [r7, #12]
 8008950:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008954:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008958:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800895c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008960:	b29b      	uxth	r3, r3
 8008962:	8013      	strh	r3, [r2, #0]
 8008964:	e01f      	b.n	80089a6 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	009b      	lsls	r3, r3, #2
 800896e:	4413      	add	r3, r2
 8008970:	881b      	ldrh	r3, [r3, #0]
 8008972:	b29b      	uxth	r3, r3
 8008974:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800897c:	81fb      	strh	r3, [r7, #14]
 800897e:	89fb      	ldrh	r3, [r7, #14]
 8008980:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008984:	81fb      	strh	r3, [r7, #14]
 8008986:	687a      	ldr	r2, [r7, #4]
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	781b      	ldrb	r3, [r3, #0]
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	441a      	add	r2, r3
 8008990:	89fb      	ldrh	r3, [r7, #14]
 8008992:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008996:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800899a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800899e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089a2:	b29b      	uxth	r3, r3
 80089a4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80089a6:	2300      	movs	r3, #0
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3714      	adds	r7, #20
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bc80      	pop	{r7}
 80089b0:	4770      	bx	lr

080089b2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80089b2:	b480      	push	{r7}
 80089b4:	b087      	sub	sp, #28
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
 80089ba:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	7b1b      	ldrb	r3, [r3, #12]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	f040 809d 	bne.w	8008b00 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	785b      	ldrb	r3, [r3, #1]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d04c      	beq.n	8008a68 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	4413      	add	r3, r2
 80089d8:	881b      	ldrh	r3, [r3, #0]
 80089da:	823b      	strh	r3, [r7, #16]
 80089dc:	8a3b      	ldrh	r3, [r7, #16]
 80089de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d01b      	beq.n	8008a1e <USB_EPClearStall+0x6c>
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	009b      	lsls	r3, r3, #2
 80089ee:	4413      	add	r3, r2
 80089f0:	881b      	ldrh	r3, [r3, #0]
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089fc:	81fb      	strh	r3, [r7, #14]
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	781b      	ldrb	r3, [r3, #0]
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	441a      	add	r2, r3
 8008a08:	89fb      	ldrh	r3, [r7, #14]
 8008a0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a16:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	78db      	ldrb	r3, [r3, #3]
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d06c      	beq.n	8008b00 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	009b      	lsls	r3, r3, #2
 8008a2e:	4413      	add	r3, r2
 8008a30:	881b      	ldrh	r3, [r3, #0]
 8008a32:	b29b      	uxth	r3, r3
 8008a34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a3c:	81bb      	strh	r3, [r7, #12]
 8008a3e:	89bb      	ldrh	r3, [r7, #12]
 8008a40:	f083 0320 	eor.w	r3, r3, #32
 8008a44:	81bb      	strh	r3, [r7, #12]
 8008a46:	687a      	ldr	r2, [r7, #4]
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	009b      	lsls	r3, r3, #2
 8008a4e:	441a      	add	r2, r3
 8008a50:	89bb      	ldrh	r3, [r7, #12]
 8008a52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	8013      	strh	r3, [r2, #0]
 8008a66:	e04b      	b.n	8008b00 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	009b      	lsls	r3, r3, #2
 8008a70:	4413      	add	r3, r2
 8008a72:	881b      	ldrh	r3, [r3, #0]
 8008a74:	82fb      	strh	r3, [r7, #22]
 8008a76:	8afb      	ldrh	r3, [r7, #22]
 8008a78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d01b      	beq.n	8008ab8 <USB_EPClearStall+0x106>
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	009b      	lsls	r3, r3, #2
 8008a88:	4413      	add	r3, r2
 8008a8a:	881b      	ldrh	r3, [r3, #0]
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a96:	82bb      	strh	r3, [r7, #20]
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	009b      	lsls	r3, r3, #2
 8008aa0:	441a      	add	r2, r3
 8008aa2:	8abb      	ldrh	r3, [r7, #20]
 8008aa4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008aa8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008aac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008ab0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	4413      	add	r3, r2
 8008ac2:	881b      	ldrh	r3, [r3, #0]
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ace:	827b      	strh	r3, [r7, #18]
 8008ad0:	8a7b      	ldrh	r3, [r7, #18]
 8008ad2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008ad6:	827b      	strh	r3, [r7, #18]
 8008ad8:	8a7b      	ldrh	r3, [r7, #18]
 8008ada:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008ade:	827b      	strh	r3, [r7, #18]
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	781b      	ldrb	r3, [r3, #0]
 8008ae6:	009b      	lsls	r3, r3, #2
 8008ae8:	441a      	add	r2, r3
 8008aea:	8a7b      	ldrh	r3, [r7, #18]
 8008aec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008af0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008af4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008afc:	b29b      	uxth	r3, r3
 8008afe:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	371c      	adds	r7, #28
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bc80      	pop	{r7}
 8008b0a:	4770      	bx	lr

08008b0c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b083      	sub	sp, #12
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	460b      	mov	r3, r1
 8008b16:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008b18:	78fb      	ldrb	r3, [r7, #3]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d103      	bne.n	8008b26 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2280      	movs	r2, #128	; 0x80
 8008b22:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008b26:	2300      	movs	r3, #0
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	370c      	adds	r7, #12
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bc80      	pop	{r7}
 8008b30:	4770      	bx	lr

08008b32 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008b32:	b480      	push	{r7}
 8008b34:	b083      	sub	sp, #12
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	370c      	adds	r7, #12
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bc80      	pop	{r7}
 8008b44:	4770      	bx	lr

08008b46 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008b46:	b480      	push	{r7}
 8008b48:	b083      	sub	sp, #12
 8008b4a:	af00      	add	r7, sp, #0
 8008b4c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008b4e:	2300      	movs	r3, #0
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	370c      	adds	r7, #12
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bc80      	pop	{r7}
 8008b58:	4770      	bx	lr

08008b5a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008b5a:	b480      	push	{r7}
 8008b5c:	b085      	sub	sp, #20
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008b68:	b29b      	uxth	r3, r3
 8008b6a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3714      	adds	r7, #20
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bc80      	pop	{r7}
 8008b76:	4770      	bx	lr

08008b78 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008b82:	2300      	movs	r3, #0
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bc80      	pop	{r7}
 8008b8c:	4770      	bx	lr

08008b8e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008b8e:	b480      	push	{r7}
 8008b90:	b08b      	sub	sp, #44	; 0x2c
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	60f8      	str	r0, [r7, #12]
 8008b96:	60b9      	str	r1, [r7, #8]
 8008b98:	4611      	mov	r1, r2
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	460b      	mov	r3, r1
 8008b9e:	80fb      	strh	r3, [r7, #6]
 8008ba0:	4613      	mov	r3, r2
 8008ba2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008ba4:	88bb      	ldrh	r3, [r7, #4]
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	085b      	lsrs	r3, r3, #1
 8008baa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008bb4:	88fb      	ldrh	r3, [r7, #6]
 8008bb6:	005a      	lsls	r2, r3, #1
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	4413      	add	r3, r2
 8008bbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008bc0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008bc2:	69bb      	ldr	r3, [r7, #24]
 8008bc4:	627b      	str	r3, [r7, #36]	; 0x24
 8008bc6:	e01e      	b.n	8008c06 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008bce:	69fb      	ldr	r3, [r7, #28]
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	781b      	ldrb	r3, [r3, #0]
 8008bd4:	021b      	lsls	r3, r3, #8
 8008bd6:	b21a      	sxth	r2, r3
 8008bd8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	b21b      	sxth	r3, r3
 8008be0:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008be2:	6a3b      	ldr	r3, [r7, #32]
 8008be4:	8a7a      	ldrh	r2, [r7, #18]
 8008be6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008be8:	6a3b      	ldr	r3, [r7, #32]
 8008bea:	3302      	adds	r3, #2
 8008bec:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008bee:	6a3b      	ldr	r3, [r7, #32]
 8008bf0:	3302      	adds	r3, #2
 8008bf2:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8008bf4:	69fb      	ldr	r3, [r7, #28]
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008bfa:	69fb      	ldr	r3, [r7, #28]
 8008bfc:	3301      	adds	r3, #1
 8008bfe:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c02:	3b01      	subs	r3, #1
 8008c04:	627b      	str	r3, [r7, #36]	; 0x24
 8008c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d1dd      	bne.n	8008bc8 <USB_WritePMA+0x3a>
  }
}
 8008c0c:	bf00      	nop
 8008c0e:	bf00      	nop
 8008c10:	372c      	adds	r7, #44	; 0x2c
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bc80      	pop	{r7}
 8008c16:	4770      	bx	lr

08008c18 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b08b      	sub	sp, #44	; 0x2c
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	60f8      	str	r0, [r7, #12]
 8008c20:	60b9      	str	r1, [r7, #8]
 8008c22:	4611      	mov	r1, r2
 8008c24:	461a      	mov	r2, r3
 8008c26:	460b      	mov	r3, r1
 8008c28:	80fb      	strh	r3, [r7, #6]
 8008c2a:	4613      	mov	r3, r2
 8008c2c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008c2e:	88bb      	ldrh	r3, [r7, #4]
 8008c30:	085b      	lsrs	r3, r3, #1
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008c3e:	88fb      	ldrh	r3, [r7, #6]
 8008c40:	005a      	lsls	r2, r3, #1
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	4413      	add	r3, r2
 8008c46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c4a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008c4c:	69bb      	ldr	r3, [r7, #24]
 8008c4e:	627b      	str	r3, [r7, #36]	; 0x24
 8008c50:	e01b      	b.n	8008c8a <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008c52:	6a3b      	ldr	r3, [r7, #32]
 8008c54:	881b      	ldrh	r3, [r3, #0]
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008c5a:	6a3b      	ldr	r3, [r7, #32]
 8008c5c:	3302      	adds	r3, #2
 8008c5e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	b2da      	uxtb	r2, r3
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008c68:	69fb      	ldr	r3, [r7, #28]
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	0a1b      	lsrs	r3, r3, #8
 8008c72:	b2da      	uxtb	r2, r3
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008c78:	69fb      	ldr	r3, [r7, #28]
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008c7e:	6a3b      	ldr	r3, [r7, #32]
 8008c80:	3302      	adds	r3, #2
 8008c82:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8008c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c86:	3b01      	subs	r3, #1
 8008c88:	627b      	str	r3, [r7, #36]	; 0x24
 8008c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d1e0      	bne.n	8008c52 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008c90:	88bb      	ldrh	r3, [r7, #4]
 8008c92:	f003 0301 	and.w	r3, r3, #1
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d007      	beq.n	8008cac <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8008c9c:	6a3b      	ldr	r3, [r7, #32]
 8008c9e:	881b      	ldrh	r3, [r3, #0]
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	b2da      	uxtb	r2, r3
 8008ca8:	69fb      	ldr	r3, [r7, #28]
 8008caa:	701a      	strb	r2, [r3, #0]
  }
}
 8008cac:	bf00      	nop
 8008cae:	372c      	adds	r7, #44	; 0x2c
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bc80      	pop	{r7}
 8008cb4:	4770      	bx	lr

08008cb6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b084      	sub	sp, #16
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	7c1b      	ldrb	r3, [r3, #16]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d115      	bne.n	8008cfa <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008cce:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	2181      	movs	r1, #129	; 0x81
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f001 fea1 	bl	800aa1e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2201      	movs	r2, #1
 8008ce0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008ce2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008ce6:	2202      	movs	r2, #2
 8008ce8:	2101      	movs	r1, #1
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f001 fe97 	bl	800aa1e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2201      	movs	r2, #1
 8008cf4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8008cf8:	e012      	b.n	8008d20 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008cfa:	2340      	movs	r3, #64	; 0x40
 8008cfc:	2202      	movs	r2, #2
 8008cfe:	2181      	movs	r1, #129	; 0x81
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f001 fe8c 	bl	800aa1e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2201      	movs	r2, #1
 8008d0a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008d0c:	2340      	movs	r3, #64	; 0x40
 8008d0e:	2202      	movs	r2, #2
 8008d10:	2101      	movs	r1, #1
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f001 fe83 	bl	800aa1e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008d20:	2308      	movs	r3, #8
 8008d22:	2203      	movs	r2, #3
 8008d24:	2182      	movs	r1, #130	; 0x82
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f001 fe79 	bl	800aa1e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2201      	movs	r2, #1
 8008d30:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008d32:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008d36:	f001 ff99 	bl	800ac6c <USBD_static_malloc>
 8008d3a:	4602      	mov	r2, r0
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d102      	bne.n	8008d52 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	73fb      	strb	r3, [r7, #15]
 8008d50:	e026      	b.n	8008da0 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d58:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	2200      	movs	r2, #0
 8008d68:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	7c1b      	ldrb	r3, [r3, #16]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d109      	bne.n	8008d90 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008d82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d86:	2101      	movs	r1, #1
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f001 ff39 	bl	800ac00 <USBD_LL_PrepareReceive>
 8008d8e:	e007      	b.n	8008da0 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008d96:	2340      	movs	r3, #64	; 0x40
 8008d98:	2101      	movs	r1, #1
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f001 ff30 	bl	800ac00 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3710      	adds	r7, #16
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b084      	sub	sp, #16
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
 8008db2:	460b      	mov	r3, r1
 8008db4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008db6:	2300      	movs	r3, #0
 8008db8:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008dba:	2181      	movs	r1, #129	; 0x81
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f001 fe54 	bl	800aa6a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008dc8:	2101      	movs	r1, #1
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f001 fe4d 	bl	800aa6a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008dd8:	2182      	movs	r1, #130	; 0x82
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f001 fe45 	bl	800aa6a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2200      	movs	r2, #0
 8008de4:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d00e      	beq.n	8008e0e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e00:	4618      	mov	r0, r3
 8008e02:	f001 ff3f 	bl	800ac84 <USBD_static_free>
    pdev->pClassData = NULL;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8008e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	3710      	adds	r7, #16
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}

08008e18 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b086      	sub	sp, #24
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e28:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008e32:	2300      	movs	r3, #0
 8008e34:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	781b      	ldrb	r3, [r3, #0]
 8008e3a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d039      	beq.n	8008eb6 <USBD_CDC_Setup+0x9e>
 8008e42:	2b20      	cmp	r3, #32
 8008e44:	d17f      	bne.n	8008f46 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	88db      	ldrh	r3, [r3, #6]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d029      	beq.n	8008ea2 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	781b      	ldrb	r3, [r3, #0]
 8008e52:	b25b      	sxtb	r3, r3
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	da11      	bge.n	8008e7c <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008e5e:	689b      	ldr	r3, [r3, #8]
 8008e60:	683a      	ldr	r2, [r7, #0]
 8008e62:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008e64:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008e66:	683a      	ldr	r2, [r7, #0]
 8008e68:	88d2      	ldrh	r2, [r2, #6]
 8008e6a:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008e6c:	6939      	ldr	r1, [r7, #16]
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	88db      	ldrh	r3, [r3, #6]
 8008e72:	461a      	mov	r2, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f001 fa0a 	bl	800a28e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008e7a:	e06b      	b.n	8008f54 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	785a      	ldrb	r2, [r3, #1]
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	88db      	ldrh	r3, [r3, #6]
 8008e8a:	b2da      	uxtb	r2, r3
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008e92:	6939      	ldr	r1, [r7, #16]
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	88db      	ldrh	r3, [r3, #6]
 8008e98:	461a      	mov	r2, r3
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f001 fa25 	bl	800a2ea <USBD_CtlPrepareRx>
      break;
 8008ea0:	e058      	b.n	8008f54 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	683a      	ldr	r2, [r7, #0]
 8008eac:	7850      	ldrb	r0, [r2, #1]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	6839      	ldr	r1, [r7, #0]
 8008eb2:	4798      	blx	r3
      break;
 8008eb4:	e04e      	b.n	8008f54 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	785b      	ldrb	r3, [r3, #1]
 8008eba:	2b0b      	cmp	r3, #11
 8008ebc:	d02e      	beq.n	8008f1c <USBD_CDC_Setup+0x104>
 8008ebe:	2b0b      	cmp	r3, #11
 8008ec0:	dc38      	bgt.n	8008f34 <USBD_CDC_Setup+0x11c>
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d002      	beq.n	8008ecc <USBD_CDC_Setup+0xb4>
 8008ec6:	2b0a      	cmp	r3, #10
 8008ec8:	d014      	beq.n	8008ef4 <USBD_CDC_Setup+0xdc>
 8008eca:	e033      	b.n	8008f34 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ed2:	2b03      	cmp	r3, #3
 8008ed4:	d107      	bne.n	8008ee6 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008ed6:	f107 030c 	add.w	r3, r7, #12
 8008eda:	2202      	movs	r2, #2
 8008edc:	4619      	mov	r1, r3
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f001 f9d5 	bl	800a28e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008ee4:	e02e      	b.n	8008f44 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008ee6:	6839      	ldr	r1, [r7, #0]
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f001 f966 	bl	800a1ba <USBD_CtlError>
            ret = USBD_FAIL;
 8008eee:	2302      	movs	r3, #2
 8008ef0:	75fb      	strb	r3, [r7, #23]
          break;
 8008ef2:	e027      	b.n	8008f44 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008efa:	2b03      	cmp	r3, #3
 8008efc:	d107      	bne.n	8008f0e <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008efe:	f107 030f 	add.w	r3, r7, #15
 8008f02:	2201      	movs	r2, #1
 8008f04:	4619      	mov	r1, r3
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f001 f9c1 	bl	800a28e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008f0c:	e01a      	b.n	8008f44 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008f0e:	6839      	ldr	r1, [r7, #0]
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f001 f952 	bl	800a1ba <USBD_CtlError>
            ret = USBD_FAIL;
 8008f16:	2302      	movs	r3, #2
 8008f18:	75fb      	strb	r3, [r7, #23]
          break;
 8008f1a:	e013      	b.n	8008f44 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f22:	2b03      	cmp	r3, #3
 8008f24:	d00d      	beq.n	8008f42 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008f26:	6839      	ldr	r1, [r7, #0]
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f001 f946 	bl	800a1ba <USBD_CtlError>
            ret = USBD_FAIL;
 8008f2e:	2302      	movs	r3, #2
 8008f30:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008f32:	e006      	b.n	8008f42 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008f34:	6839      	ldr	r1, [r7, #0]
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f001 f93f 	bl	800a1ba <USBD_CtlError>
          ret = USBD_FAIL;
 8008f3c:	2302      	movs	r3, #2
 8008f3e:	75fb      	strb	r3, [r7, #23]
          break;
 8008f40:	e000      	b.n	8008f44 <USBD_CDC_Setup+0x12c>
          break;
 8008f42:	bf00      	nop
      }
      break;
 8008f44:	e006      	b.n	8008f54 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008f46:	6839      	ldr	r1, [r7, #0]
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f001 f936 	bl	800a1ba <USBD_CtlError>
      ret = USBD_FAIL;
 8008f4e:	2302      	movs	r3, #2
 8008f50:	75fb      	strb	r3, [r7, #23]
      break;
 8008f52:	bf00      	nop
  }

  return ret;
 8008f54:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3718      	adds	r7, #24
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}

08008f5e <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008f5e:	b580      	push	{r7, lr}
 8008f60:	b084      	sub	sp, #16
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	6078      	str	r0, [r7, #4]
 8008f66:	460b      	mov	r3, r1
 8008f68:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f70:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008f78:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d03a      	beq.n	8008ffa <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008f84:	78fa      	ldrb	r2, [r7, #3]
 8008f86:	6879      	ldr	r1, [r7, #4]
 8008f88:	4613      	mov	r3, r2
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	4413      	add	r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	440b      	add	r3, r1
 8008f92:	331c      	adds	r3, #28
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d029      	beq.n	8008fee <USBD_CDC_DataIn+0x90>
 8008f9a:	78fa      	ldrb	r2, [r7, #3]
 8008f9c:	6879      	ldr	r1, [r7, #4]
 8008f9e:	4613      	mov	r3, r2
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	4413      	add	r3, r2
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	440b      	add	r3, r1
 8008fa8:	331c      	adds	r3, #28
 8008faa:	681a      	ldr	r2, [r3, #0]
 8008fac:	78f9      	ldrb	r1, [r7, #3]
 8008fae:	68b8      	ldr	r0, [r7, #8]
 8008fb0:	460b      	mov	r3, r1
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	440b      	add	r3, r1
 8008fb6:	00db      	lsls	r3, r3, #3
 8008fb8:	4403      	add	r3, r0
 8008fba:	3338      	adds	r3, #56	; 0x38
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	fbb2 f1f3 	udiv	r1, r2, r3
 8008fc2:	fb01 f303 	mul.w	r3, r1, r3
 8008fc6:	1ad3      	subs	r3, r2, r3
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d110      	bne.n	8008fee <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008fcc:	78fa      	ldrb	r2, [r7, #3]
 8008fce:	6879      	ldr	r1, [r7, #4]
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	009b      	lsls	r3, r3, #2
 8008fd4:	4413      	add	r3, r2
 8008fd6:	009b      	lsls	r3, r3, #2
 8008fd8:	440b      	add	r3, r1
 8008fda:	331c      	adds	r3, #28
 8008fdc:	2200      	movs	r2, #0
 8008fde:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008fe0:	78f9      	ldrb	r1, [r7, #3]
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f001 fde7 	bl	800abba <USBD_LL_Transmit>
 8008fec:	e003      	b.n	8008ff6 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	e000      	b.n	8008ffc <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008ffa:	2302      	movs	r3, #2
  }
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3710      	adds	r7, #16
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
 800900c:	460b      	mov	r3, r1
 800900e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009016:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009018:	78fb      	ldrb	r3, [r7, #3]
 800901a:	4619      	mov	r1, r3
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f001 fe12 	bl	800ac46 <USBD_LL_GetRxDataSize>
 8009022:	4602      	mov	r2, r0
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009030:	2b00      	cmp	r3, #0
 8009032:	d00d      	beq.n	8009050 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	68fa      	ldr	r2, [r7, #12]
 800903e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009042:	68fa      	ldr	r2, [r7, #12]
 8009044:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009048:	4611      	mov	r1, r2
 800904a:	4798      	blx	r3

    return USBD_OK;
 800904c:	2300      	movs	r3, #0
 800904e:	e000      	b.n	8009052 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009050:	2302      	movs	r3, #2
  }
}
 8009052:	4618      	mov	r0, r3
 8009054:	3710      	adds	r7, #16
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}

0800905a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800905a:	b580      	push	{r7, lr}
 800905c:	b084      	sub	sp, #16
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009068:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009070:	2b00      	cmp	r3, #0
 8009072:	d015      	beq.n	80090a0 <USBD_CDC_EP0_RxReady+0x46>
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800907a:	2bff      	cmp	r3, #255	; 0xff
 800907c:	d010      	beq.n	80090a0 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	68fa      	ldr	r2, [r7, #12]
 8009088:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800908c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800908e:	68fa      	ldr	r2, [r7, #12]
 8009090:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009094:	b292      	uxth	r2, r2
 8009096:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	22ff      	movs	r2, #255	; 0xff
 800909c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3710      	adds	r7, #16
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
	...

080090ac <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2243      	movs	r2, #67	; 0x43
 80090b8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80090ba:	4b03      	ldr	r3, [pc, #12]	; (80090c8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80090bc:	4618      	mov	r0, r3
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bc80      	pop	{r7}
 80090c4:	4770      	bx	lr
 80090c6:	bf00      	nop
 80090c8:	2000009c 	.word	0x2000009c

080090cc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b083      	sub	sp, #12
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2243      	movs	r2, #67	; 0x43
 80090d8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80090da:	4b03      	ldr	r3, [pc, #12]	; (80090e8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80090dc:	4618      	mov	r0, r3
 80090de:	370c      	adds	r7, #12
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bc80      	pop	{r7}
 80090e4:	4770      	bx	lr
 80090e6:	bf00      	nop
 80090e8:	20000058 	.word	0x20000058

080090ec <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b083      	sub	sp, #12
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2243      	movs	r2, #67	; 0x43
 80090f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80090fa:	4b03      	ldr	r3, [pc, #12]	; (8009108 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	370c      	adds	r7, #12
 8009100:	46bd      	mov	sp, r7
 8009102:	bc80      	pop	{r7}
 8009104:	4770      	bx	lr
 8009106:	bf00      	nop
 8009108:	200000e0 	.word	0x200000e0

0800910c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800910c:	b480      	push	{r7}
 800910e:	b083      	sub	sp, #12
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	220a      	movs	r2, #10
 8009118:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800911a:	4b03      	ldr	r3, [pc, #12]	; (8009128 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800911c:	4618      	mov	r0, r3
 800911e:	370c      	adds	r7, #12
 8009120:	46bd      	mov	sp, r7
 8009122:	bc80      	pop	{r7}
 8009124:	4770      	bx	lr
 8009126:	bf00      	nop
 8009128:	20000014 	.word	0x20000014

0800912c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800912c:	b480      	push	{r7}
 800912e:	b085      	sub	sp, #20
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009136:	2302      	movs	r3, #2
 8009138:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d005      	beq.n	800914c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	683a      	ldr	r2, [r7, #0]
 8009144:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009148:	2300      	movs	r3, #0
 800914a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800914c:	7bfb      	ldrb	r3, [r7, #15]
}
 800914e:	4618      	mov	r0, r3
 8009150:	3714      	adds	r7, #20
 8009152:	46bd      	mov	sp, r7
 8009154:	bc80      	pop	{r7}
 8009156:	4770      	bx	lr

08009158 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009158:	b480      	push	{r7}
 800915a:	b087      	sub	sp, #28
 800915c:	af00      	add	r7, sp, #0
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	4613      	mov	r3, r2
 8009164:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800916c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	68ba      	ldr	r2, [r7, #8]
 8009172:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009176:	88fa      	ldrh	r2, [r7, #6]
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800917e:	2300      	movs	r3, #0
}
 8009180:	4618      	mov	r0, r3
 8009182:	371c      	adds	r7, #28
 8009184:	46bd      	mov	sp, r7
 8009186:	bc80      	pop	{r7}
 8009188:	4770      	bx	lr

0800918a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800918a:	b480      	push	{r7}
 800918c:	b085      	sub	sp, #20
 800918e:	af00      	add	r7, sp, #0
 8009190:	6078      	str	r0, [r7, #4]
 8009192:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800919a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	683a      	ldr	r2, [r7, #0]
 80091a0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80091a4:	2300      	movs	r3, #0
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3714      	adds	r7, #20
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bc80      	pop	{r7}
 80091ae:	4770      	bx	lr

080091b0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b084      	sub	sp, #16
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091be:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d01c      	beq.n	8009204 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d115      	bne.n	8009200 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	2181      	movs	r1, #129	; 0x81
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f001 fcdf 	bl	800abba <USBD_LL_Transmit>

      return USBD_OK;
 80091fc:	2300      	movs	r3, #0
 80091fe:	e002      	b.n	8009206 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009200:	2301      	movs	r3, #1
 8009202:	e000      	b.n	8009206 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009204:	2302      	movs	r3, #2
  }
}
 8009206:	4618      	mov	r0, r3
 8009208:	3710      	adds	r7, #16
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b084      	sub	sp, #16
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800921c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009224:	2b00      	cmp	r3, #0
 8009226:	d017      	beq.n	8009258 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	7c1b      	ldrb	r3, [r3, #16]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d109      	bne.n	8009244 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009236:	f44f 7300 	mov.w	r3, #512	; 0x200
 800923a:	2101      	movs	r1, #1
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f001 fcdf 	bl	800ac00 <USBD_LL_PrepareReceive>
 8009242:	e007      	b.n	8009254 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800924a:	2340      	movs	r3, #64	; 0x40
 800924c:	2101      	movs	r1, #1
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f001 fcd6 	bl	800ac00 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009254:	2300      	movs	r3, #0
 8009256:	e000      	b.n	800925a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009258:	2302      	movs	r3, #2
  }
}
 800925a:	4618      	mov	r0, r3
 800925c:	3710      	adds	r7, #16
 800925e:	46bd      	mov	sp, r7
 8009260:	bd80      	pop	{r7, pc}

08009262 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009262:	b580      	push	{r7, lr}
 8009264:	b084      	sub	sp, #16
 8009266:	af00      	add	r7, sp, #0
 8009268:	60f8      	str	r0, [r7, #12]
 800926a:	60b9      	str	r1, [r7, #8]
 800926c:	4613      	mov	r3, r2
 800926e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d101      	bne.n	800927a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009276:	2302      	movs	r3, #2
 8009278:	e01a      	b.n	80092b0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009280:	2b00      	cmp	r3, #0
 8009282:	d003      	beq.n	800928c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2200      	movs	r2, #0
 8009288:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d003      	beq.n	800929a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	68ba      	ldr	r2, [r7, #8]
 8009296:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2201      	movs	r2, #1
 800929e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	79fa      	ldrb	r2, [r7, #7]
 80092a6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80092a8:	68f8      	ldr	r0, [r7, #12]
 80092aa:	f001 fb43 	bl	800a934 <USBD_LL_Init>

  return USBD_OK;
 80092ae:	2300      	movs	r3, #0
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3710      	adds	r7, #16
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80092b8:	b480      	push	{r7}
 80092ba:	b085      	sub	sp, #20
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80092c2:	2300      	movs	r3, #0
 80092c4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d006      	beq.n	80092da <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	683a      	ldr	r2, [r7, #0]
 80092d0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80092d4:	2300      	movs	r3, #0
 80092d6:	73fb      	strb	r3, [r7, #15]
 80092d8:	e001      	b.n	80092de <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80092da:	2302      	movs	r3, #2
 80092dc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80092de:	7bfb      	ldrb	r3, [r7, #15]
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3714      	adds	r7, #20
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bc80      	pop	{r7}
 80092e8:	4770      	bx	lr

080092ea <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80092ea:	b580      	push	{r7, lr}
 80092ec:	b082      	sub	sp, #8
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f001 fb78 	bl	800a9e8 <USBD_LL_Start>

  return USBD_OK;
 80092f8:	2300      	movs	r3, #0
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3708      	adds	r7, #8
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}

08009302 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009302:	b480      	push	{r7}
 8009304:	b083      	sub	sp, #12
 8009306:	af00      	add	r7, sp, #0
 8009308:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800930a:	2300      	movs	r3, #0
}
 800930c:	4618      	mov	r0, r3
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	bc80      	pop	{r7}
 8009314:	4770      	bx	lr

08009316 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009316:	b580      	push	{r7, lr}
 8009318:	b084      	sub	sp, #16
 800931a:	af00      	add	r7, sp, #0
 800931c:	6078      	str	r0, [r7, #4]
 800931e:	460b      	mov	r3, r1
 8009320:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009322:	2302      	movs	r3, #2
 8009324:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800932c:	2b00      	cmp	r3, #0
 800932e:	d00c      	beq.n	800934a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	78fa      	ldrb	r2, [r7, #3]
 800933a:	4611      	mov	r1, r2
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	4798      	blx	r3
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d101      	bne.n	800934a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009346:	2300      	movs	r3, #0
 8009348:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800934a:	7bfb      	ldrb	r3, [r7, #15]
}
 800934c:	4618      	mov	r0, r3
 800934e:	3710      	adds	r7, #16
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b082      	sub	sp, #8
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	460b      	mov	r3, r1
 800935e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	78fa      	ldrb	r2, [r7, #3]
 800936a:	4611      	mov	r1, r2
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	4798      	blx	r3

  return USBD_OK;
 8009370:	2300      	movs	r3, #0
}
 8009372:	4618      	mov	r0, r3
 8009374:	3708      	adds	r7, #8
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800937a:	b580      	push	{r7, lr}
 800937c:	b082      	sub	sp, #8
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
 8009382:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800938a:	6839      	ldr	r1, [r7, #0]
 800938c:	4618      	mov	r0, r3
 800938e:	f000 fed8 	bl	800a142 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2201      	movs	r2, #1
 8009396:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80093a0:	461a      	mov	r2, r3
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80093ae:	f003 031f 	and.w	r3, r3, #31
 80093b2:	2b02      	cmp	r3, #2
 80093b4:	d016      	beq.n	80093e4 <USBD_LL_SetupStage+0x6a>
 80093b6:	2b02      	cmp	r3, #2
 80093b8:	d81c      	bhi.n	80093f4 <USBD_LL_SetupStage+0x7a>
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d002      	beq.n	80093c4 <USBD_LL_SetupStage+0x4a>
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d008      	beq.n	80093d4 <USBD_LL_SetupStage+0x5a>
 80093c2:	e017      	b.n	80093f4 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80093ca:	4619      	mov	r1, r3
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 f9cb 	bl	8009768 <USBD_StdDevReq>
      break;
 80093d2:	e01a      	b.n	800940a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80093da:	4619      	mov	r1, r3
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 fa2d 	bl	800983c <USBD_StdItfReq>
      break;
 80093e2:	e012      	b.n	800940a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80093ea:	4619      	mov	r1, r3
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f000 fa6d 	bl	80098cc <USBD_StdEPReq>
      break;
 80093f2:	e00a      	b.n	800940a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80093fa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80093fe:	b2db      	uxtb	r3, r3
 8009400:	4619      	mov	r1, r3
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	f001 fb50 	bl	800aaa8 <USBD_LL_StallEP>
      break;
 8009408:	bf00      	nop
  }

  return USBD_OK;
 800940a:	2300      	movs	r3, #0
}
 800940c:	4618      	mov	r0, r3
 800940e:	3708      	adds	r7, #8
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}

08009414 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b086      	sub	sp, #24
 8009418:	af00      	add	r7, sp, #0
 800941a:	60f8      	str	r0, [r7, #12]
 800941c:	460b      	mov	r3, r1
 800941e:	607a      	str	r2, [r7, #4]
 8009420:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009422:	7afb      	ldrb	r3, [r7, #11]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d14b      	bne.n	80094c0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800942e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009436:	2b03      	cmp	r3, #3
 8009438:	d134      	bne.n	80094a4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	68da      	ldr	r2, [r3, #12]
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	691b      	ldr	r3, [r3, #16]
 8009442:	429a      	cmp	r2, r3
 8009444:	d919      	bls.n	800947a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	68da      	ldr	r2, [r3, #12]
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	691b      	ldr	r3, [r3, #16]
 800944e:	1ad2      	subs	r2, r2, r3
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	68da      	ldr	r2, [r3, #12]
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800945c:	429a      	cmp	r2, r3
 800945e:	d203      	bcs.n	8009468 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009464:	b29b      	uxth	r3, r3
 8009466:	e002      	b.n	800946e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800946c:	b29b      	uxth	r3, r3
 800946e:	461a      	mov	r2, r3
 8009470:	6879      	ldr	r1, [r7, #4]
 8009472:	68f8      	ldr	r0, [r7, #12]
 8009474:	f000 ff57 	bl	800a326 <USBD_CtlContinueRx>
 8009478:	e038      	b.n	80094ec <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009480:	691b      	ldr	r3, [r3, #16]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d00a      	beq.n	800949c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800948c:	2b03      	cmp	r3, #3
 800948e:	d105      	bne.n	800949c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009496:	691b      	ldr	r3, [r3, #16]
 8009498:	68f8      	ldr	r0, [r7, #12]
 800949a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800949c:	68f8      	ldr	r0, [r7, #12]
 800949e:	f000 ff54 	bl	800a34a <USBD_CtlSendStatus>
 80094a2:	e023      	b.n	80094ec <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80094aa:	2b05      	cmp	r3, #5
 80094ac:	d11e      	bne.n	80094ec <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2200      	movs	r2, #0
 80094b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80094b6:	2100      	movs	r1, #0
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	f001 faf5 	bl	800aaa8 <USBD_LL_StallEP>
 80094be:	e015      	b.n	80094ec <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094c6:	699b      	ldr	r3, [r3, #24]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d00d      	beq.n	80094e8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80094d2:	2b03      	cmp	r3, #3
 80094d4:	d108      	bne.n	80094e8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094dc:	699b      	ldr	r3, [r3, #24]
 80094de:	7afa      	ldrb	r2, [r7, #11]
 80094e0:	4611      	mov	r1, r2
 80094e2:	68f8      	ldr	r0, [r7, #12]
 80094e4:	4798      	blx	r3
 80094e6:	e001      	b.n	80094ec <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80094e8:	2302      	movs	r3, #2
 80094ea:	e000      	b.n	80094ee <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80094ec:	2300      	movs	r3, #0
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3718      	adds	r7, #24
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80094f6:	b580      	push	{r7, lr}
 80094f8:	b086      	sub	sp, #24
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	60f8      	str	r0, [r7, #12]
 80094fe:	460b      	mov	r3, r1
 8009500:	607a      	str	r2, [r7, #4]
 8009502:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009504:	7afb      	ldrb	r3, [r7, #11]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d17f      	bne.n	800960a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	3314      	adds	r3, #20
 800950e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009516:	2b02      	cmp	r3, #2
 8009518:	d15c      	bne.n	80095d4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	68da      	ldr	r2, [r3, #12]
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	429a      	cmp	r2, r3
 8009524:	d915      	bls.n	8009552 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	68da      	ldr	r2, [r3, #12]
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	691b      	ldr	r3, [r3, #16]
 800952e:	1ad2      	subs	r2, r2, r3
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009534:	697b      	ldr	r3, [r7, #20]
 8009536:	68db      	ldr	r3, [r3, #12]
 8009538:	b29b      	uxth	r3, r3
 800953a:	461a      	mov	r2, r3
 800953c:	6879      	ldr	r1, [r7, #4]
 800953e:	68f8      	ldr	r0, [r7, #12]
 8009540:	f000 fec1 	bl	800a2c6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009544:	2300      	movs	r3, #0
 8009546:	2200      	movs	r2, #0
 8009548:	2100      	movs	r1, #0
 800954a:	68f8      	ldr	r0, [r7, #12]
 800954c:	f001 fb58 	bl	800ac00 <USBD_LL_PrepareReceive>
 8009550:	e04e      	b.n	80095f0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	697a      	ldr	r2, [r7, #20]
 8009558:	6912      	ldr	r2, [r2, #16]
 800955a:	fbb3 f1f2 	udiv	r1, r3, r2
 800955e:	fb01 f202 	mul.w	r2, r1, r2
 8009562:	1a9b      	subs	r3, r3, r2
 8009564:	2b00      	cmp	r3, #0
 8009566:	d11c      	bne.n	80095a2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	689a      	ldr	r2, [r3, #8]
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009570:	429a      	cmp	r2, r3
 8009572:	d316      	bcc.n	80095a2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	689a      	ldr	r2, [r3, #8]
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800957e:	429a      	cmp	r2, r3
 8009580:	d20f      	bcs.n	80095a2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009582:	2200      	movs	r2, #0
 8009584:	2100      	movs	r1, #0
 8009586:	68f8      	ldr	r0, [r7, #12]
 8009588:	f000 fe9d 	bl	800a2c6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2200      	movs	r2, #0
 8009590:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009594:	2300      	movs	r3, #0
 8009596:	2200      	movs	r2, #0
 8009598:	2100      	movs	r1, #0
 800959a:	68f8      	ldr	r0, [r7, #12]
 800959c:	f001 fb30 	bl	800ac00 <USBD_LL_PrepareReceive>
 80095a0:	e026      	b.n	80095f0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095a8:	68db      	ldr	r3, [r3, #12]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d00a      	beq.n	80095c4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80095b4:	2b03      	cmp	r3, #3
 80095b6:	d105      	bne.n	80095c4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095be:	68db      	ldr	r3, [r3, #12]
 80095c0:	68f8      	ldr	r0, [r7, #12]
 80095c2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80095c4:	2180      	movs	r1, #128	; 0x80
 80095c6:	68f8      	ldr	r0, [r7, #12]
 80095c8:	f001 fa6e 	bl	800aaa8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80095cc:	68f8      	ldr	r0, [r7, #12]
 80095ce:	f000 fecf 	bl	800a370 <USBD_CtlReceiveStatus>
 80095d2:	e00d      	b.n	80095f0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80095da:	2b04      	cmp	r3, #4
 80095dc:	d004      	beq.n	80095e8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d103      	bne.n	80095f0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80095e8:	2180      	movs	r1, #128	; 0x80
 80095ea:	68f8      	ldr	r0, [r7, #12]
 80095ec:	f001 fa5c 	bl	800aaa8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d11d      	bne.n	8009636 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	f7ff fe81 	bl	8009302 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2200      	movs	r2, #0
 8009604:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009608:	e015      	b.n	8009636 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009610:	695b      	ldr	r3, [r3, #20]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d00d      	beq.n	8009632 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800961c:	2b03      	cmp	r3, #3
 800961e:	d108      	bne.n	8009632 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009626:	695b      	ldr	r3, [r3, #20]
 8009628:	7afa      	ldrb	r2, [r7, #11]
 800962a:	4611      	mov	r1, r2
 800962c:	68f8      	ldr	r0, [r7, #12]
 800962e:	4798      	blx	r3
 8009630:	e001      	b.n	8009636 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009632:	2302      	movs	r3, #2
 8009634:	e000      	b.n	8009638 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3718      	adds	r7, #24
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009648:	2340      	movs	r3, #64	; 0x40
 800964a:	2200      	movs	r2, #0
 800964c:	2100      	movs	r1, #0
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f001 f9e5 	bl	800aa1e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2201      	movs	r2, #1
 8009658:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2240      	movs	r2, #64	; 0x40
 8009660:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009664:	2340      	movs	r3, #64	; 0x40
 8009666:	2200      	movs	r2, #0
 8009668:	2180      	movs	r1, #128	; 0x80
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f001 f9d7 	bl	800aa1e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2240      	movs	r2, #64	; 0x40
 800967a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2201      	movs	r2, #1
 8009680:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2200      	movs	r2, #0
 8009690:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2200      	movs	r2, #0
 8009696:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d009      	beq.n	80096b8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	687a      	ldr	r2, [r7, #4]
 80096ae:	6852      	ldr	r2, [r2, #4]
 80096b0:	b2d2      	uxtb	r2, r2
 80096b2:	4611      	mov	r1, r2
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	4798      	blx	r3
  }

  return USBD_OK;
 80096b8:	2300      	movs	r3, #0
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3708      	adds	r7, #8
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}

080096c2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80096c2:	b480      	push	{r7}
 80096c4:	b083      	sub	sp, #12
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
 80096ca:	460b      	mov	r3, r1
 80096cc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	78fa      	ldrb	r2, [r7, #3]
 80096d2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	370c      	adds	r7, #12
 80096da:	46bd      	mov	sp, r7
 80096dc:	bc80      	pop	{r7}
 80096de:	4770      	bx	lr

080096e0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2204      	movs	r2, #4
 80096f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80096fc:	2300      	movs	r3, #0
}
 80096fe:	4618      	mov	r0, r3
 8009700:	370c      	adds	r7, #12
 8009702:	46bd      	mov	sp, r7
 8009704:	bc80      	pop	{r7}
 8009706:	4770      	bx	lr

08009708 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009708:	b480      	push	{r7}
 800970a:	b083      	sub	sp, #12
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009716:	2b04      	cmp	r3, #4
 8009718:	d105      	bne.n	8009726 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009726:	2300      	movs	r3, #0
}
 8009728:	4618      	mov	r0, r3
 800972a:	370c      	adds	r7, #12
 800972c:	46bd      	mov	sp, r7
 800972e:	bc80      	pop	{r7}
 8009730:	4770      	bx	lr

08009732 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009732:	b580      	push	{r7, lr}
 8009734:	b082      	sub	sp, #8
 8009736:	af00      	add	r7, sp, #0
 8009738:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009740:	2b03      	cmp	r3, #3
 8009742:	d10b      	bne.n	800975c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800974a:	69db      	ldr	r3, [r3, #28]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d005      	beq.n	800975c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009756:	69db      	ldr	r3, [r3, #28]
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3708      	adds	r7, #8
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}
	...

08009768 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b084      	sub	sp, #16
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009772:	2300      	movs	r3, #0
 8009774:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	781b      	ldrb	r3, [r3, #0]
 800977a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800977e:	2b40      	cmp	r3, #64	; 0x40
 8009780:	d005      	beq.n	800978e <USBD_StdDevReq+0x26>
 8009782:	2b40      	cmp	r3, #64	; 0x40
 8009784:	d84f      	bhi.n	8009826 <USBD_StdDevReq+0xbe>
 8009786:	2b00      	cmp	r3, #0
 8009788:	d009      	beq.n	800979e <USBD_StdDevReq+0x36>
 800978a:	2b20      	cmp	r3, #32
 800978c:	d14b      	bne.n	8009826 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	6839      	ldr	r1, [r7, #0]
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	4798      	blx	r3
      break;
 800979c:	e048      	b.n	8009830 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	785b      	ldrb	r3, [r3, #1]
 80097a2:	2b09      	cmp	r3, #9
 80097a4:	d839      	bhi.n	800981a <USBD_StdDevReq+0xb2>
 80097a6:	a201      	add	r2, pc, #4	; (adr r2, 80097ac <USBD_StdDevReq+0x44>)
 80097a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097ac:	080097fd 	.word	0x080097fd
 80097b0:	08009811 	.word	0x08009811
 80097b4:	0800981b 	.word	0x0800981b
 80097b8:	08009807 	.word	0x08009807
 80097bc:	0800981b 	.word	0x0800981b
 80097c0:	080097df 	.word	0x080097df
 80097c4:	080097d5 	.word	0x080097d5
 80097c8:	0800981b 	.word	0x0800981b
 80097cc:	080097f3 	.word	0x080097f3
 80097d0:	080097e9 	.word	0x080097e9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80097d4:	6839      	ldr	r1, [r7, #0]
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 f9dc 	bl	8009b94 <USBD_GetDescriptor>
          break;
 80097dc:	e022      	b.n	8009824 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80097de:	6839      	ldr	r1, [r7, #0]
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 fb3f 	bl	8009e64 <USBD_SetAddress>
          break;
 80097e6:	e01d      	b.n	8009824 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80097e8:	6839      	ldr	r1, [r7, #0]
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f000 fb7e 	bl	8009eec <USBD_SetConfig>
          break;
 80097f0:	e018      	b.n	8009824 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80097f2:	6839      	ldr	r1, [r7, #0]
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f000 fc07 	bl	800a008 <USBD_GetConfig>
          break;
 80097fa:	e013      	b.n	8009824 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80097fc:	6839      	ldr	r1, [r7, #0]
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 fc37 	bl	800a072 <USBD_GetStatus>
          break;
 8009804:	e00e      	b.n	8009824 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009806:	6839      	ldr	r1, [r7, #0]
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f000 fc65 	bl	800a0d8 <USBD_SetFeature>
          break;
 800980e:	e009      	b.n	8009824 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009810:	6839      	ldr	r1, [r7, #0]
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 fc74 	bl	800a100 <USBD_ClrFeature>
          break;
 8009818:	e004      	b.n	8009824 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800981a:	6839      	ldr	r1, [r7, #0]
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 fccc 	bl	800a1ba <USBD_CtlError>
          break;
 8009822:	bf00      	nop
      }
      break;
 8009824:	e004      	b.n	8009830 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009826:	6839      	ldr	r1, [r7, #0]
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f000 fcc6 	bl	800a1ba <USBD_CtlError>
      break;
 800982e:	bf00      	nop
  }

  return ret;
 8009830:	7bfb      	ldrb	r3, [r7, #15]
}
 8009832:	4618      	mov	r0, r3
 8009834:	3710      	adds	r7, #16
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}
 800983a:	bf00      	nop

0800983c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b084      	sub	sp, #16
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009846:	2300      	movs	r3, #0
 8009848:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	781b      	ldrb	r3, [r3, #0]
 800984e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009852:	2b40      	cmp	r3, #64	; 0x40
 8009854:	d005      	beq.n	8009862 <USBD_StdItfReq+0x26>
 8009856:	2b40      	cmp	r3, #64	; 0x40
 8009858:	d82e      	bhi.n	80098b8 <USBD_StdItfReq+0x7c>
 800985a:	2b00      	cmp	r3, #0
 800985c:	d001      	beq.n	8009862 <USBD_StdItfReq+0x26>
 800985e:	2b20      	cmp	r3, #32
 8009860:	d12a      	bne.n	80098b8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009868:	3b01      	subs	r3, #1
 800986a:	2b02      	cmp	r3, #2
 800986c:	d81d      	bhi.n	80098aa <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	889b      	ldrh	r3, [r3, #4]
 8009872:	b2db      	uxtb	r3, r3
 8009874:	2b01      	cmp	r3, #1
 8009876:	d813      	bhi.n	80098a0 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800987e:	689b      	ldr	r3, [r3, #8]
 8009880:	6839      	ldr	r1, [r7, #0]
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	4798      	blx	r3
 8009886:	4603      	mov	r3, r0
 8009888:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	88db      	ldrh	r3, [r3, #6]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d110      	bne.n	80098b4 <USBD_StdItfReq+0x78>
 8009892:	7bfb      	ldrb	r3, [r7, #15]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d10d      	bne.n	80098b4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f000 fd56 	bl	800a34a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800989e:	e009      	b.n	80098b4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80098a0:	6839      	ldr	r1, [r7, #0]
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f000 fc89 	bl	800a1ba <USBD_CtlError>
          break;
 80098a8:	e004      	b.n	80098b4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80098aa:	6839      	ldr	r1, [r7, #0]
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 fc84 	bl	800a1ba <USBD_CtlError>
          break;
 80098b2:	e000      	b.n	80098b6 <USBD_StdItfReq+0x7a>
          break;
 80098b4:	bf00      	nop
      }
      break;
 80098b6:	e004      	b.n	80098c2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80098b8:	6839      	ldr	r1, [r7, #0]
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 fc7d 	bl	800a1ba <USBD_CtlError>
      break;
 80098c0:	bf00      	nop
  }

  return USBD_OK;
 80098c2:	2300      	movs	r3, #0
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	3710      	adds	r7, #16
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}

080098cc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80098d6:	2300      	movs	r3, #0
 80098d8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	889b      	ldrh	r3, [r3, #4]
 80098de:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80098e8:	2b40      	cmp	r3, #64	; 0x40
 80098ea:	d007      	beq.n	80098fc <USBD_StdEPReq+0x30>
 80098ec:	2b40      	cmp	r3, #64	; 0x40
 80098ee:	f200 8146 	bhi.w	8009b7e <USBD_StdEPReq+0x2b2>
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d00a      	beq.n	800990c <USBD_StdEPReq+0x40>
 80098f6:	2b20      	cmp	r3, #32
 80098f8:	f040 8141 	bne.w	8009b7e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	6839      	ldr	r1, [r7, #0]
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	4798      	blx	r3
      break;
 800990a:	e13d      	b.n	8009b88 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	781b      	ldrb	r3, [r3, #0]
 8009910:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009914:	2b20      	cmp	r3, #32
 8009916:	d10a      	bne.n	800992e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	6839      	ldr	r1, [r7, #0]
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	4798      	blx	r3
 8009926:	4603      	mov	r3, r0
 8009928:	73fb      	strb	r3, [r7, #15]

        return ret;
 800992a:	7bfb      	ldrb	r3, [r7, #15]
 800992c:	e12d      	b.n	8009b8a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	785b      	ldrb	r3, [r3, #1]
 8009932:	2b03      	cmp	r3, #3
 8009934:	d007      	beq.n	8009946 <USBD_StdEPReq+0x7a>
 8009936:	2b03      	cmp	r3, #3
 8009938:	f300 811b 	bgt.w	8009b72 <USBD_StdEPReq+0x2a6>
 800993c:	2b00      	cmp	r3, #0
 800993e:	d072      	beq.n	8009a26 <USBD_StdEPReq+0x15a>
 8009940:	2b01      	cmp	r3, #1
 8009942:	d03a      	beq.n	80099ba <USBD_StdEPReq+0xee>
 8009944:	e115      	b.n	8009b72 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800994c:	2b02      	cmp	r3, #2
 800994e:	d002      	beq.n	8009956 <USBD_StdEPReq+0x8a>
 8009950:	2b03      	cmp	r3, #3
 8009952:	d015      	beq.n	8009980 <USBD_StdEPReq+0xb4>
 8009954:	e02b      	b.n	80099ae <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009956:	7bbb      	ldrb	r3, [r7, #14]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d00c      	beq.n	8009976 <USBD_StdEPReq+0xaa>
 800995c:	7bbb      	ldrb	r3, [r7, #14]
 800995e:	2b80      	cmp	r3, #128	; 0x80
 8009960:	d009      	beq.n	8009976 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009962:	7bbb      	ldrb	r3, [r7, #14]
 8009964:	4619      	mov	r1, r3
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f001 f89e 	bl	800aaa8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800996c:	2180      	movs	r1, #128	; 0x80
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f001 f89a 	bl	800aaa8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009974:	e020      	b.n	80099b8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8009976:	6839      	ldr	r1, [r7, #0]
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 fc1e 	bl	800a1ba <USBD_CtlError>
              break;
 800997e:	e01b      	b.n	80099b8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	885b      	ldrh	r3, [r3, #2]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d10e      	bne.n	80099a6 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009988:	7bbb      	ldrb	r3, [r7, #14]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d00b      	beq.n	80099a6 <USBD_StdEPReq+0xda>
 800998e:	7bbb      	ldrb	r3, [r7, #14]
 8009990:	2b80      	cmp	r3, #128	; 0x80
 8009992:	d008      	beq.n	80099a6 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	88db      	ldrh	r3, [r3, #6]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d104      	bne.n	80099a6 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800999c:	7bbb      	ldrb	r3, [r7, #14]
 800999e:	4619      	mov	r1, r3
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f001 f881 	bl	800aaa8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 fccf 	bl	800a34a <USBD_CtlSendStatus>

              break;
 80099ac:	e004      	b.n	80099b8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80099ae:	6839      	ldr	r1, [r7, #0]
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 fc02 	bl	800a1ba <USBD_CtlError>
              break;
 80099b6:	bf00      	nop
          }
          break;
 80099b8:	e0e0      	b.n	8009b7c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099c0:	2b02      	cmp	r3, #2
 80099c2:	d002      	beq.n	80099ca <USBD_StdEPReq+0xfe>
 80099c4:	2b03      	cmp	r3, #3
 80099c6:	d015      	beq.n	80099f4 <USBD_StdEPReq+0x128>
 80099c8:	e026      	b.n	8009a18 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80099ca:	7bbb      	ldrb	r3, [r7, #14]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d00c      	beq.n	80099ea <USBD_StdEPReq+0x11e>
 80099d0:	7bbb      	ldrb	r3, [r7, #14]
 80099d2:	2b80      	cmp	r3, #128	; 0x80
 80099d4:	d009      	beq.n	80099ea <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80099d6:	7bbb      	ldrb	r3, [r7, #14]
 80099d8:	4619      	mov	r1, r3
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f001 f864 	bl	800aaa8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80099e0:	2180      	movs	r1, #128	; 0x80
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f001 f860 	bl	800aaa8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80099e8:	e01c      	b.n	8009a24 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80099ea:	6839      	ldr	r1, [r7, #0]
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f000 fbe4 	bl	800a1ba <USBD_CtlError>
              break;
 80099f2:	e017      	b.n	8009a24 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	885b      	ldrh	r3, [r3, #2]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d112      	bne.n	8009a22 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80099fc:	7bbb      	ldrb	r3, [r7, #14]
 80099fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d004      	beq.n	8009a10 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009a06:	7bbb      	ldrb	r3, [r7, #14]
 8009a08:	4619      	mov	r1, r3
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f001 f86b 	bl	800aae6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 fc9a 	bl	800a34a <USBD_CtlSendStatus>
              }
              break;
 8009a16:	e004      	b.n	8009a22 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009a18:	6839      	ldr	r1, [r7, #0]
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 fbcd 	bl	800a1ba <USBD_CtlError>
              break;
 8009a20:	e000      	b.n	8009a24 <USBD_StdEPReq+0x158>
              break;
 8009a22:	bf00      	nop
          }
          break;
 8009a24:	e0aa      	b.n	8009b7c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a2c:	2b02      	cmp	r3, #2
 8009a2e:	d002      	beq.n	8009a36 <USBD_StdEPReq+0x16a>
 8009a30:	2b03      	cmp	r3, #3
 8009a32:	d032      	beq.n	8009a9a <USBD_StdEPReq+0x1ce>
 8009a34:	e097      	b.n	8009b66 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a36:	7bbb      	ldrb	r3, [r7, #14]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d007      	beq.n	8009a4c <USBD_StdEPReq+0x180>
 8009a3c:	7bbb      	ldrb	r3, [r7, #14]
 8009a3e:	2b80      	cmp	r3, #128	; 0x80
 8009a40:	d004      	beq.n	8009a4c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8009a42:	6839      	ldr	r1, [r7, #0]
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f000 fbb8 	bl	800a1ba <USBD_CtlError>
                break;
 8009a4a:	e091      	b.n	8009b70 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	da0b      	bge.n	8009a6c <USBD_StdEPReq+0x1a0>
 8009a54:	7bbb      	ldrb	r3, [r7, #14]
 8009a56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009a5a:	4613      	mov	r3, r2
 8009a5c:	009b      	lsls	r3, r3, #2
 8009a5e:	4413      	add	r3, r2
 8009a60:	009b      	lsls	r3, r3, #2
 8009a62:	3310      	adds	r3, #16
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	4413      	add	r3, r2
 8009a68:	3304      	adds	r3, #4
 8009a6a:	e00b      	b.n	8009a84 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009a6c:	7bbb      	ldrb	r3, [r7, #14]
 8009a6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a72:	4613      	mov	r3, r2
 8009a74:	009b      	lsls	r3, r3, #2
 8009a76:	4413      	add	r3, r2
 8009a78:	009b      	lsls	r3, r3, #2
 8009a7a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	4413      	add	r3, r2
 8009a82:	3304      	adds	r3, #4
 8009a84:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	2202      	movs	r2, #2
 8009a90:	4619      	mov	r1, r3
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f000 fbfb 	bl	800a28e <USBD_CtlSendData>
              break;
 8009a98:	e06a      	b.n	8009b70 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009a9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	da11      	bge.n	8009ac6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009aa2:	7bbb      	ldrb	r3, [r7, #14]
 8009aa4:	f003 020f 	and.w	r2, r3, #15
 8009aa8:	6879      	ldr	r1, [r7, #4]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	009b      	lsls	r3, r3, #2
 8009aae:	4413      	add	r3, r2
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	440b      	add	r3, r1
 8009ab4:	3318      	adds	r3, #24
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d117      	bne.n	8009aec <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009abc:	6839      	ldr	r1, [r7, #0]
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f000 fb7b 	bl	800a1ba <USBD_CtlError>
                  break;
 8009ac4:	e054      	b.n	8009b70 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009ac6:	7bbb      	ldrb	r3, [r7, #14]
 8009ac8:	f003 020f 	and.w	r2, r3, #15
 8009acc:	6879      	ldr	r1, [r7, #4]
 8009ace:	4613      	mov	r3, r2
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	4413      	add	r3, r2
 8009ad4:	009b      	lsls	r3, r3, #2
 8009ad6:	440b      	add	r3, r1
 8009ad8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d104      	bne.n	8009aec <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009ae2:	6839      	ldr	r1, [r7, #0]
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f000 fb68 	bl	800a1ba <USBD_CtlError>
                  break;
 8009aea:	e041      	b.n	8009b70 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009aec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	da0b      	bge.n	8009b0c <USBD_StdEPReq+0x240>
 8009af4:	7bbb      	ldrb	r3, [r7, #14]
 8009af6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009afa:	4613      	mov	r3, r2
 8009afc:	009b      	lsls	r3, r3, #2
 8009afe:	4413      	add	r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	3310      	adds	r3, #16
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	4413      	add	r3, r2
 8009b08:	3304      	adds	r3, #4
 8009b0a:	e00b      	b.n	8009b24 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009b0c:	7bbb      	ldrb	r3, [r7, #14]
 8009b0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009b12:	4613      	mov	r3, r2
 8009b14:	009b      	lsls	r3, r3, #2
 8009b16:	4413      	add	r3, r2
 8009b18:	009b      	lsls	r3, r3, #2
 8009b1a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009b1e:	687a      	ldr	r2, [r7, #4]
 8009b20:	4413      	add	r3, r2
 8009b22:	3304      	adds	r3, #4
 8009b24:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009b26:	7bbb      	ldrb	r3, [r7, #14]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d002      	beq.n	8009b32 <USBD_StdEPReq+0x266>
 8009b2c:	7bbb      	ldrb	r3, [r7, #14]
 8009b2e:	2b80      	cmp	r3, #128	; 0x80
 8009b30:	d103      	bne.n	8009b3a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	2200      	movs	r2, #0
 8009b36:	601a      	str	r2, [r3, #0]
 8009b38:	e00e      	b.n	8009b58 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009b3a:	7bbb      	ldrb	r3, [r7, #14]
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f000 fff0 	bl	800ab24 <USBD_LL_IsStallEP>
 8009b44:	4603      	mov	r3, r0
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d003      	beq.n	8009b52 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009b4a:	68bb      	ldr	r3, [r7, #8]
 8009b4c:	2201      	movs	r2, #1
 8009b4e:	601a      	str	r2, [r3, #0]
 8009b50:	e002      	b.n	8009b58 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	2200      	movs	r2, #0
 8009b56:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	2202      	movs	r2, #2
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 fb95 	bl	800a28e <USBD_CtlSendData>
              break;
 8009b64:	e004      	b.n	8009b70 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009b66:	6839      	ldr	r1, [r7, #0]
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 fb26 	bl	800a1ba <USBD_CtlError>
              break;
 8009b6e:	bf00      	nop
          }
          break;
 8009b70:	e004      	b.n	8009b7c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009b72:	6839      	ldr	r1, [r7, #0]
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f000 fb20 	bl	800a1ba <USBD_CtlError>
          break;
 8009b7a:	bf00      	nop
      }
      break;
 8009b7c:	e004      	b.n	8009b88 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8009b7e:	6839      	ldr	r1, [r7, #0]
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f000 fb1a 	bl	800a1ba <USBD_CtlError>
      break;
 8009b86:	bf00      	nop
  }

  return ret;
 8009b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3710      	adds	r7, #16
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
	...

08009b94 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	885b      	ldrh	r3, [r3, #2]
 8009bae:	0a1b      	lsrs	r3, r3, #8
 8009bb0:	b29b      	uxth	r3, r3
 8009bb2:	3b01      	subs	r3, #1
 8009bb4:	2b06      	cmp	r3, #6
 8009bb6:	f200 8128 	bhi.w	8009e0a <USBD_GetDescriptor+0x276>
 8009bba:	a201      	add	r2, pc, #4	; (adr r2, 8009bc0 <USBD_GetDescriptor+0x2c>)
 8009bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bc0:	08009bdd 	.word	0x08009bdd
 8009bc4:	08009bf5 	.word	0x08009bf5
 8009bc8:	08009c35 	.word	0x08009c35
 8009bcc:	08009e0b 	.word	0x08009e0b
 8009bd0:	08009e0b 	.word	0x08009e0b
 8009bd4:	08009dab 	.word	0x08009dab
 8009bd8:	08009dd7 	.word	0x08009dd7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	687a      	ldr	r2, [r7, #4]
 8009be6:	7c12      	ldrb	r2, [r2, #16]
 8009be8:	f107 0108 	add.w	r1, r7, #8
 8009bec:	4610      	mov	r0, r2
 8009bee:	4798      	blx	r3
 8009bf0:	60f8      	str	r0, [r7, #12]
      break;
 8009bf2:	e112      	b.n	8009e1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	7c1b      	ldrb	r3, [r3, #16]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d10d      	bne.n	8009c18 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c04:	f107 0208 	add.w	r2, r7, #8
 8009c08:	4610      	mov	r0, r2
 8009c0a:	4798      	blx	r3
 8009c0c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	3301      	adds	r3, #1
 8009c12:	2202      	movs	r2, #2
 8009c14:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009c16:	e100      	b.n	8009e1a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c20:	f107 0208 	add.w	r2, r7, #8
 8009c24:	4610      	mov	r0, r2
 8009c26:	4798      	blx	r3
 8009c28:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	3301      	adds	r3, #1
 8009c2e:	2202      	movs	r2, #2
 8009c30:	701a      	strb	r2, [r3, #0]
      break;
 8009c32:	e0f2      	b.n	8009e1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	885b      	ldrh	r3, [r3, #2]
 8009c38:	b2db      	uxtb	r3, r3
 8009c3a:	2b05      	cmp	r3, #5
 8009c3c:	f200 80ac 	bhi.w	8009d98 <USBD_GetDescriptor+0x204>
 8009c40:	a201      	add	r2, pc, #4	; (adr r2, 8009c48 <USBD_GetDescriptor+0xb4>)
 8009c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c46:	bf00      	nop
 8009c48:	08009c61 	.word	0x08009c61
 8009c4c:	08009c95 	.word	0x08009c95
 8009c50:	08009cc9 	.word	0x08009cc9
 8009c54:	08009cfd 	.word	0x08009cfd
 8009c58:	08009d31 	.word	0x08009d31
 8009c5c:	08009d65 	.word	0x08009d65
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d00b      	beq.n	8009c84 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c72:	685b      	ldr	r3, [r3, #4]
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	7c12      	ldrb	r2, [r2, #16]
 8009c78:	f107 0108 	add.w	r1, r7, #8
 8009c7c:	4610      	mov	r0, r2
 8009c7e:	4798      	blx	r3
 8009c80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c82:	e091      	b.n	8009da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c84:	6839      	ldr	r1, [r7, #0]
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 fa97 	bl	800a1ba <USBD_CtlError>
            err++;
 8009c8c:	7afb      	ldrb	r3, [r7, #11]
 8009c8e:	3301      	adds	r3, #1
 8009c90:	72fb      	strb	r3, [r7, #11]
          break;
 8009c92:	e089      	b.n	8009da8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d00b      	beq.n	8009cb8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009ca6:	689b      	ldr	r3, [r3, #8]
 8009ca8:	687a      	ldr	r2, [r7, #4]
 8009caa:	7c12      	ldrb	r2, [r2, #16]
 8009cac:	f107 0108 	add.w	r1, r7, #8
 8009cb0:	4610      	mov	r0, r2
 8009cb2:	4798      	blx	r3
 8009cb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cb6:	e077      	b.n	8009da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009cb8:	6839      	ldr	r1, [r7, #0]
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 fa7d 	bl	800a1ba <USBD_CtlError>
            err++;
 8009cc0:	7afb      	ldrb	r3, [r7, #11]
 8009cc2:	3301      	adds	r3, #1
 8009cc4:	72fb      	strb	r3, [r7, #11]
          break;
 8009cc6:	e06f      	b.n	8009da8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009cce:	68db      	ldr	r3, [r3, #12]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d00b      	beq.n	8009cec <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	7c12      	ldrb	r2, [r2, #16]
 8009ce0:	f107 0108 	add.w	r1, r7, #8
 8009ce4:	4610      	mov	r0, r2
 8009ce6:	4798      	blx	r3
 8009ce8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cea:	e05d      	b.n	8009da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009cec:	6839      	ldr	r1, [r7, #0]
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f000 fa63 	bl	800a1ba <USBD_CtlError>
            err++;
 8009cf4:	7afb      	ldrb	r3, [r7, #11]
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	72fb      	strb	r3, [r7, #11]
          break;
 8009cfa:	e055      	b.n	8009da8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d02:	691b      	ldr	r3, [r3, #16]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d00b      	beq.n	8009d20 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d0e:	691b      	ldr	r3, [r3, #16]
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	7c12      	ldrb	r2, [r2, #16]
 8009d14:	f107 0108 	add.w	r1, r7, #8
 8009d18:	4610      	mov	r0, r2
 8009d1a:	4798      	blx	r3
 8009d1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d1e:	e043      	b.n	8009da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d20:	6839      	ldr	r1, [r7, #0]
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f000 fa49 	bl	800a1ba <USBD_CtlError>
            err++;
 8009d28:	7afb      	ldrb	r3, [r7, #11]
 8009d2a:	3301      	adds	r3, #1
 8009d2c:	72fb      	strb	r3, [r7, #11]
          break;
 8009d2e:	e03b      	b.n	8009da8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d36:	695b      	ldr	r3, [r3, #20]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d00b      	beq.n	8009d54 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d42:	695b      	ldr	r3, [r3, #20]
 8009d44:	687a      	ldr	r2, [r7, #4]
 8009d46:	7c12      	ldrb	r2, [r2, #16]
 8009d48:	f107 0108 	add.w	r1, r7, #8
 8009d4c:	4610      	mov	r0, r2
 8009d4e:	4798      	blx	r3
 8009d50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d52:	e029      	b.n	8009da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d54:	6839      	ldr	r1, [r7, #0]
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f000 fa2f 	bl	800a1ba <USBD_CtlError>
            err++;
 8009d5c:	7afb      	ldrb	r3, [r7, #11]
 8009d5e:	3301      	adds	r3, #1
 8009d60:	72fb      	strb	r3, [r7, #11]
          break;
 8009d62:	e021      	b.n	8009da8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d6a:	699b      	ldr	r3, [r3, #24]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d00b      	beq.n	8009d88 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d76:	699b      	ldr	r3, [r3, #24]
 8009d78:	687a      	ldr	r2, [r7, #4]
 8009d7a:	7c12      	ldrb	r2, [r2, #16]
 8009d7c:	f107 0108 	add.w	r1, r7, #8
 8009d80:	4610      	mov	r0, r2
 8009d82:	4798      	blx	r3
 8009d84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d86:	e00f      	b.n	8009da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d88:	6839      	ldr	r1, [r7, #0]
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 fa15 	bl	800a1ba <USBD_CtlError>
            err++;
 8009d90:	7afb      	ldrb	r3, [r7, #11]
 8009d92:	3301      	adds	r3, #1
 8009d94:	72fb      	strb	r3, [r7, #11]
          break;
 8009d96:	e007      	b.n	8009da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009d98:	6839      	ldr	r1, [r7, #0]
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 fa0d 	bl	800a1ba <USBD_CtlError>
          err++;
 8009da0:	7afb      	ldrb	r3, [r7, #11]
 8009da2:	3301      	adds	r3, #1
 8009da4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009da6:	e038      	b.n	8009e1a <USBD_GetDescriptor+0x286>
 8009da8:	e037      	b.n	8009e1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	7c1b      	ldrb	r3, [r3, #16]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d109      	bne.n	8009dc6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dba:	f107 0208 	add.w	r2, r7, #8
 8009dbe:	4610      	mov	r0, r2
 8009dc0:	4798      	blx	r3
 8009dc2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009dc4:	e029      	b.n	8009e1a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009dc6:	6839      	ldr	r1, [r7, #0]
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 f9f6 	bl	800a1ba <USBD_CtlError>
        err++;
 8009dce:	7afb      	ldrb	r3, [r7, #11]
 8009dd0:	3301      	adds	r3, #1
 8009dd2:	72fb      	strb	r3, [r7, #11]
      break;
 8009dd4:	e021      	b.n	8009e1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	7c1b      	ldrb	r3, [r3, #16]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d10d      	bne.n	8009dfa <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009de6:	f107 0208 	add.w	r2, r7, #8
 8009dea:	4610      	mov	r0, r2
 8009dec:	4798      	blx	r3
 8009dee:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	3301      	adds	r3, #1
 8009df4:	2207      	movs	r2, #7
 8009df6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009df8:	e00f      	b.n	8009e1a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009dfa:	6839      	ldr	r1, [r7, #0]
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f000 f9dc 	bl	800a1ba <USBD_CtlError>
        err++;
 8009e02:	7afb      	ldrb	r3, [r7, #11]
 8009e04:	3301      	adds	r3, #1
 8009e06:	72fb      	strb	r3, [r7, #11]
      break;
 8009e08:	e007      	b.n	8009e1a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009e0a:	6839      	ldr	r1, [r7, #0]
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 f9d4 	bl	800a1ba <USBD_CtlError>
      err++;
 8009e12:	7afb      	ldrb	r3, [r7, #11]
 8009e14:	3301      	adds	r3, #1
 8009e16:	72fb      	strb	r3, [r7, #11]
      break;
 8009e18:	bf00      	nop
  }

  if (err != 0U)
 8009e1a:	7afb      	ldrb	r3, [r7, #11]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d11c      	bne.n	8009e5a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009e20:	893b      	ldrh	r3, [r7, #8]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d011      	beq.n	8009e4a <USBD_GetDescriptor+0x2b6>
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	88db      	ldrh	r3, [r3, #6]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d00d      	beq.n	8009e4a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	88da      	ldrh	r2, [r3, #6]
 8009e32:	893b      	ldrh	r3, [r7, #8]
 8009e34:	4293      	cmp	r3, r2
 8009e36:	bf28      	it	cs
 8009e38:	4613      	movcs	r3, r2
 8009e3a:	b29b      	uxth	r3, r3
 8009e3c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009e3e:	893b      	ldrh	r3, [r7, #8]
 8009e40:	461a      	mov	r2, r3
 8009e42:	68f9      	ldr	r1, [r7, #12]
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f000 fa22 	bl	800a28e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	88db      	ldrh	r3, [r3, #6]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d104      	bne.n	8009e5c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 fa79 	bl	800a34a <USBD_CtlSendStatus>
 8009e58:	e000      	b.n	8009e5c <USBD_GetDescriptor+0x2c8>
    return;
 8009e5a:	bf00      	nop
    }
  }
}
 8009e5c:	3710      	adds	r7, #16
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	bf00      	nop

08009e64 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b084      	sub	sp, #16
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	889b      	ldrh	r3, [r3, #4]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d130      	bne.n	8009ed8 <USBD_SetAddress+0x74>
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	88db      	ldrh	r3, [r3, #6]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d12c      	bne.n	8009ed8 <USBD_SetAddress+0x74>
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	885b      	ldrh	r3, [r3, #2]
 8009e82:	2b7f      	cmp	r3, #127	; 0x7f
 8009e84:	d828      	bhi.n	8009ed8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	885b      	ldrh	r3, [r3, #2]
 8009e8a:	b2db      	uxtb	r3, r3
 8009e8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e90:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e98:	2b03      	cmp	r3, #3
 8009e9a:	d104      	bne.n	8009ea6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009e9c:	6839      	ldr	r1, [r7, #0]
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 f98b 	bl	800a1ba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ea4:	e01d      	b.n	8009ee2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	7bfa      	ldrb	r2, [r7, #15]
 8009eaa:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009eae:	7bfb      	ldrb	r3, [r7, #15]
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f000 fe62 	bl	800ab7c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fa46 	bl	800a34a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009ebe:	7bfb      	ldrb	r3, [r7, #15]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d004      	beq.n	8009ece <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ecc:	e009      	b.n	8009ee2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2201      	movs	r2, #1
 8009ed2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ed6:	e004      	b.n	8009ee2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009ed8:	6839      	ldr	r1, [r7, #0]
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 f96d 	bl	800a1ba <USBD_CtlError>
  }
}
 8009ee0:	bf00      	nop
 8009ee2:	bf00      	nop
 8009ee4:	3710      	adds	r7, #16
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bd80      	pop	{r7, pc}
	...

08009eec <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b082      	sub	sp, #8
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	885b      	ldrh	r3, [r3, #2]
 8009efa:	b2da      	uxtb	r2, r3
 8009efc:	4b41      	ldr	r3, [pc, #260]	; (800a004 <USBD_SetConfig+0x118>)
 8009efe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009f00:	4b40      	ldr	r3, [pc, #256]	; (800a004 <USBD_SetConfig+0x118>)
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d904      	bls.n	8009f12 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009f08:	6839      	ldr	r1, [r7, #0]
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f000 f955 	bl	800a1ba <USBD_CtlError>
 8009f10:	e075      	b.n	8009ffe <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f18:	2b02      	cmp	r3, #2
 8009f1a:	d002      	beq.n	8009f22 <USBD_SetConfig+0x36>
 8009f1c:	2b03      	cmp	r3, #3
 8009f1e:	d023      	beq.n	8009f68 <USBD_SetConfig+0x7c>
 8009f20:	e062      	b.n	8009fe8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009f22:	4b38      	ldr	r3, [pc, #224]	; (800a004 <USBD_SetConfig+0x118>)
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d01a      	beq.n	8009f60 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009f2a:	4b36      	ldr	r3, [pc, #216]	; (800a004 <USBD_SetConfig+0x118>)
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	461a      	mov	r2, r3
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2203      	movs	r2, #3
 8009f38:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009f3c:	4b31      	ldr	r3, [pc, #196]	; (800a004 <USBD_SetConfig+0x118>)
 8009f3e:	781b      	ldrb	r3, [r3, #0]
 8009f40:	4619      	mov	r1, r3
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f7ff f9e7 	bl	8009316 <USBD_SetClassConfig>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b02      	cmp	r3, #2
 8009f4c:	d104      	bne.n	8009f58 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009f4e:	6839      	ldr	r1, [r7, #0]
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	f000 f932 	bl	800a1ba <USBD_CtlError>
            return;
 8009f56:	e052      	b.n	8009ffe <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 f9f6 	bl	800a34a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009f5e:	e04e      	b.n	8009ffe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f000 f9f2 	bl	800a34a <USBD_CtlSendStatus>
        break;
 8009f66:	e04a      	b.n	8009ffe <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009f68:	4b26      	ldr	r3, [pc, #152]	; (800a004 <USBD_SetConfig+0x118>)
 8009f6a:	781b      	ldrb	r3, [r3, #0]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d112      	bne.n	8009f96 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2202      	movs	r2, #2
 8009f74:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009f78:	4b22      	ldr	r3, [pc, #136]	; (800a004 <USBD_SetConfig+0x118>)
 8009f7a:	781b      	ldrb	r3, [r3, #0]
 8009f7c:	461a      	mov	r2, r3
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009f82:	4b20      	ldr	r3, [pc, #128]	; (800a004 <USBD_SetConfig+0x118>)
 8009f84:	781b      	ldrb	r3, [r3, #0]
 8009f86:	4619      	mov	r1, r3
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f7ff f9e3 	bl	8009354 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 f9db 	bl	800a34a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009f94:	e033      	b.n	8009ffe <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009f96:	4b1b      	ldr	r3, [pc, #108]	; (800a004 <USBD_SetConfig+0x118>)
 8009f98:	781b      	ldrb	r3, [r3, #0]
 8009f9a:	461a      	mov	r2, r3
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	685b      	ldr	r3, [r3, #4]
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d01d      	beq.n	8009fe0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	685b      	ldr	r3, [r3, #4]
 8009fa8:	b2db      	uxtb	r3, r3
 8009faa:	4619      	mov	r1, r3
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f7ff f9d1 	bl	8009354 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009fb2:	4b14      	ldr	r3, [pc, #80]	; (800a004 <USBD_SetConfig+0x118>)
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009fbc:	4b11      	ldr	r3, [pc, #68]	; (800a004 <USBD_SetConfig+0x118>)
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f7ff f9a7 	bl	8009316 <USBD_SetClassConfig>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	2b02      	cmp	r3, #2
 8009fcc:	d104      	bne.n	8009fd8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009fce:	6839      	ldr	r1, [r7, #0]
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f000 f8f2 	bl	800a1ba <USBD_CtlError>
            return;
 8009fd6:	e012      	b.n	8009ffe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f000 f9b6 	bl	800a34a <USBD_CtlSendStatus>
        break;
 8009fde:	e00e      	b.n	8009ffe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f000 f9b2 	bl	800a34a <USBD_CtlSendStatus>
        break;
 8009fe6:	e00a      	b.n	8009ffe <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009fe8:	6839      	ldr	r1, [r7, #0]
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f000 f8e5 	bl	800a1ba <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009ff0:	4b04      	ldr	r3, [pc, #16]	; (800a004 <USBD_SetConfig+0x118>)
 8009ff2:	781b      	ldrb	r3, [r3, #0]
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f7ff f9ac 	bl	8009354 <USBD_ClrClassConfig>
        break;
 8009ffc:	bf00      	nop
    }
  }
}
 8009ffe:	3708      	adds	r7, #8
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}
 800a004:	20000450 	.word	0x20000450

0800a008 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	88db      	ldrh	r3, [r3, #6]
 800a016:	2b01      	cmp	r3, #1
 800a018:	d004      	beq.n	800a024 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a01a:	6839      	ldr	r1, [r7, #0]
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 f8cc 	bl	800a1ba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a022:	e022      	b.n	800a06a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a02a:	2b02      	cmp	r3, #2
 800a02c:	dc02      	bgt.n	800a034 <USBD_GetConfig+0x2c>
 800a02e:	2b00      	cmp	r3, #0
 800a030:	dc03      	bgt.n	800a03a <USBD_GetConfig+0x32>
 800a032:	e015      	b.n	800a060 <USBD_GetConfig+0x58>
 800a034:	2b03      	cmp	r3, #3
 800a036:	d00b      	beq.n	800a050 <USBD_GetConfig+0x48>
 800a038:	e012      	b.n	800a060 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2200      	movs	r2, #0
 800a03e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	3308      	adds	r3, #8
 800a044:	2201      	movs	r2, #1
 800a046:	4619      	mov	r1, r3
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 f920 	bl	800a28e <USBD_CtlSendData>
        break;
 800a04e:	e00c      	b.n	800a06a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	3304      	adds	r3, #4
 800a054:	2201      	movs	r2, #1
 800a056:	4619      	mov	r1, r3
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 f918 	bl	800a28e <USBD_CtlSendData>
        break;
 800a05e:	e004      	b.n	800a06a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a060:	6839      	ldr	r1, [r7, #0]
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f000 f8a9 	bl	800a1ba <USBD_CtlError>
        break;
 800a068:	bf00      	nop
}
 800a06a:	bf00      	nop
 800a06c:	3708      	adds	r7, #8
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b082      	sub	sp, #8
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
 800a07a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a082:	3b01      	subs	r3, #1
 800a084:	2b02      	cmp	r3, #2
 800a086:	d81e      	bhi.n	800a0c6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	88db      	ldrh	r3, [r3, #6]
 800a08c:	2b02      	cmp	r3, #2
 800a08e:	d004      	beq.n	800a09a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a090:	6839      	ldr	r1, [r7, #0]
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 f891 	bl	800a1ba <USBD_CtlError>
        break;
 800a098:	e01a      	b.n	800a0d0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2201      	movs	r2, #1
 800a09e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d005      	beq.n	800a0b6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	68db      	ldr	r3, [r3, #12]
 800a0ae:	f043 0202 	orr.w	r2, r3, #2
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	330c      	adds	r3, #12
 800a0ba:	2202      	movs	r2, #2
 800a0bc:	4619      	mov	r1, r3
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f000 f8e5 	bl	800a28e <USBD_CtlSendData>
      break;
 800a0c4:	e004      	b.n	800a0d0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a0c6:	6839      	ldr	r1, [r7, #0]
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f000 f876 	bl	800a1ba <USBD_CtlError>
      break;
 800a0ce:	bf00      	nop
  }
}
 800a0d0:	bf00      	nop
 800a0d2:	3708      	adds	r7, #8
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}

0800a0d8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b082      	sub	sp, #8
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
 800a0e0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	885b      	ldrh	r3, [r3, #2]
 800a0e6:	2b01      	cmp	r3, #1
 800a0e8:	d106      	bne.n	800a0f8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 f929 	bl	800a34a <USBD_CtlSendStatus>
  }
}
 800a0f8:	bf00      	nop
 800a0fa:	3708      	adds	r7, #8
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}

0800a100 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b082      	sub	sp, #8
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
 800a108:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a110:	3b01      	subs	r3, #1
 800a112:	2b02      	cmp	r3, #2
 800a114:	d80b      	bhi.n	800a12e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	885b      	ldrh	r3, [r3, #2]
 800a11a:	2b01      	cmp	r3, #1
 800a11c:	d10c      	bne.n	800a138 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2200      	movs	r2, #0
 800a122:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f000 f90f 	bl	800a34a <USBD_CtlSendStatus>
      }
      break;
 800a12c:	e004      	b.n	800a138 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a12e:	6839      	ldr	r1, [r7, #0]
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f000 f842 	bl	800a1ba <USBD_CtlError>
      break;
 800a136:	e000      	b.n	800a13a <USBD_ClrFeature+0x3a>
      break;
 800a138:	bf00      	nop
  }
}
 800a13a:	bf00      	nop
 800a13c:	3708      	adds	r7, #8
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}

0800a142 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a142:	b480      	push	{r7}
 800a144:	b083      	sub	sp, #12
 800a146:	af00      	add	r7, sp, #0
 800a148:	6078      	str	r0, [r7, #4]
 800a14a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	781a      	ldrb	r2, [r3, #0]
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	785a      	ldrb	r2, [r3, #1]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	3302      	adds	r3, #2
 800a160:	781b      	ldrb	r3, [r3, #0]
 800a162:	b29a      	uxth	r2, r3
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	3303      	adds	r3, #3
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	021b      	lsls	r3, r3, #8
 800a16e:	b29b      	uxth	r3, r3
 800a170:	4413      	add	r3, r2
 800a172:	b29a      	uxth	r2, r3
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	3304      	adds	r3, #4
 800a17c:	781b      	ldrb	r3, [r3, #0]
 800a17e:	b29a      	uxth	r2, r3
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	3305      	adds	r3, #5
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	b29b      	uxth	r3, r3
 800a188:	021b      	lsls	r3, r3, #8
 800a18a:	b29b      	uxth	r3, r3
 800a18c:	4413      	add	r3, r2
 800a18e:	b29a      	uxth	r2, r3
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	3306      	adds	r3, #6
 800a198:	781b      	ldrb	r3, [r3, #0]
 800a19a:	b29a      	uxth	r2, r3
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	3307      	adds	r3, #7
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	b29b      	uxth	r3, r3
 800a1a4:	021b      	lsls	r3, r3, #8
 800a1a6:	b29b      	uxth	r3, r3
 800a1a8:	4413      	add	r3, r2
 800a1aa:	b29a      	uxth	r2, r3
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	80da      	strh	r2, [r3, #6]

}
 800a1b0:	bf00      	nop
 800a1b2:	370c      	adds	r7, #12
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bc80      	pop	{r7}
 800a1b8:	4770      	bx	lr

0800a1ba <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a1ba:	b580      	push	{r7, lr}
 800a1bc:	b082      	sub	sp, #8
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
 800a1c2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a1c4:	2180      	movs	r1, #128	; 0x80
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f000 fc6e 	bl	800aaa8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a1cc:	2100      	movs	r1, #0
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	f000 fc6a 	bl	800aaa8 <USBD_LL_StallEP>
}
 800a1d4:	bf00      	nop
 800a1d6:	3708      	adds	r7, #8
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b086      	sub	sp, #24
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	60f8      	str	r0, [r7, #12]
 800a1e4:	60b9      	str	r1, [r7, #8]
 800a1e6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d032      	beq.n	800a258 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a1f2:	68f8      	ldr	r0, [r7, #12]
 800a1f4:	f000 f834 	bl	800a260 <USBD_GetLen>
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	3301      	adds	r3, #1
 800a1fc:	b29b      	uxth	r3, r3
 800a1fe:	005b      	lsls	r3, r3, #1
 800a200:	b29a      	uxth	r2, r3
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a206:	7dfb      	ldrb	r3, [r7, #23]
 800a208:	1c5a      	adds	r2, r3, #1
 800a20a:	75fa      	strb	r2, [r7, #23]
 800a20c:	461a      	mov	r2, r3
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	4413      	add	r3, r2
 800a212:	687a      	ldr	r2, [r7, #4]
 800a214:	7812      	ldrb	r2, [r2, #0]
 800a216:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a218:	7dfb      	ldrb	r3, [r7, #23]
 800a21a:	1c5a      	adds	r2, r3, #1
 800a21c:	75fa      	strb	r2, [r7, #23]
 800a21e:	461a      	mov	r2, r3
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	4413      	add	r3, r2
 800a224:	2203      	movs	r2, #3
 800a226:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a228:	e012      	b.n	800a250 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	1c5a      	adds	r2, r3, #1
 800a22e:	60fa      	str	r2, [r7, #12]
 800a230:	7dfa      	ldrb	r2, [r7, #23]
 800a232:	1c51      	adds	r1, r2, #1
 800a234:	75f9      	strb	r1, [r7, #23]
 800a236:	4611      	mov	r1, r2
 800a238:	68ba      	ldr	r2, [r7, #8]
 800a23a:	440a      	add	r2, r1
 800a23c:	781b      	ldrb	r3, [r3, #0]
 800a23e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a240:	7dfb      	ldrb	r3, [r7, #23]
 800a242:	1c5a      	adds	r2, r3, #1
 800a244:	75fa      	strb	r2, [r7, #23]
 800a246:	461a      	mov	r2, r3
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	4413      	add	r3, r2
 800a24c:	2200      	movs	r2, #0
 800a24e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d1e8      	bne.n	800a22a <USBD_GetString+0x4e>
    }
  }
}
 800a258:	bf00      	nop
 800a25a:	3718      	adds	r7, #24
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a260:	b480      	push	{r7}
 800a262:	b085      	sub	sp, #20
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a268:	2300      	movs	r3, #0
 800a26a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a26c:	e005      	b.n	800a27a <USBD_GetLen+0x1a>
  {
    len++;
 800a26e:	7bfb      	ldrb	r3, [r7, #15]
 800a270:	3301      	adds	r3, #1
 800a272:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	3301      	adds	r3, #1
 800a278:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d1f5      	bne.n	800a26e <USBD_GetLen+0xe>
  }

  return len;
 800a282:	7bfb      	ldrb	r3, [r7, #15]
}
 800a284:	4618      	mov	r0, r3
 800a286:	3714      	adds	r7, #20
 800a288:	46bd      	mov	sp, r7
 800a28a:	bc80      	pop	{r7}
 800a28c:	4770      	bx	lr

0800a28e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a28e:	b580      	push	{r7, lr}
 800a290:	b084      	sub	sp, #16
 800a292:	af00      	add	r7, sp, #0
 800a294:	60f8      	str	r0, [r7, #12]
 800a296:	60b9      	str	r1, [r7, #8]
 800a298:	4613      	mov	r3, r2
 800a29a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	2202      	movs	r2, #2
 800a2a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a2a4:	88fa      	ldrh	r2, [r7, #6]
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a2aa:	88fa      	ldrh	r2, [r7, #6]
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a2b0:	88fb      	ldrh	r3, [r7, #6]
 800a2b2:	68ba      	ldr	r2, [r7, #8]
 800a2b4:	2100      	movs	r1, #0
 800a2b6:	68f8      	ldr	r0, [r7, #12]
 800a2b8:	f000 fc7f 	bl	800abba <USBD_LL_Transmit>

  return USBD_OK;
 800a2bc:	2300      	movs	r3, #0
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3710      	adds	r7, #16
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}

0800a2c6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a2c6:	b580      	push	{r7, lr}
 800a2c8:	b084      	sub	sp, #16
 800a2ca:	af00      	add	r7, sp, #0
 800a2cc:	60f8      	str	r0, [r7, #12]
 800a2ce:	60b9      	str	r1, [r7, #8]
 800a2d0:	4613      	mov	r3, r2
 800a2d2:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a2d4:	88fb      	ldrh	r3, [r7, #6]
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	2100      	movs	r1, #0
 800a2da:	68f8      	ldr	r0, [r7, #12]
 800a2dc:	f000 fc6d 	bl	800abba <USBD_LL_Transmit>

  return USBD_OK;
 800a2e0:	2300      	movs	r3, #0
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3710      	adds	r7, #16
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}

0800a2ea <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a2ea:	b580      	push	{r7, lr}
 800a2ec:	b084      	sub	sp, #16
 800a2ee:	af00      	add	r7, sp, #0
 800a2f0:	60f8      	str	r0, [r7, #12]
 800a2f2:	60b9      	str	r1, [r7, #8]
 800a2f4:	4613      	mov	r3, r2
 800a2f6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	2203      	movs	r2, #3
 800a2fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a300:	88fa      	ldrh	r2, [r7, #6]
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a308:	88fa      	ldrh	r2, [r7, #6]
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a310:	88fb      	ldrh	r3, [r7, #6]
 800a312:	68ba      	ldr	r2, [r7, #8]
 800a314:	2100      	movs	r1, #0
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	f000 fc72 	bl	800ac00 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a31c:	2300      	movs	r3, #0
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3710      	adds	r7, #16
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}

0800a326 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a326:	b580      	push	{r7, lr}
 800a328:	b084      	sub	sp, #16
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	60f8      	str	r0, [r7, #12]
 800a32e:	60b9      	str	r1, [r7, #8]
 800a330:	4613      	mov	r3, r2
 800a332:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a334:	88fb      	ldrh	r3, [r7, #6]
 800a336:	68ba      	ldr	r2, [r7, #8]
 800a338:	2100      	movs	r1, #0
 800a33a:	68f8      	ldr	r0, [r7, #12]
 800a33c:	f000 fc60 	bl	800ac00 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a340:	2300      	movs	r3, #0
}
 800a342:	4618      	mov	r0, r3
 800a344:	3710      	adds	r7, #16
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}

0800a34a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a34a:	b580      	push	{r7, lr}
 800a34c:	b082      	sub	sp, #8
 800a34e:	af00      	add	r7, sp, #0
 800a350:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2204      	movs	r2, #4
 800a356:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a35a:	2300      	movs	r3, #0
 800a35c:	2200      	movs	r2, #0
 800a35e:	2100      	movs	r1, #0
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f000 fc2a 	bl	800abba <USBD_LL_Transmit>

  return USBD_OK;
 800a366:	2300      	movs	r3, #0
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3708      	adds	r7, #8
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b082      	sub	sp, #8
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2205      	movs	r2, #5
 800a37c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a380:	2300      	movs	r3, #0
 800a382:	2200      	movs	r2, #0
 800a384:	2100      	movs	r1, #0
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 fc3a 	bl	800ac00 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a38c:	2300      	movs	r3, #0
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3708      	adds	r7, #8
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}
	...

0800a398 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a39c:	2200      	movs	r2, #0
 800a39e:	4912      	ldr	r1, [pc, #72]	; (800a3e8 <MX_USB_DEVICE_Init+0x50>)
 800a3a0:	4812      	ldr	r0, [pc, #72]	; (800a3ec <MX_USB_DEVICE_Init+0x54>)
 800a3a2:	f7fe ff5e 	bl	8009262 <USBD_Init>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d001      	beq.n	800a3b0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a3ac:	f7f7 fcd6 	bl	8001d5c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a3b0:	490f      	ldr	r1, [pc, #60]	; (800a3f0 <MX_USB_DEVICE_Init+0x58>)
 800a3b2:	480e      	ldr	r0, [pc, #56]	; (800a3ec <MX_USB_DEVICE_Init+0x54>)
 800a3b4:	f7fe ff80 	bl	80092b8 <USBD_RegisterClass>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d001      	beq.n	800a3c2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a3be:	f7f7 fccd 	bl	8001d5c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a3c2:	490c      	ldr	r1, [pc, #48]	; (800a3f4 <MX_USB_DEVICE_Init+0x5c>)
 800a3c4:	4809      	ldr	r0, [pc, #36]	; (800a3ec <MX_USB_DEVICE_Init+0x54>)
 800a3c6:	f7fe feb1 	bl	800912c <USBD_CDC_RegisterInterface>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d001      	beq.n	800a3d4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a3d0:	f7f7 fcc4 	bl	8001d5c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a3d4:	4805      	ldr	r0, [pc, #20]	; (800a3ec <MX_USB_DEVICE_Init+0x54>)
 800a3d6:	f7fe ff88 	bl	80092ea <USBD_Start>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d001      	beq.n	800a3e4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a3e0:	f7f7 fcbc 	bl	8001d5c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a3e4:	bf00      	nop
 800a3e6:	bd80      	pop	{r7, pc}
 800a3e8:	20000134 	.word	0x20000134
 800a3ec:	20000454 	.word	0x20000454
 800a3f0:	20000020 	.word	0x20000020
 800a3f4:	20000124 	.word	0x20000124

0800a3f8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	4905      	ldr	r1, [pc, #20]	; (800a414 <CDC_Init_FS+0x1c>)
 800a400:	4805      	ldr	r0, [pc, #20]	; (800a418 <CDC_Init_FS+0x20>)
 800a402:	f7fe fea9 	bl	8009158 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a406:	4905      	ldr	r1, [pc, #20]	; (800a41c <CDC_Init_FS+0x24>)
 800a408:	4803      	ldr	r0, [pc, #12]	; (800a418 <CDC_Init_FS+0x20>)
 800a40a:	f7fe febe 	bl	800918a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a40e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a410:	4618      	mov	r0, r3
 800a412:	bd80      	pop	{r7, pc}
 800a414:	20000b18 	.word	0x20000b18
 800a418:	20000454 	.word	0x20000454
 800a41c:	20000718 	.word	0x20000718

0800a420 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a420:	b480      	push	{r7}
 800a422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a424:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a426:	4618      	mov	r0, r3
 800a428:	46bd      	mov	sp, r7
 800a42a:	bc80      	pop	{r7}
 800a42c:	4770      	bx	lr
	...

0800a430 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
 800a436:	4603      	mov	r3, r0
 800a438:	6039      	str	r1, [r7, #0]
 800a43a:	71fb      	strb	r3, [r7, #7]
 800a43c:	4613      	mov	r3, r2
 800a43e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a440:	79fb      	ldrb	r3, [r7, #7]
 800a442:	2b23      	cmp	r3, #35	; 0x23
 800a444:	d84a      	bhi.n	800a4dc <CDC_Control_FS+0xac>
 800a446:	a201      	add	r2, pc, #4	; (adr r2, 800a44c <CDC_Control_FS+0x1c>)
 800a448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a44c:	0800a4dd 	.word	0x0800a4dd
 800a450:	0800a4dd 	.word	0x0800a4dd
 800a454:	0800a4dd 	.word	0x0800a4dd
 800a458:	0800a4dd 	.word	0x0800a4dd
 800a45c:	0800a4dd 	.word	0x0800a4dd
 800a460:	0800a4dd 	.word	0x0800a4dd
 800a464:	0800a4dd 	.word	0x0800a4dd
 800a468:	0800a4dd 	.word	0x0800a4dd
 800a46c:	0800a4dd 	.word	0x0800a4dd
 800a470:	0800a4dd 	.word	0x0800a4dd
 800a474:	0800a4dd 	.word	0x0800a4dd
 800a478:	0800a4dd 	.word	0x0800a4dd
 800a47c:	0800a4dd 	.word	0x0800a4dd
 800a480:	0800a4dd 	.word	0x0800a4dd
 800a484:	0800a4dd 	.word	0x0800a4dd
 800a488:	0800a4dd 	.word	0x0800a4dd
 800a48c:	0800a4dd 	.word	0x0800a4dd
 800a490:	0800a4dd 	.word	0x0800a4dd
 800a494:	0800a4dd 	.word	0x0800a4dd
 800a498:	0800a4dd 	.word	0x0800a4dd
 800a49c:	0800a4dd 	.word	0x0800a4dd
 800a4a0:	0800a4dd 	.word	0x0800a4dd
 800a4a4:	0800a4dd 	.word	0x0800a4dd
 800a4a8:	0800a4dd 	.word	0x0800a4dd
 800a4ac:	0800a4dd 	.word	0x0800a4dd
 800a4b0:	0800a4dd 	.word	0x0800a4dd
 800a4b4:	0800a4dd 	.word	0x0800a4dd
 800a4b8:	0800a4dd 	.word	0x0800a4dd
 800a4bc:	0800a4dd 	.word	0x0800a4dd
 800a4c0:	0800a4dd 	.word	0x0800a4dd
 800a4c4:	0800a4dd 	.word	0x0800a4dd
 800a4c8:	0800a4dd 	.word	0x0800a4dd
 800a4cc:	0800a4dd 	.word	0x0800a4dd
 800a4d0:	0800a4dd 	.word	0x0800a4dd
 800a4d4:	0800a4dd 	.word	0x0800a4dd
 800a4d8:	0800a4dd 	.word	0x0800a4dd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a4dc:	bf00      	nop
  }

  return (USBD_OK);
 800a4de:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	370c      	adds	r7, #12
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bc80      	pop	{r7}
 800a4e8:	4770      	bx	lr
 800a4ea:	bf00      	nop

0800a4ec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b084      	sub	sp, #16
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a4f6:	6879      	ldr	r1, [r7, #4]
 800a4f8:	4810      	ldr	r0, [pc, #64]	; (800a53c <CDC_Receive_FS+0x50>)
 800a4fa:	f7fe fe46 	bl	800918a <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a4fe:	480f      	ldr	r0, [pc, #60]	; (800a53c <CDC_Receive_FS+0x50>)
 800a500:	f7fe fe85 	bl	800920e <USBD_CDC_ReceivePacket>
	  //	Agregado para copiar lo recibido del Bufer al vector rx
	  uint8_t len = (uint8_t) *Len;
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	73fb      	strb	r3, [r7, #15]
	  memset (buffer_rx, '\0', 40);
 800a50a:	2228      	movs	r2, #40	; 0x28
 800a50c:	2100      	movs	r1, #0
 800a50e:	480c      	ldr	r0, [pc, #48]	; (800a540 <CDC_Receive_FS+0x54>)
 800a510:	f000 fca4 	bl	800ae5c <memset>
	  memcpy (buffer_rx, Buf, len);
 800a514:	7bfb      	ldrb	r3, [r7, #15]
 800a516:	461a      	mov	r2, r3
 800a518:	6879      	ldr	r1, [r7, #4]
 800a51a:	4809      	ldr	r0, [pc, #36]	; (800a540 <CDC_Receive_FS+0x54>)
 800a51c:	f000 fcd2 	bl	800aec4 <memcpy>
	  memset (Buf, '\0', len);
 800a520:	7bfb      	ldrb	r3, [r7, #15]
 800a522:	461a      	mov	r2, r3
 800a524:	2100      	movs	r1, #0
 800a526:	6878      	ldr	r0, [r7, #4]
 800a528:	f000 fc98 	bl	800ae5c <memset>
	  flagUsb = 1;
 800a52c:	4b05      	ldr	r3, [pc, #20]	; (800a544 <CDC_Receive_FS+0x58>)
 800a52e:	2201      	movs	r2, #1
 800a530:	701a      	strb	r2, [r3, #0]
	  //	Se termina levantando la bandera de recepción para el main
	  return (USBD_OK);
 800a532:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a534:	4618      	mov	r0, r3
 800a536:	3710      	adds	r7, #16
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}
 800a53c:	20000454 	.word	0x20000454
 800a540:	200002f4 	.word	0x200002f4
 800a544:	200002f1 	.word	0x200002f1

0800a548 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b084      	sub	sp, #16
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
 800a550:	460b      	mov	r3, r1
 800a552:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a554:	2300      	movs	r3, #0
 800a556:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a558:	4b0d      	ldr	r3, [pc, #52]	; (800a590 <CDC_Transmit_FS+0x48>)
 800a55a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a55e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a566:	2b00      	cmp	r3, #0
 800a568:	d001      	beq.n	800a56e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a56a:	2301      	movs	r3, #1
 800a56c:	e00b      	b.n	800a586 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a56e:	887b      	ldrh	r3, [r7, #2]
 800a570:	461a      	mov	r2, r3
 800a572:	6879      	ldr	r1, [r7, #4]
 800a574:	4806      	ldr	r0, [pc, #24]	; (800a590 <CDC_Transmit_FS+0x48>)
 800a576:	f7fe fdef 	bl	8009158 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a57a:	4805      	ldr	r0, [pc, #20]	; (800a590 <CDC_Transmit_FS+0x48>)
 800a57c:	f7fe fe18 	bl	80091b0 <USBD_CDC_TransmitPacket>
 800a580:	4603      	mov	r3, r0
 800a582:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a584:	7bfb      	ldrb	r3, [r7, #15]
}
 800a586:	4618      	mov	r0, r3
 800a588:	3710      	adds	r7, #16
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bd80      	pop	{r7, pc}
 800a58e:	bf00      	nop
 800a590:	20000454 	.word	0x20000454

0800a594 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a594:	b480      	push	{r7}
 800a596:	b083      	sub	sp, #12
 800a598:	af00      	add	r7, sp, #0
 800a59a:	4603      	mov	r3, r0
 800a59c:	6039      	str	r1, [r7, #0]
 800a59e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	2212      	movs	r2, #18
 800a5a4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a5a6:	4b03      	ldr	r3, [pc, #12]	; (800a5b4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	370c      	adds	r7, #12
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bc80      	pop	{r7}
 800a5b0:	4770      	bx	lr
 800a5b2:	bf00      	nop
 800a5b4:	20000150 	.word	0x20000150

0800a5b8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b083      	sub	sp, #12
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	4603      	mov	r3, r0
 800a5c0:	6039      	str	r1, [r7, #0]
 800a5c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a5c4:	683b      	ldr	r3, [r7, #0]
 800a5c6:	2204      	movs	r2, #4
 800a5c8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a5ca:	4b03      	ldr	r3, [pc, #12]	; (800a5d8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	370c      	adds	r7, #12
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bc80      	pop	{r7}
 800a5d4:	4770      	bx	lr
 800a5d6:	bf00      	nop
 800a5d8:	20000164 	.word	0x20000164

0800a5dc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b082      	sub	sp, #8
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	6039      	str	r1, [r7, #0]
 800a5e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a5e8:	79fb      	ldrb	r3, [r7, #7]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d105      	bne.n	800a5fa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a5ee:	683a      	ldr	r2, [r7, #0]
 800a5f0:	4907      	ldr	r1, [pc, #28]	; (800a610 <USBD_FS_ProductStrDescriptor+0x34>)
 800a5f2:	4808      	ldr	r0, [pc, #32]	; (800a614 <USBD_FS_ProductStrDescriptor+0x38>)
 800a5f4:	f7ff fdf2 	bl	800a1dc <USBD_GetString>
 800a5f8:	e004      	b.n	800a604 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a5fa:	683a      	ldr	r2, [r7, #0]
 800a5fc:	4904      	ldr	r1, [pc, #16]	; (800a610 <USBD_FS_ProductStrDescriptor+0x34>)
 800a5fe:	4805      	ldr	r0, [pc, #20]	; (800a614 <USBD_FS_ProductStrDescriptor+0x38>)
 800a600:	f7ff fdec 	bl	800a1dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a604:	4b02      	ldr	r3, [pc, #8]	; (800a610 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a606:	4618      	mov	r0, r3
 800a608:	3708      	adds	r7, #8
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	20000f18 	.word	0x20000f18
 800a614:	0800bf14 	.word	0x0800bf14

0800a618 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b082      	sub	sp, #8
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	4603      	mov	r3, r0
 800a620:	6039      	str	r1, [r7, #0]
 800a622:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a624:	683a      	ldr	r2, [r7, #0]
 800a626:	4904      	ldr	r1, [pc, #16]	; (800a638 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a628:	4804      	ldr	r0, [pc, #16]	; (800a63c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a62a:	f7ff fdd7 	bl	800a1dc <USBD_GetString>
  return USBD_StrDesc;
 800a62e:	4b02      	ldr	r3, [pc, #8]	; (800a638 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a630:	4618      	mov	r0, r3
 800a632:	3708      	adds	r7, #8
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}
 800a638:	20000f18 	.word	0x20000f18
 800a63c:	0800bf2c 	.word	0x0800bf2c

0800a640 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	4603      	mov	r3, r0
 800a648:	6039      	str	r1, [r7, #0]
 800a64a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	221a      	movs	r2, #26
 800a650:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a652:	f000 f843 	bl	800a6dc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a656:	4b02      	ldr	r3, [pc, #8]	; (800a660 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a658:	4618      	mov	r0, r3
 800a65a:	3708      	adds	r7, #8
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}
 800a660:	20000168 	.word	0x20000168

0800a664 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b082      	sub	sp, #8
 800a668:	af00      	add	r7, sp, #0
 800a66a:	4603      	mov	r3, r0
 800a66c:	6039      	str	r1, [r7, #0]
 800a66e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a670:	79fb      	ldrb	r3, [r7, #7]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d105      	bne.n	800a682 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a676:	683a      	ldr	r2, [r7, #0]
 800a678:	4907      	ldr	r1, [pc, #28]	; (800a698 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a67a:	4808      	ldr	r0, [pc, #32]	; (800a69c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a67c:	f7ff fdae 	bl	800a1dc <USBD_GetString>
 800a680:	e004      	b.n	800a68c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a682:	683a      	ldr	r2, [r7, #0]
 800a684:	4904      	ldr	r1, [pc, #16]	; (800a698 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a686:	4805      	ldr	r0, [pc, #20]	; (800a69c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a688:	f7ff fda8 	bl	800a1dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a68c:	4b02      	ldr	r3, [pc, #8]	; (800a698 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3708      	adds	r7, #8
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}
 800a696:	bf00      	nop
 800a698:	20000f18 	.word	0x20000f18
 800a69c:	0800bf40 	.word	0x0800bf40

0800a6a0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b082      	sub	sp, #8
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	6039      	str	r1, [r7, #0]
 800a6aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a6ac:	79fb      	ldrb	r3, [r7, #7]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d105      	bne.n	800a6be <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a6b2:	683a      	ldr	r2, [r7, #0]
 800a6b4:	4907      	ldr	r1, [pc, #28]	; (800a6d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a6b6:	4808      	ldr	r0, [pc, #32]	; (800a6d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a6b8:	f7ff fd90 	bl	800a1dc <USBD_GetString>
 800a6bc:	e004      	b.n	800a6c8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a6be:	683a      	ldr	r2, [r7, #0]
 800a6c0:	4904      	ldr	r1, [pc, #16]	; (800a6d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a6c2:	4805      	ldr	r0, [pc, #20]	; (800a6d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a6c4:	f7ff fd8a 	bl	800a1dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a6c8:	4b02      	ldr	r3, [pc, #8]	; (800a6d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	3708      	adds	r7, #8
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}
 800a6d2:	bf00      	nop
 800a6d4:	20000f18 	.word	0x20000f18
 800a6d8:	0800bf4c 	.word	0x0800bf4c

0800a6dc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b084      	sub	sp, #16
 800a6e0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a6e2:	4b0f      	ldr	r3, [pc, #60]	; (800a720 <Get_SerialNum+0x44>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a6e8:	4b0e      	ldr	r3, [pc, #56]	; (800a724 <Get_SerialNum+0x48>)
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a6ee:	4b0e      	ldr	r3, [pc, #56]	; (800a728 <Get_SerialNum+0x4c>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	4413      	add	r3, r2
 800a6fa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d009      	beq.n	800a716 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a702:	2208      	movs	r2, #8
 800a704:	4909      	ldr	r1, [pc, #36]	; (800a72c <Get_SerialNum+0x50>)
 800a706:	68f8      	ldr	r0, [r7, #12]
 800a708:	f000 f814 	bl	800a734 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a70c:	2204      	movs	r2, #4
 800a70e:	4908      	ldr	r1, [pc, #32]	; (800a730 <Get_SerialNum+0x54>)
 800a710:	68b8      	ldr	r0, [r7, #8]
 800a712:	f000 f80f 	bl	800a734 <IntToUnicode>
  }
}
 800a716:	bf00      	nop
 800a718:	3710      	adds	r7, #16
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop
 800a720:	1ffff7e8 	.word	0x1ffff7e8
 800a724:	1ffff7ec 	.word	0x1ffff7ec
 800a728:	1ffff7f0 	.word	0x1ffff7f0
 800a72c:	2000016a 	.word	0x2000016a
 800a730:	2000017a 	.word	0x2000017a

0800a734 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a734:	b480      	push	{r7}
 800a736:	b087      	sub	sp, #28
 800a738:	af00      	add	r7, sp, #0
 800a73a:	60f8      	str	r0, [r7, #12]
 800a73c:	60b9      	str	r1, [r7, #8]
 800a73e:	4613      	mov	r3, r2
 800a740:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a742:	2300      	movs	r3, #0
 800a744:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a746:	2300      	movs	r3, #0
 800a748:	75fb      	strb	r3, [r7, #23]
 800a74a:	e027      	b.n	800a79c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	0f1b      	lsrs	r3, r3, #28
 800a750:	2b09      	cmp	r3, #9
 800a752:	d80b      	bhi.n	800a76c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	0f1b      	lsrs	r3, r3, #28
 800a758:	b2da      	uxtb	r2, r3
 800a75a:	7dfb      	ldrb	r3, [r7, #23]
 800a75c:	005b      	lsls	r3, r3, #1
 800a75e:	4619      	mov	r1, r3
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	440b      	add	r3, r1
 800a764:	3230      	adds	r2, #48	; 0x30
 800a766:	b2d2      	uxtb	r2, r2
 800a768:	701a      	strb	r2, [r3, #0]
 800a76a:	e00a      	b.n	800a782 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	0f1b      	lsrs	r3, r3, #28
 800a770:	b2da      	uxtb	r2, r3
 800a772:	7dfb      	ldrb	r3, [r7, #23]
 800a774:	005b      	lsls	r3, r3, #1
 800a776:	4619      	mov	r1, r3
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	440b      	add	r3, r1
 800a77c:	3237      	adds	r2, #55	; 0x37
 800a77e:	b2d2      	uxtb	r2, r2
 800a780:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	011b      	lsls	r3, r3, #4
 800a786:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a788:	7dfb      	ldrb	r3, [r7, #23]
 800a78a:	005b      	lsls	r3, r3, #1
 800a78c:	3301      	adds	r3, #1
 800a78e:	68ba      	ldr	r2, [r7, #8]
 800a790:	4413      	add	r3, r2
 800a792:	2200      	movs	r2, #0
 800a794:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a796:	7dfb      	ldrb	r3, [r7, #23]
 800a798:	3301      	adds	r3, #1
 800a79a:	75fb      	strb	r3, [r7, #23]
 800a79c:	7dfa      	ldrb	r2, [r7, #23]
 800a79e:	79fb      	ldrb	r3, [r7, #7]
 800a7a0:	429a      	cmp	r2, r3
 800a7a2:	d3d3      	bcc.n	800a74c <IntToUnicode+0x18>
  }
}
 800a7a4:	bf00      	nop
 800a7a6:	bf00      	nop
 800a7a8:	371c      	adds	r7, #28
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bc80      	pop	{r7}
 800a7ae:	4770      	bx	lr

0800a7b0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b084      	sub	sp, #16
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	4a0d      	ldr	r2, [pc, #52]	; (800a7f4 <HAL_PCD_MspInit+0x44>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d113      	bne.n	800a7ea <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a7c2:	4b0d      	ldr	r3, [pc, #52]	; (800a7f8 <HAL_PCD_MspInit+0x48>)
 800a7c4:	69db      	ldr	r3, [r3, #28]
 800a7c6:	4a0c      	ldr	r2, [pc, #48]	; (800a7f8 <HAL_PCD_MspInit+0x48>)
 800a7c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a7cc:	61d3      	str	r3, [r2, #28]
 800a7ce:	4b0a      	ldr	r3, [pc, #40]	; (800a7f8 <HAL_PCD_MspInit+0x48>)
 800a7d0:	69db      	ldr	r3, [r3, #28]
 800a7d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a7d6:	60fb      	str	r3, [r7, #12]
 800a7d8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a7da:	2200      	movs	r2, #0
 800a7dc:	2100      	movs	r1, #0
 800a7de:	2014      	movs	r0, #20
 800a7e0:	f7f7 fe91 	bl	8002506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a7e4:	2014      	movs	r0, #20
 800a7e6:	f7f7 feaa 	bl	800253e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a7ea:	bf00      	nop
 800a7ec:	3710      	adds	r7, #16
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}
 800a7f2:	bf00      	nop
 800a7f4:	40005c00 	.word	0x40005c00
 800a7f8:	40021000 	.word	0x40021000

0800a7fc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800a810:	4619      	mov	r1, r3
 800a812:	4610      	mov	r0, r2
 800a814:	f7fe fdb1 	bl	800937a <USBD_LL_SetupStage>
}
 800a818:	bf00      	nop
 800a81a:	3708      	adds	r7, #8
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}

0800a820 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b082      	sub	sp, #8
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
 800a828:	460b      	mov	r3, r1
 800a82a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800a832:	78fa      	ldrb	r2, [r7, #3]
 800a834:	6879      	ldr	r1, [r7, #4]
 800a836:	4613      	mov	r3, r2
 800a838:	009b      	lsls	r3, r3, #2
 800a83a:	4413      	add	r3, r2
 800a83c:	00db      	lsls	r3, r3, #3
 800a83e:	440b      	add	r3, r1
 800a840:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800a844:	681a      	ldr	r2, [r3, #0]
 800a846:	78fb      	ldrb	r3, [r7, #3]
 800a848:	4619      	mov	r1, r3
 800a84a:	f7fe fde3 	bl	8009414 <USBD_LL_DataOutStage>
}
 800a84e:	bf00      	nop
 800a850:	3708      	adds	r7, #8
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}

0800a856 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a856:	b580      	push	{r7, lr}
 800a858:	b082      	sub	sp, #8
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
 800a85e:	460b      	mov	r3, r1
 800a860:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800a868:	78fa      	ldrb	r2, [r7, #3]
 800a86a:	6879      	ldr	r1, [r7, #4]
 800a86c:	4613      	mov	r3, r2
 800a86e:	009b      	lsls	r3, r3, #2
 800a870:	4413      	add	r3, r2
 800a872:	00db      	lsls	r3, r3, #3
 800a874:	440b      	add	r3, r1
 800a876:	333c      	adds	r3, #60	; 0x3c
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	78fb      	ldrb	r3, [r7, #3]
 800a87c:	4619      	mov	r1, r3
 800a87e:	f7fe fe3a 	bl	80094f6 <USBD_LL_DataInStage>
}
 800a882:	bf00      	nop
 800a884:	3708      	adds	r7, #8
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a88a:	b580      	push	{r7, lr}
 800a88c:	b082      	sub	sp, #8
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800a898:	4618      	mov	r0, r3
 800a89a:	f7fe ff4a 	bl	8009732 <USBD_LL_SOF>
}
 800a89e:	bf00      	nop
 800a8a0:	3708      	adds	r7, #8
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}

0800a8a6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8a6:	b580      	push	{r7, lr}
 800a8a8:	b084      	sub	sp, #16
 800a8aa:	af00      	add	r7, sp, #0
 800a8ac:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	689b      	ldr	r3, [r3, #8]
 800a8b6:	2b02      	cmp	r3, #2
 800a8b8:	d001      	beq.n	800a8be <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a8ba:	f7f7 fa4f 	bl	8001d5c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800a8c4:	7bfa      	ldrb	r2, [r7, #15]
 800a8c6:	4611      	mov	r1, r2
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f7fe fefa 	bl	80096c2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f7fe feb3 	bl	8009640 <USBD_LL_Reset>
}
 800a8da:	bf00      	nop
 800a8dc:	3710      	adds	r7, #16
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}
	...

0800a8e4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b082      	sub	sp, #8
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f7fe fef4 	bl	80096e0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	699b      	ldr	r3, [r3, #24]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d005      	beq.n	800a90c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a900:	4b04      	ldr	r3, [pc, #16]	; (800a914 <HAL_PCD_SuspendCallback+0x30>)
 800a902:	691b      	ldr	r3, [r3, #16]
 800a904:	4a03      	ldr	r2, [pc, #12]	; (800a914 <HAL_PCD_SuspendCallback+0x30>)
 800a906:	f043 0306 	orr.w	r3, r3, #6
 800a90a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a90c:	bf00      	nop
 800a90e:	3708      	adds	r7, #8
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}
 800a914:	e000ed00 	.word	0xe000ed00

0800a918 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b082      	sub	sp, #8
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800a926:	4618      	mov	r0, r3
 800a928:	f7fe feee 	bl	8009708 <USBD_LL_Resume>
}
 800a92c:	bf00      	nop
 800a92e:	3708      	adds	r7, #8
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}

0800a934 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b082      	sub	sp, #8
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a93c:	4a28      	ldr	r2, [pc, #160]	; (800a9e0 <USBD_LL_Init+0xac>)
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	4a26      	ldr	r2, [pc, #152]	; (800a9e0 <USBD_LL_Init+0xac>)
 800a948:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a94c:	4b24      	ldr	r3, [pc, #144]	; (800a9e0 <USBD_LL_Init+0xac>)
 800a94e:	4a25      	ldr	r2, [pc, #148]	; (800a9e4 <USBD_LL_Init+0xb0>)
 800a950:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a952:	4b23      	ldr	r3, [pc, #140]	; (800a9e0 <USBD_LL_Init+0xac>)
 800a954:	2208      	movs	r2, #8
 800a956:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a958:	4b21      	ldr	r3, [pc, #132]	; (800a9e0 <USBD_LL_Init+0xac>)
 800a95a:	2202      	movs	r2, #2
 800a95c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a95e:	4b20      	ldr	r3, [pc, #128]	; (800a9e0 <USBD_LL_Init+0xac>)
 800a960:	2200      	movs	r2, #0
 800a962:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a964:	4b1e      	ldr	r3, [pc, #120]	; (800a9e0 <USBD_LL_Init+0xac>)
 800a966:	2200      	movs	r2, #0
 800a968:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a96a:	4b1d      	ldr	r3, [pc, #116]	; (800a9e0 <USBD_LL_Init+0xac>)
 800a96c:	2200      	movs	r2, #0
 800a96e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a970:	481b      	ldr	r0, [pc, #108]	; (800a9e0 <USBD_LL_Init+0xac>)
 800a972:	f7f8 fc51 	bl	8003218 <HAL_PCD_Init>
 800a976:	4603      	mov	r3, r0
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d001      	beq.n	800a980 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a97c:	f7f7 f9ee 	bl	8001d5c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a986:	2318      	movs	r3, #24
 800a988:	2200      	movs	r2, #0
 800a98a:	2100      	movs	r1, #0
 800a98c:	f7fa f970 	bl	8004c70 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a996:	2358      	movs	r3, #88	; 0x58
 800a998:	2200      	movs	r2, #0
 800a99a:	2180      	movs	r1, #128	; 0x80
 800a99c:	f7fa f968 	bl	8004c70 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a9a6:	23c0      	movs	r3, #192	; 0xc0
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	2181      	movs	r1, #129	; 0x81
 800a9ac:	f7fa f960 	bl	8004c70 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a9b6:	f44f 7388 	mov.w	r3, #272	; 0x110
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	2101      	movs	r1, #1
 800a9be:	f7fa f957 	bl	8004c70 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a9c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	2182      	movs	r1, #130	; 0x82
 800a9d0:	f7fa f94e 	bl	8004c70 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a9d4:	2300      	movs	r3, #0
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3708      	adds	r7, #8
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	20001118 	.word	0x20001118
 800a9e4:	40005c00 	.word	0x40005c00

0800a9e8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f7f8 fd09 	bl	8003416 <HAL_PCD_Start>
 800aa04:	4603      	mov	r3, r0
 800aa06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa08:	7bfb      	ldrb	r3, [r7, #15]
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f000 f94e 	bl	800acac <USBD_Get_USB_Status>
 800aa10:	4603      	mov	r3, r0
 800aa12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa14:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3710      	adds	r7, #16
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}

0800aa1e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aa1e:	b580      	push	{r7, lr}
 800aa20:	b084      	sub	sp, #16
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	6078      	str	r0, [r7, #4]
 800aa26:	4608      	mov	r0, r1
 800aa28:	4611      	mov	r1, r2
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	70fb      	strb	r3, [r7, #3]
 800aa30:	460b      	mov	r3, r1
 800aa32:	70bb      	strb	r3, [r7, #2]
 800aa34:	4613      	mov	r3, r2
 800aa36:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aa46:	78bb      	ldrb	r3, [r7, #2]
 800aa48:	883a      	ldrh	r2, [r7, #0]
 800aa4a:	78f9      	ldrb	r1, [r7, #3]
 800aa4c:	f7f8 fe5e 	bl	800370c <HAL_PCD_EP_Open>
 800aa50:	4603      	mov	r3, r0
 800aa52:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa54:	7bfb      	ldrb	r3, [r7, #15]
 800aa56:	4618      	mov	r0, r3
 800aa58:	f000 f928 	bl	800acac <USBD_Get_USB_Status>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa60:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3710      	adds	r7, #16
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}

0800aa6a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa6a:	b580      	push	{r7, lr}
 800aa6c:	b084      	sub	sp, #16
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	6078      	str	r0, [r7, #4]
 800aa72:	460b      	mov	r3, r1
 800aa74:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa76:	2300      	movs	r3, #0
 800aa78:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa84:	78fa      	ldrb	r2, [r7, #3]
 800aa86:	4611      	mov	r1, r2
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f7f8 fe9c 	bl	80037c6 <HAL_PCD_EP_Close>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa92:	7bfb      	ldrb	r3, [r7, #15]
 800aa94:	4618      	mov	r0, r3
 800aa96:	f000 f909 	bl	800acac <USBD_Get_USB_Status>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa9e:	7bbb      	ldrb	r3, [r7, #14]
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3710      	adds	r7, #16
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
 800aab0:	460b      	mov	r3, r1
 800aab2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aab4:	2300      	movs	r3, #0
 800aab6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aab8:	2300      	movs	r3, #0
 800aaba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aac2:	78fa      	ldrb	r2, [r7, #3]
 800aac4:	4611      	mov	r1, r2
 800aac6:	4618      	mov	r0, r3
 800aac8:	f7f8 ff44 	bl	8003954 <HAL_PCD_EP_SetStall>
 800aacc:	4603      	mov	r3, r0
 800aace:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aad0:	7bfb      	ldrb	r3, [r7, #15]
 800aad2:	4618      	mov	r0, r3
 800aad4:	f000 f8ea 	bl	800acac <USBD_Get_USB_Status>
 800aad8:	4603      	mov	r3, r0
 800aada:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aadc:	7bbb      	ldrb	r3, [r7, #14]
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3710      	adds	r7, #16
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}

0800aae6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aae6:	b580      	push	{r7, lr}
 800aae8:	b084      	sub	sp, #16
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
 800aaee:	460b      	mov	r3, r1
 800aaf0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab00:	78fa      	ldrb	r2, [r7, #3]
 800ab02:	4611      	mov	r1, r2
 800ab04:	4618      	mov	r0, r3
 800ab06:	f7f8 ff85 	bl	8003a14 <HAL_PCD_EP_ClrStall>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab0e:	7bfb      	ldrb	r3, [r7, #15]
 800ab10:	4618      	mov	r0, r3
 800ab12:	f000 f8cb 	bl	800acac <USBD_Get_USB_Status>
 800ab16:	4603      	mov	r3, r0
 800ab18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab1a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3710      	adds	r7, #16
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd80      	pop	{r7, pc}

0800ab24 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b085      	sub	sp, #20
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab36:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ab38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	da0c      	bge.n	800ab5a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ab40:	78fb      	ldrb	r3, [r7, #3]
 800ab42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab46:	68f9      	ldr	r1, [r7, #12]
 800ab48:	1c5a      	adds	r2, r3, #1
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	4413      	add	r3, r2
 800ab50:	00db      	lsls	r3, r3, #3
 800ab52:	440b      	add	r3, r1
 800ab54:	3302      	adds	r3, #2
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	e00b      	b.n	800ab72 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ab5a:	78fb      	ldrb	r3, [r7, #3]
 800ab5c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ab60:	68f9      	ldr	r1, [r7, #12]
 800ab62:	4613      	mov	r3, r2
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	4413      	add	r3, r2
 800ab68:	00db      	lsls	r3, r3, #3
 800ab6a:	440b      	add	r3, r1
 800ab6c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800ab70:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	3714      	adds	r7, #20
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bc80      	pop	{r7}
 800ab7a:	4770      	bx	lr

0800ab7c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b084      	sub	sp, #16
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
 800ab84:	460b      	mov	r3, r1
 800ab86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab96:	78fa      	ldrb	r2, [r7, #3]
 800ab98:	4611      	mov	r1, r2
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f7f8 fd91 	bl	80036c2 <HAL_PCD_SetAddress>
 800aba0:	4603      	mov	r3, r0
 800aba2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aba4:	7bfb      	ldrb	r3, [r7, #15]
 800aba6:	4618      	mov	r0, r3
 800aba8:	f000 f880 	bl	800acac <USBD_Get_USB_Status>
 800abac:	4603      	mov	r3, r0
 800abae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800abb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	3710      	adds	r7, #16
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}

0800abba <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800abba:	b580      	push	{r7, lr}
 800abbc:	b086      	sub	sp, #24
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	60f8      	str	r0, [r7, #12]
 800abc2:	607a      	str	r2, [r7, #4]
 800abc4:	461a      	mov	r2, r3
 800abc6:	460b      	mov	r3, r1
 800abc8:	72fb      	strb	r3, [r7, #11]
 800abca:	4613      	mov	r3, r2
 800abcc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abce:	2300      	movs	r3, #0
 800abd0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abd2:	2300      	movs	r3, #0
 800abd4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800abdc:	893b      	ldrh	r3, [r7, #8]
 800abde:	7af9      	ldrb	r1, [r7, #11]
 800abe0:	687a      	ldr	r2, [r7, #4]
 800abe2:	f7f8 fe80 	bl	80038e6 <HAL_PCD_EP_Transmit>
 800abe6:	4603      	mov	r3, r0
 800abe8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abea:	7dfb      	ldrb	r3, [r7, #23]
 800abec:	4618      	mov	r0, r3
 800abee:	f000 f85d 	bl	800acac <USBD_Get_USB_Status>
 800abf2:	4603      	mov	r3, r0
 800abf4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800abf6:	7dbb      	ldrb	r3, [r7, #22]
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3718      	adds	r7, #24
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd80      	pop	{r7, pc}

0800ac00 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b086      	sub	sp, #24
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	60f8      	str	r0, [r7, #12]
 800ac08:	607a      	str	r2, [r7, #4]
 800ac0a:	461a      	mov	r2, r3
 800ac0c:	460b      	mov	r3, r1
 800ac0e:	72fb      	strb	r3, [r7, #11]
 800ac10:	4613      	mov	r3, r2
 800ac12:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac14:	2300      	movs	r3, #0
 800ac16:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ac22:	893b      	ldrh	r3, [r7, #8]
 800ac24:	7af9      	ldrb	r1, [r7, #11]
 800ac26:	687a      	ldr	r2, [r7, #4]
 800ac28:	f7f8 fe15 	bl	8003856 <HAL_PCD_EP_Receive>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac30:	7dfb      	ldrb	r3, [r7, #23]
 800ac32:	4618      	mov	r0, r3
 800ac34:	f000 f83a 	bl	800acac <USBD_Get_USB_Status>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ac3c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	3718      	adds	r7, #24
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}

0800ac46 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac46:	b580      	push	{r7, lr}
 800ac48:	b082      	sub	sp, #8
 800ac4a:	af00      	add	r7, sp, #0
 800ac4c:	6078      	str	r0, [r7, #4]
 800ac4e:	460b      	mov	r3, r1
 800ac50:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ac58:	78fa      	ldrb	r2, [r7, #3]
 800ac5a:	4611      	mov	r1, r2
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	f7f8 fe2b 	bl	80038b8 <HAL_PCD_EP_GetRxCount>
 800ac62:	4603      	mov	r3, r0
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3708      	adds	r7, #8
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}

0800ac6c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b083      	sub	sp, #12
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ac74:	4b02      	ldr	r3, [pc, #8]	; (800ac80 <USBD_static_malloc+0x14>)
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	370c      	adds	r7, #12
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bc80      	pop	{r7}
 800ac7e:	4770      	bx	lr
 800ac80:	20001408 	.word	0x20001408

0800ac84 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ac84:	b480      	push	{r7}
 800ac86:	b083      	sub	sp, #12
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]

}
 800ac8c:	bf00      	nop
 800ac8e:	370c      	adds	r7, #12
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bc80      	pop	{r7}
 800ac94:	4770      	bx	lr

0800ac96 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac96:	b480      	push	{r7}
 800ac98:	b083      	sub	sp, #12
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	6078      	str	r0, [r7, #4]
 800ac9e:	460b      	mov	r3, r1
 800aca0:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800aca2:	bf00      	nop
 800aca4:	370c      	adds	r7, #12
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bc80      	pop	{r7}
 800acaa:	4770      	bx	lr

0800acac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800acac:	b480      	push	{r7}
 800acae:	b085      	sub	sp, #20
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	4603      	mov	r3, r0
 800acb4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acb6:	2300      	movs	r3, #0
 800acb8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800acba:	79fb      	ldrb	r3, [r7, #7]
 800acbc:	2b03      	cmp	r3, #3
 800acbe:	d817      	bhi.n	800acf0 <USBD_Get_USB_Status+0x44>
 800acc0:	a201      	add	r2, pc, #4	; (adr r2, 800acc8 <USBD_Get_USB_Status+0x1c>)
 800acc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acc6:	bf00      	nop
 800acc8:	0800acd9 	.word	0x0800acd9
 800accc:	0800acdf 	.word	0x0800acdf
 800acd0:	0800ace5 	.word	0x0800ace5
 800acd4:	0800aceb 	.word	0x0800aceb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800acd8:	2300      	movs	r3, #0
 800acda:	73fb      	strb	r3, [r7, #15]
    break;
 800acdc:	e00b      	b.n	800acf6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800acde:	2302      	movs	r3, #2
 800ace0:	73fb      	strb	r3, [r7, #15]
    break;
 800ace2:	e008      	b.n	800acf6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ace4:	2301      	movs	r3, #1
 800ace6:	73fb      	strb	r3, [r7, #15]
    break;
 800ace8:	e005      	b.n	800acf6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800acea:	2302      	movs	r3, #2
 800acec:	73fb      	strb	r3, [r7, #15]
    break;
 800acee:	e002      	b.n	800acf6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800acf0:	2302      	movs	r3, #2
 800acf2:	73fb      	strb	r3, [r7, #15]
    break;
 800acf4:	bf00      	nop
  }
  return usb_status;
 800acf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3714      	adds	r7, #20
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bc80      	pop	{r7}
 800ad00:	4770      	bx	lr
 800ad02:	bf00      	nop

0800ad04 <atoi>:
 800ad04:	220a      	movs	r2, #10
 800ad06:	2100      	movs	r1, #0
 800ad08:	f000 b87e 	b.w	800ae08 <strtol>

0800ad0c <_strtol_l.constprop.0>:
 800ad0c:	2b01      	cmp	r3, #1
 800ad0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad12:	4686      	mov	lr, r0
 800ad14:	4690      	mov	r8, r2
 800ad16:	d001      	beq.n	800ad1c <_strtol_l.constprop.0+0x10>
 800ad18:	2b24      	cmp	r3, #36	; 0x24
 800ad1a:	d906      	bls.n	800ad2a <_strtol_l.constprop.0+0x1e>
 800ad1c:	f000 f8a6 	bl	800ae6c <__errno>
 800ad20:	2316      	movs	r3, #22
 800ad22:	6003      	str	r3, [r0, #0]
 800ad24:	2000      	movs	r0, #0
 800ad26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad2a:	460d      	mov	r5, r1
 800ad2c:	4835      	ldr	r0, [pc, #212]	; (800ae04 <_strtol_l.constprop.0+0xf8>)
 800ad2e:	462a      	mov	r2, r5
 800ad30:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad34:	5d06      	ldrb	r6, [r0, r4]
 800ad36:	f016 0608 	ands.w	r6, r6, #8
 800ad3a:	d1f8      	bne.n	800ad2e <_strtol_l.constprop.0+0x22>
 800ad3c:	2c2d      	cmp	r4, #45	; 0x2d
 800ad3e:	d12e      	bne.n	800ad9e <_strtol_l.constprop.0+0x92>
 800ad40:	2601      	movs	r6, #1
 800ad42:	782c      	ldrb	r4, [r5, #0]
 800ad44:	1c95      	adds	r5, r2, #2
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d057      	beq.n	800adfa <_strtol_l.constprop.0+0xee>
 800ad4a:	2b10      	cmp	r3, #16
 800ad4c:	d109      	bne.n	800ad62 <_strtol_l.constprop.0+0x56>
 800ad4e:	2c30      	cmp	r4, #48	; 0x30
 800ad50:	d107      	bne.n	800ad62 <_strtol_l.constprop.0+0x56>
 800ad52:	782a      	ldrb	r2, [r5, #0]
 800ad54:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800ad58:	2a58      	cmp	r2, #88	; 0x58
 800ad5a:	d149      	bne.n	800adf0 <_strtol_l.constprop.0+0xe4>
 800ad5c:	2310      	movs	r3, #16
 800ad5e:	786c      	ldrb	r4, [r5, #1]
 800ad60:	3502      	adds	r5, #2
 800ad62:	2200      	movs	r2, #0
 800ad64:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 800ad68:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ad6c:	fbbc f9f3 	udiv	r9, ip, r3
 800ad70:	4610      	mov	r0, r2
 800ad72:	fb03 ca19 	mls	sl, r3, r9, ip
 800ad76:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800ad7a:	2f09      	cmp	r7, #9
 800ad7c:	d814      	bhi.n	800ada8 <_strtol_l.constprop.0+0x9c>
 800ad7e:	463c      	mov	r4, r7
 800ad80:	42a3      	cmp	r3, r4
 800ad82:	dd20      	ble.n	800adc6 <_strtol_l.constprop.0+0xba>
 800ad84:	1c57      	adds	r7, r2, #1
 800ad86:	d007      	beq.n	800ad98 <_strtol_l.constprop.0+0x8c>
 800ad88:	4581      	cmp	r9, r0
 800ad8a:	d319      	bcc.n	800adc0 <_strtol_l.constprop.0+0xb4>
 800ad8c:	d101      	bne.n	800ad92 <_strtol_l.constprop.0+0x86>
 800ad8e:	45a2      	cmp	sl, r4
 800ad90:	db16      	blt.n	800adc0 <_strtol_l.constprop.0+0xb4>
 800ad92:	2201      	movs	r2, #1
 800ad94:	fb00 4003 	mla	r0, r0, r3, r4
 800ad98:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad9c:	e7eb      	b.n	800ad76 <_strtol_l.constprop.0+0x6a>
 800ad9e:	2c2b      	cmp	r4, #43	; 0x2b
 800ada0:	bf04      	itt	eq
 800ada2:	782c      	ldrbeq	r4, [r5, #0]
 800ada4:	1c95      	addeq	r5, r2, #2
 800ada6:	e7ce      	b.n	800ad46 <_strtol_l.constprop.0+0x3a>
 800ada8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800adac:	2f19      	cmp	r7, #25
 800adae:	d801      	bhi.n	800adb4 <_strtol_l.constprop.0+0xa8>
 800adb0:	3c37      	subs	r4, #55	; 0x37
 800adb2:	e7e5      	b.n	800ad80 <_strtol_l.constprop.0+0x74>
 800adb4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800adb8:	2f19      	cmp	r7, #25
 800adba:	d804      	bhi.n	800adc6 <_strtol_l.constprop.0+0xba>
 800adbc:	3c57      	subs	r4, #87	; 0x57
 800adbe:	e7df      	b.n	800ad80 <_strtol_l.constprop.0+0x74>
 800adc0:	f04f 32ff 	mov.w	r2, #4294967295
 800adc4:	e7e8      	b.n	800ad98 <_strtol_l.constprop.0+0x8c>
 800adc6:	1c53      	adds	r3, r2, #1
 800adc8:	d108      	bne.n	800addc <_strtol_l.constprop.0+0xd0>
 800adca:	2322      	movs	r3, #34	; 0x22
 800adcc:	4660      	mov	r0, ip
 800adce:	f8ce 3000 	str.w	r3, [lr]
 800add2:	f1b8 0f00 	cmp.w	r8, #0
 800add6:	d0a6      	beq.n	800ad26 <_strtol_l.constprop.0+0x1a>
 800add8:	1e69      	subs	r1, r5, #1
 800adda:	e006      	b.n	800adea <_strtol_l.constprop.0+0xde>
 800addc:	b106      	cbz	r6, 800ade0 <_strtol_l.constprop.0+0xd4>
 800adde:	4240      	negs	r0, r0
 800ade0:	f1b8 0f00 	cmp.w	r8, #0
 800ade4:	d09f      	beq.n	800ad26 <_strtol_l.constprop.0+0x1a>
 800ade6:	2a00      	cmp	r2, #0
 800ade8:	d1f6      	bne.n	800add8 <_strtol_l.constprop.0+0xcc>
 800adea:	f8c8 1000 	str.w	r1, [r8]
 800adee:	e79a      	b.n	800ad26 <_strtol_l.constprop.0+0x1a>
 800adf0:	2430      	movs	r4, #48	; 0x30
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d1b5      	bne.n	800ad62 <_strtol_l.constprop.0+0x56>
 800adf6:	2308      	movs	r3, #8
 800adf8:	e7b3      	b.n	800ad62 <_strtol_l.constprop.0+0x56>
 800adfa:	2c30      	cmp	r4, #48	; 0x30
 800adfc:	d0a9      	beq.n	800ad52 <_strtol_l.constprop.0+0x46>
 800adfe:	230a      	movs	r3, #10
 800ae00:	e7af      	b.n	800ad62 <_strtol_l.constprop.0+0x56>
 800ae02:	bf00      	nop
 800ae04:	0800bf87 	.word	0x0800bf87

0800ae08 <strtol>:
 800ae08:	4613      	mov	r3, r2
 800ae0a:	460a      	mov	r2, r1
 800ae0c:	4601      	mov	r1, r0
 800ae0e:	4802      	ldr	r0, [pc, #8]	; (800ae18 <strtol+0x10>)
 800ae10:	6800      	ldr	r0, [r0, #0]
 800ae12:	f7ff bf7b 	b.w	800ad0c <_strtol_l.constprop.0>
 800ae16:	bf00      	nop
 800ae18:	200001d0 	.word	0x200001d0

0800ae1c <siprintf>:
 800ae1c:	b40e      	push	{r1, r2, r3}
 800ae1e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ae22:	b500      	push	{lr}
 800ae24:	b09c      	sub	sp, #112	; 0x70
 800ae26:	ab1d      	add	r3, sp, #116	; 0x74
 800ae28:	9002      	str	r0, [sp, #8]
 800ae2a:	9006      	str	r0, [sp, #24]
 800ae2c:	9107      	str	r1, [sp, #28]
 800ae2e:	9104      	str	r1, [sp, #16]
 800ae30:	4808      	ldr	r0, [pc, #32]	; (800ae54 <siprintf+0x38>)
 800ae32:	4909      	ldr	r1, [pc, #36]	; (800ae58 <siprintf+0x3c>)
 800ae34:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae38:	9105      	str	r1, [sp, #20]
 800ae3a:	6800      	ldr	r0, [r0, #0]
 800ae3c:	a902      	add	r1, sp, #8
 800ae3e:	9301      	str	r3, [sp, #4]
 800ae40:	f000 f99c 	bl	800b17c <_svfiprintf_r>
 800ae44:	2200      	movs	r2, #0
 800ae46:	9b02      	ldr	r3, [sp, #8]
 800ae48:	701a      	strb	r2, [r3, #0]
 800ae4a:	b01c      	add	sp, #112	; 0x70
 800ae4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae50:	b003      	add	sp, #12
 800ae52:	4770      	bx	lr
 800ae54:	200001d0 	.word	0x200001d0
 800ae58:	ffff0208 	.word	0xffff0208

0800ae5c <memset>:
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	4402      	add	r2, r0
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d100      	bne.n	800ae66 <memset+0xa>
 800ae64:	4770      	bx	lr
 800ae66:	f803 1b01 	strb.w	r1, [r3], #1
 800ae6a:	e7f9      	b.n	800ae60 <memset+0x4>

0800ae6c <__errno>:
 800ae6c:	4b01      	ldr	r3, [pc, #4]	; (800ae74 <__errno+0x8>)
 800ae6e:	6818      	ldr	r0, [r3, #0]
 800ae70:	4770      	bx	lr
 800ae72:	bf00      	nop
 800ae74:	200001d0 	.word	0x200001d0

0800ae78 <__libc_init_array>:
 800ae78:	b570      	push	{r4, r5, r6, lr}
 800ae7a:	2600      	movs	r6, #0
 800ae7c:	4d0c      	ldr	r5, [pc, #48]	; (800aeb0 <__libc_init_array+0x38>)
 800ae7e:	4c0d      	ldr	r4, [pc, #52]	; (800aeb4 <__libc_init_array+0x3c>)
 800ae80:	1b64      	subs	r4, r4, r5
 800ae82:	10a4      	asrs	r4, r4, #2
 800ae84:	42a6      	cmp	r6, r4
 800ae86:	d109      	bne.n	800ae9c <__libc_init_array+0x24>
 800ae88:	f000 fc7a 	bl	800b780 <_init>
 800ae8c:	2600      	movs	r6, #0
 800ae8e:	4d0a      	ldr	r5, [pc, #40]	; (800aeb8 <__libc_init_array+0x40>)
 800ae90:	4c0a      	ldr	r4, [pc, #40]	; (800aebc <__libc_init_array+0x44>)
 800ae92:	1b64      	subs	r4, r4, r5
 800ae94:	10a4      	asrs	r4, r4, #2
 800ae96:	42a6      	cmp	r6, r4
 800ae98:	d105      	bne.n	800aea6 <__libc_init_array+0x2e>
 800ae9a:	bd70      	pop	{r4, r5, r6, pc}
 800ae9c:	f855 3b04 	ldr.w	r3, [r5], #4
 800aea0:	4798      	blx	r3
 800aea2:	3601      	adds	r6, #1
 800aea4:	e7ee      	b.n	800ae84 <__libc_init_array+0xc>
 800aea6:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeaa:	4798      	blx	r3
 800aeac:	3601      	adds	r6, #1
 800aeae:	e7f2      	b.n	800ae96 <__libc_init_array+0x1e>
 800aeb0:	0800c0bc 	.word	0x0800c0bc
 800aeb4:	0800c0bc 	.word	0x0800c0bc
 800aeb8:	0800c0bc 	.word	0x0800c0bc
 800aebc:	0800c0c0 	.word	0x0800c0c0

0800aec0 <__retarget_lock_acquire_recursive>:
 800aec0:	4770      	bx	lr

0800aec2 <__retarget_lock_release_recursive>:
 800aec2:	4770      	bx	lr

0800aec4 <memcpy>:
 800aec4:	440a      	add	r2, r1
 800aec6:	4291      	cmp	r1, r2
 800aec8:	f100 33ff 	add.w	r3, r0, #4294967295
 800aecc:	d100      	bne.n	800aed0 <memcpy+0xc>
 800aece:	4770      	bx	lr
 800aed0:	b510      	push	{r4, lr}
 800aed2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aed6:	4291      	cmp	r1, r2
 800aed8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aedc:	d1f9      	bne.n	800aed2 <memcpy+0xe>
 800aede:	bd10      	pop	{r4, pc}

0800aee0 <_free_r>:
 800aee0:	b538      	push	{r3, r4, r5, lr}
 800aee2:	4605      	mov	r5, r0
 800aee4:	2900      	cmp	r1, #0
 800aee6:	d040      	beq.n	800af6a <_free_r+0x8a>
 800aee8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aeec:	1f0c      	subs	r4, r1, #4
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	bfb8      	it	lt
 800aef2:	18e4      	addlt	r4, r4, r3
 800aef4:	f000 f8dc 	bl	800b0b0 <__malloc_lock>
 800aef8:	4a1c      	ldr	r2, [pc, #112]	; (800af6c <_free_r+0x8c>)
 800aefa:	6813      	ldr	r3, [r2, #0]
 800aefc:	b933      	cbnz	r3, 800af0c <_free_r+0x2c>
 800aefe:	6063      	str	r3, [r4, #4]
 800af00:	6014      	str	r4, [r2, #0]
 800af02:	4628      	mov	r0, r5
 800af04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af08:	f000 b8d8 	b.w	800b0bc <__malloc_unlock>
 800af0c:	42a3      	cmp	r3, r4
 800af0e:	d908      	bls.n	800af22 <_free_r+0x42>
 800af10:	6820      	ldr	r0, [r4, #0]
 800af12:	1821      	adds	r1, r4, r0
 800af14:	428b      	cmp	r3, r1
 800af16:	bf01      	itttt	eq
 800af18:	6819      	ldreq	r1, [r3, #0]
 800af1a:	685b      	ldreq	r3, [r3, #4]
 800af1c:	1809      	addeq	r1, r1, r0
 800af1e:	6021      	streq	r1, [r4, #0]
 800af20:	e7ed      	b.n	800aefe <_free_r+0x1e>
 800af22:	461a      	mov	r2, r3
 800af24:	685b      	ldr	r3, [r3, #4]
 800af26:	b10b      	cbz	r3, 800af2c <_free_r+0x4c>
 800af28:	42a3      	cmp	r3, r4
 800af2a:	d9fa      	bls.n	800af22 <_free_r+0x42>
 800af2c:	6811      	ldr	r1, [r2, #0]
 800af2e:	1850      	adds	r0, r2, r1
 800af30:	42a0      	cmp	r0, r4
 800af32:	d10b      	bne.n	800af4c <_free_r+0x6c>
 800af34:	6820      	ldr	r0, [r4, #0]
 800af36:	4401      	add	r1, r0
 800af38:	1850      	adds	r0, r2, r1
 800af3a:	4283      	cmp	r3, r0
 800af3c:	6011      	str	r1, [r2, #0]
 800af3e:	d1e0      	bne.n	800af02 <_free_r+0x22>
 800af40:	6818      	ldr	r0, [r3, #0]
 800af42:	685b      	ldr	r3, [r3, #4]
 800af44:	4408      	add	r0, r1
 800af46:	6010      	str	r0, [r2, #0]
 800af48:	6053      	str	r3, [r2, #4]
 800af4a:	e7da      	b.n	800af02 <_free_r+0x22>
 800af4c:	d902      	bls.n	800af54 <_free_r+0x74>
 800af4e:	230c      	movs	r3, #12
 800af50:	602b      	str	r3, [r5, #0]
 800af52:	e7d6      	b.n	800af02 <_free_r+0x22>
 800af54:	6820      	ldr	r0, [r4, #0]
 800af56:	1821      	adds	r1, r4, r0
 800af58:	428b      	cmp	r3, r1
 800af5a:	bf01      	itttt	eq
 800af5c:	6819      	ldreq	r1, [r3, #0]
 800af5e:	685b      	ldreq	r3, [r3, #4]
 800af60:	1809      	addeq	r1, r1, r0
 800af62:	6021      	streq	r1, [r4, #0]
 800af64:	6063      	str	r3, [r4, #4]
 800af66:	6054      	str	r4, [r2, #4]
 800af68:	e7cb      	b.n	800af02 <_free_r+0x22>
 800af6a:	bd38      	pop	{r3, r4, r5, pc}
 800af6c:	20001768 	.word	0x20001768

0800af70 <sbrk_aligned>:
 800af70:	b570      	push	{r4, r5, r6, lr}
 800af72:	4e0e      	ldr	r6, [pc, #56]	; (800afac <sbrk_aligned+0x3c>)
 800af74:	460c      	mov	r4, r1
 800af76:	6831      	ldr	r1, [r6, #0]
 800af78:	4605      	mov	r5, r0
 800af7a:	b911      	cbnz	r1, 800af82 <sbrk_aligned+0x12>
 800af7c:	f000 fbaa 	bl	800b6d4 <_sbrk_r>
 800af80:	6030      	str	r0, [r6, #0]
 800af82:	4621      	mov	r1, r4
 800af84:	4628      	mov	r0, r5
 800af86:	f000 fba5 	bl	800b6d4 <_sbrk_r>
 800af8a:	1c43      	adds	r3, r0, #1
 800af8c:	d00a      	beq.n	800afa4 <sbrk_aligned+0x34>
 800af8e:	1cc4      	adds	r4, r0, #3
 800af90:	f024 0403 	bic.w	r4, r4, #3
 800af94:	42a0      	cmp	r0, r4
 800af96:	d007      	beq.n	800afa8 <sbrk_aligned+0x38>
 800af98:	1a21      	subs	r1, r4, r0
 800af9a:	4628      	mov	r0, r5
 800af9c:	f000 fb9a 	bl	800b6d4 <_sbrk_r>
 800afa0:	3001      	adds	r0, #1
 800afa2:	d101      	bne.n	800afa8 <sbrk_aligned+0x38>
 800afa4:	f04f 34ff 	mov.w	r4, #4294967295
 800afa8:	4620      	mov	r0, r4
 800afaa:	bd70      	pop	{r4, r5, r6, pc}
 800afac:	2000176c 	.word	0x2000176c

0800afb0 <_malloc_r>:
 800afb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afb4:	1ccd      	adds	r5, r1, #3
 800afb6:	f025 0503 	bic.w	r5, r5, #3
 800afba:	3508      	adds	r5, #8
 800afbc:	2d0c      	cmp	r5, #12
 800afbe:	bf38      	it	cc
 800afc0:	250c      	movcc	r5, #12
 800afc2:	2d00      	cmp	r5, #0
 800afc4:	4607      	mov	r7, r0
 800afc6:	db01      	blt.n	800afcc <_malloc_r+0x1c>
 800afc8:	42a9      	cmp	r1, r5
 800afca:	d905      	bls.n	800afd8 <_malloc_r+0x28>
 800afcc:	230c      	movs	r3, #12
 800afce:	2600      	movs	r6, #0
 800afd0:	603b      	str	r3, [r7, #0]
 800afd2:	4630      	mov	r0, r6
 800afd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afd8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b0ac <_malloc_r+0xfc>
 800afdc:	f000 f868 	bl	800b0b0 <__malloc_lock>
 800afe0:	f8d8 3000 	ldr.w	r3, [r8]
 800afe4:	461c      	mov	r4, r3
 800afe6:	bb5c      	cbnz	r4, 800b040 <_malloc_r+0x90>
 800afe8:	4629      	mov	r1, r5
 800afea:	4638      	mov	r0, r7
 800afec:	f7ff ffc0 	bl	800af70 <sbrk_aligned>
 800aff0:	1c43      	adds	r3, r0, #1
 800aff2:	4604      	mov	r4, r0
 800aff4:	d155      	bne.n	800b0a2 <_malloc_r+0xf2>
 800aff6:	f8d8 4000 	ldr.w	r4, [r8]
 800affa:	4626      	mov	r6, r4
 800affc:	2e00      	cmp	r6, #0
 800affe:	d145      	bne.n	800b08c <_malloc_r+0xdc>
 800b000:	2c00      	cmp	r4, #0
 800b002:	d048      	beq.n	800b096 <_malloc_r+0xe6>
 800b004:	6823      	ldr	r3, [r4, #0]
 800b006:	4631      	mov	r1, r6
 800b008:	4638      	mov	r0, r7
 800b00a:	eb04 0903 	add.w	r9, r4, r3
 800b00e:	f000 fb61 	bl	800b6d4 <_sbrk_r>
 800b012:	4581      	cmp	r9, r0
 800b014:	d13f      	bne.n	800b096 <_malloc_r+0xe6>
 800b016:	6821      	ldr	r1, [r4, #0]
 800b018:	4638      	mov	r0, r7
 800b01a:	1a6d      	subs	r5, r5, r1
 800b01c:	4629      	mov	r1, r5
 800b01e:	f7ff ffa7 	bl	800af70 <sbrk_aligned>
 800b022:	3001      	adds	r0, #1
 800b024:	d037      	beq.n	800b096 <_malloc_r+0xe6>
 800b026:	6823      	ldr	r3, [r4, #0]
 800b028:	442b      	add	r3, r5
 800b02a:	6023      	str	r3, [r4, #0]
 800b02c:	f8d8 3000 	ldr.w	r3, [r8]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d038      	beq.n	800b0a6 <_malloc_r+0xf6>
 800b034:	685a      	ldr	r2, [r3, #4]
 800b036:	42a2      	cmp	r2, r4
 800b038:	d12b      	bne.n	800b092 <_malloc_r+0xe2>
 800b03a:	2200      	movs	r2, #0
 800b03c:	605a      	str	r2, [r3, #4]
 800b03e:	e00f      	b.n	800b060 <_malloc_r+0xb0>
 800b040:	6822      	ldr	r2, [r4, #0]
 800b042:	1b52      	subs	r2, r2, r5
 800b044:	d41f      	bmi.n	800b086 <_malloc_r+0xd6>
 800b046:	2a0b      	cmp	r2, #11
 800b048:	d917      	bls.n	800b07a <_malloc_r+0xca>
 800b04a:	1961      	adds	r1, r4, r5
 800b04c:	42a3      	cmp	r3, r4
 800b04e:	6025      	str	r5, [r4, #0]
 800b050:	bf18      	it	ne
 800b052:	6059      	strne	r1, [r3, #4]
 800b054:	6863      	ldr	r3, [r4, #4]
 800b056:	bf08      	it	eq
 800b058:	f8c8 1000 	streq.w	r1, [r8]
 800b05c:	5162      	str	r2, [r4, r5]
 800b05e:	604b      	str	r3, [r1, #4]
 800b060:	4638      	mov	r0, r7
 800b062:	f104 060b 	add.w	r6, r4, #11
 800b066:	f000 f829 	bl	800b0bc <__malloc_unlock>
 800b06a:	f026 0607 	bic.w	r6, r6, #7
 800b06e:	1d23      	adds	r3, r4, #4
 800b070:	1af2      	subs	r2, r6, r3
 800b072:	d0ae      	beq.n	800afd2 <_malloc_r+0x22>
 800b074:	1b9b      	subs	r3, r3, r6
 800b076:	50a3      	str	r3, [r4, r2]
 800b078:	e7ab      	b.n	800afd2 <_malloc_r+0x22>
 800b07a:	42a3      	cmp	r3, r4
 800b07c:	6862      	ldr	r2, [r4, #4]
 800b07e:	d1dd      	bne.n	800b03c <_malloc_r+0x8c>
 800b080:	f8c8 2000 	str.w	r2, [r8]
 800b084:	e7ec      	b.n	800b060 <_malloc_r+0xb0>
 800b086:	4623      	mov	r3, r4
 800b088:	6864      	ldr	r4, [r4, #4]
 800b08a:	e7ac      	b.n	800afe6 <_malloc_r+0x36>
 800b08c:	4634      	mov	r4, r6
 800b08e:	6876      	ldr	r6, [r6, #4]
 800b090:	e7b4      	b.n	800affc <_malloc_r+0x4c>
 800b092:	4613      	mov	r3, r2
 800b094:	e7cc      	b.n	800b030 <_malloc_r+0x80>
 800b096:	230c      	movs	r3, #12
 800b098:	4638      	mov	r0, r7
 800b09a:	603b      	str	r3, [r7, #0]
 800b09c:	f000 f80e 	bl	800b0bc <__malloc_unlock>
 800b0a0:	e797      	b.n	800afd2 <_malloc_r+0x22>
 800b0a2:	6025      	str	r5, [r4, #0]
 800b0a4:	e7dc      	b.n	800b060 <_malloc_r+0xb0>
 800b0a6:	605b      	str	r3, [r3, #4]
 800b0a8:	deff      	udf	#255	; 0xff
 800b0aa:	bf00      	nop
 800b0ac:	20001768 	.word	0x20001768

0800b0b0 <__malloc_lock>:
 800b0b0:	4801      	ldr	r0, [pc, #4]	; (800b0b8 <__malloc_lock+0x8>)
 800b0b2:	f7ff bf05 	b.w	800aec0 <__retarget_lock_acquire_recursive>
 800b0b6:	bf00      	nop
 800b0b8:	20001764 	.word	0x20001764

0800b0bc <__malloc_unlock>:
 800b0bc:	4801      	ldr	r0, [pc, #4]	; (800b0c4 <__malloc_unlock+0x8>)
 800b0be:	f7ff bf00 	b.w	800aec2 <__retarget_lock_release_recursive>
 800b0c2:	bf00      	nop
 800b0c4:	20001764 	.word	0x20001764

0800b0c8 <__ssputs_r>:
 800b0c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0cc:	461f      	mov	r7, r3
 800b0ce:	688e      	ldr	r6, [r1, #8]
 800b0d0:	4682      	mov	sl, r0
 800b0d2:	42be      	cmp	r6, r7
 800b0d4:	460c      	mov	r4, r1
 800b0d6:	4690      	mov	r8, r2
 800b0d8:	680b      	ldr	r3, [r1, #0]
 800b0da:	d82c      	bhi.n	800b136 <__ssputs_r+0x6e>
 800b0dc:	898a      	ldrh	r2, [r1, #12]
 800b0de:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b0e2:	d026      	beq.n	800b132 <__ssputs_r+0x6a>
 800b0e4:	6965      	ldr	r5, [r4, #20]
 800b0e6:	6909      	ldr	r1, [r1, #16]
 800b0e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b0ec:	eba3 0901 	sub.w	r9, r3, r1
 800b0f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b0f4:	1c7b      	adds	r3, r7, #1
 800b0f6:	444b      	add	r3, r9
 800b0f8:	106d      	asrs	r5, r5, #1
 800b0fa:	429d      	cmp	r5, r3
 800b0fc:	bf38      	it	cc
 800b0fe:	461d      	movcc	r5, r3
 800b100:	0553      	lsls	r3, r2, #21
 800b102:	d527      	bpl.n	800b154 <__ssputs_r+0x8c>
 800b104:	4629      	mov	r1, r5
 800b106:	f7ff ff53 	bl	800afb0 <_malloc_r>
 800b10a:	4606      	mov	r6, r0
 800b10c:	b360      	cbz	r0, 800b168 <__ssputs_r+0xa0>
 800b10e:	464a      	mov	r2, r9
 800b110:	6921      	ldr	r1, [r4, #16]
 800b112:	f7ff fed7 	bl	800aec4 <memcpy>
 800b116:	89a3      	ldrh	r3, [r4, #12]
 800b118:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b11c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b120:	81a3      	strh	r3, [r4, #12]
 800b122:	6126      	str	r6, [r4, #16]
 800b124:	444e      	add	r6, r9
 800b126:	6026      	str	r6, [r4, #0]
 800b128:	463e      	mov	r6, r7
 800b12a:	6165      	str	r5, [r4, #20]
 800b12c:	eba5 0509 	sub.w	r5, r5, r9
 800b130:	60a5      	str	r5, [r4, #8]
 800b132:	42be      	cmp	r6, r7
 800b134:	d900      	bls.n	800b138 <__ssputs_r+0x70>
 800b136:	463e      	mov	r6, r7
 800b138:	4632      	mov	r2, r6
 800b13a:	4641      	mov	r1, r8
 800b13c:	6820      	ldr	r0, [r4, #0]
 800b13e:	f000 faaf 	bl	800b6a0 <memmove>
 800b142:	2000      	movs	r0, #0
 800b144:	68a3      	ldr	r3, [r4, #8]
 800b146:	1b9b      	subs	r3, r3, r6
 800b148:	60a3      	str	r3, [r4, #8]
 800b14a:	6823      	ldr	r3, [r4, #0]
 800b14c:	4433      	add	r3, r6
 800b14e:	6023      	str	r3, [r4, #0]
 800b150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b154:	462a      	mov	r2, r5
 800b156:	f000 fadb 	bl	800b710 <_realloc_r>
 800b15a:	4606      	mov	r6, r0
 800b15c:	2800      	cmp	r0, #0
 800b15e:	d1e0      	bne.n	800b122 <__ssputs_r+0x5a>
 800b160:	4650      	mov	r0, sl
 800b162:	6921      	ldr	r1, [r4, #16]
 800b164:	f7ff febc 	bl	800aee0 <_free_r>
 800b168:	230c      	movs	r3, #12
 800b16a:	f8ca 3000 	str.w	r3, [sl]
 800b16e:	89a3      	ldrh	r3, [r4, #12]
 800b170:	f04f 30ff 	mov.w	r0, #4294967295
 800b174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b178:	81a3      	strh	r3, [r4, #12]
 800b17a:	e7e9      	b.n	800b150 <__ssputs_r+0x88>

0800b17c <_svfiprintf_r>:
 800b17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b180:	4698      	mov	r8, r3
 800b182:	898b      	ldrh	r3, [r1, #12]
 800b184:	4607      	mov	r7, r0
 800b186:	061b      	lsls	r3, r3, #24
 800b188:	460d      	mov	r5, r1
 800b18a:	4614      	mov	r4, r2
 800b18c:	b09d      	sub	sp, #116	; 0x74
 800b18e:	d50e      	bpl.n	800b1ae <_svfiprintf_r+0x32>
 800b190:	690b      	ldr	r3, [r1, #16]
 800b192:	b963      	cbnz	r3, 800b1ae <_svfiprintf_r+0x32>
 800b194:	2140      	movs	r1, #64	; 0x40
 800b196:	f7ff ff0b 	bl	800afb0 <_malloc_r>
 800b19a:	6028      	str	r0, [r5, #0]
 800b19c:	6128      	str	r0, [r5, #16]
 800b19e:	b920      	cbnz	r0, 800b1aa <_svfiprintf_r+0x2e>
 800b1a0:	230c      	movs	r3, #12
 800b1a2:	603b      	str	r3, [r7, #0]
 800b1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1a8:	e0d0      	b.n	800b34c <_svfiprintf_r+0x1d0>
 800b1aa:	2340      	movs	r3, #64	; 0x40
 800b1ac:	616b      	str	r3, [r5, #20]
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	9309      	str	r3, [sp, #36]	; 0x24
 800b1b2:	2320      	movs	r3, #32
 800b1b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b1b8:	2330      	movs	r3, #48	; 0x30
 800b1ba:	f04f 0901 	mov.w	r9, #1
 800b1be:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1c2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800b364 <_svfiprintf_r+0x1e8>
 800b1c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1ca:	4623      	mov	r3, r4
 800b1cc:	469a      	mov	sl, r3
 800b1ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1d2:	b10a      	cbz	r2, 800b1d8 <_svfiprintf_r+0x5c>
 800b1d4:	2a25      	cmp	r2, #37	; 0x25
 800b1d6:	d1f9      	bne.n	800b1cc <_svfiprintf_r+0x50>
 800b1d8:	ebba 0b04 	subs.w	fp, sl, r4
 800b1dc:	d00b      	beq.n	800b1f6 <_svfiprintf_r+0x7a>
 800b1de:	465b      	mov	r3, fp
 800b1e0:	4622      	mov	r2, r4
 800b1e2:	4629      	mov	r1, r5
 800b1e4:	4638      	mov	r0, r7
 800b1e6:	f7ff ff6f 	bl	800b0c8 <__ssputs_r>
 800b1ea:	3001      	adds	r0, #1
 800b1ec:	f000 80a9 	beq.w	800b342 <_svfiprintf_r+0x1c6>
 800b1f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1f2:	445a      	add	r2, fp
 800b1f4:	9209      	str	r2, [sp, #36]	; 0x24
 800b1f6:	f89a 3000 	ldrb.w	r3, [sl]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	f000 80a1 	beq.w	800b342 <_svfiprintf_r+0x1c6>
 800b200:	2300      	movs	r3, #0
 800b202:	f04f 32ff 	mov.w	r2, #4294967295
 800b206:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b20a:	f10a 0a01 	add.w	sl, sl, #1
 800b20e:	9304      	str	r3, [sp, #16]
 800b210:	9307      	str	r3, [sp, #28]
 800b212:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b216:	931a      	str	r3, [sp, #104]	; 0x68
 800b218:	4654      	mov	r4, sl
 800b21a:	2205      	movs	r2, #5
 800b21c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b220:	4850      	ldr	r0, [pc, #320]	; (800b364 <_svfiprintf_r+0x1e8>)
 800b222:	f000 fa67 	bl	800b6f4 <memchr>
 800b226:	9a04      	ldr	r2, [sp, #16]
 800b228:	b9d8      	cbnz	r0, 800b262 <_svfiprintf_r+0xe6>
 800b22a:	06d0      	lsls	r0, r2, #27
 800b22c:	bf44      	itt	mi
 800b22e:	2320      	movmi	r3, #32
 800b230:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b234:	0711      	lsls	r1, r2, #28
 800b236:	bf44      	itt	mi
 800b238:	232b      	movmi	r3, #43	; 0x2b
 800b23a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b23e:	f89a 3000 	ldrb.w	r3, [sl]
 800b242:	2b2a      	cmp	r3, #42	; 0x2a
 800b244:	d015      	beq.n	800b272 <_svfiprintf_r+0xf6>
 800b246:	4654      	mov	r4, sl
 800b248:	2000      	movs	r0, #0
 800b24a:	f04f 0c0a 	mov.w	ip, #10
 800b24e:	9a07      	ldr	r2, [sp, #28]
 800b250:	4621      	mov	r1, r4
 800b252:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b256:	3b30      	subs	r3, #48	; 0x30
 800b258:	2b09      	cmp	r3, #9
 800b25a:	d94d      	bls.n	800b2f8 <_svfiprintf_r+0x17c>
 800b25c:	b1b0      	cbz	r0, 800b28c <_svfiprintf_r+0x110>
 800b25e:	9207      	str	r2, [sp, #28]
 800b260:	e014      	b.n	800b28c <_svfiprintf_r+0x110>
 800b262:	eba0 0308 	sub.w	r3, r0, r8
 800b266:	fa09 f303 	lsl.w	r3, r9, r3
 800b26a:	4313      	orrs	r3, r2
 800b26c:	46a2      	mov	sl, r4
 800b26e:	9304      	str	r3, [sp, #16]
 800b270:	e7d2      	b.n	800b218 <_svfiprintf_r+0x9c>
 800b272:	9b03      	ldr	r3, [sp, #12]
 800b274:	1d19      	adds	r1, r3, #4
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	9103      	str	r1, [sp, #12]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	bfbb      	ittet	lt
 800b27e:	425b      	neglt	r3, r3
 800b280:	f042 0202 	orrlt.w	r2, r2, #2
 800b284:	9307      	strge	r3, [sp, #28]
 800b286:	9307      	strlt	r3, [sp, #28]
 800b288:	bfb8      	it	lt
 800b28a:	9204      	strlt	r2, [sp, #16]
 800b28c:	7823      	ldrb	r3, [r4, #0]
 800b28e:	2b2e      	cmp	r3, #46	; 0x2e
 800b290:	d10c      	bne.n	800b2ac <_svfiprintf_r+0x130>
 800b292:	7863      	ldrb	r3, [r4, #1]
 800b294:	2b2a      	cmp	r3, #42	; 0x2a
 800b296:	d134      	bne.n	800b302 <_svfiprintf_r+0x186>
 800b298:	9b03      	ldr	r3, [sp, #12]
 800b29a:	3402      	adds	r4, #2
 800b29c:	1d1a      	adds	r2, r3, #4
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	9203      	str	r2, [sp, #12]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	bfb8      	it	lt
 800b2a6:	f04f 33ff 	movlt.w	r3, #4294967295
 800b2aa:	9305      	str	r3, [sp, #20]
 800b2ac:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800b368 <_svfiprintf_r+0x1ec>
 800b2b0:	2203      	movs	r2, #3
 800b2b2:	4650      	mov	r0, sl
 800b2b4:	7821      	ldrb	r1, [r4, #0]
 800b2b6:	f000 fa1d 	bl	800b6f4 <memchr>
 800b2ba:	b138      	cbz	r0, 800b2cc <_svfiprintf_r+0x150>
 800b2bc:	2240      	movs	r2, #64	; 0x40
 800b2be:	9b04      	ldr	r3, [sp, #16]
 800b2c0:	eba0 000a 	sub.w	r0, r0, sl
 800b2c4:	4082      	lsls	r2, r0
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	3401      	adds	r4, #1
 800b2ca:	9304      	str	r3, [sp, #16]
 800b2cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2d0:	2206      	movs	r2, #6
 800b2d2:	4826      	ldr	r0, [pc, #152]	; (800b36c <_svfiprintf_r+0x1f0>)
 800b2d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2d8:	f000 fa0c 	bl	800b6f4 <memchr>
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	d038      	beq.n	800b352 <_svfiprintf_r+0x1d6>
 800b2e0:	4b23      	ldr	r3, [pc, #140]	; (800b370 <_svfiprintf_r+0x1f4>)
 800b2e2:	bb1b      	cbnz	r3, 800b32c <_svfiprintf_r+0x1b0>
 800b2e4:	9b03      	ldr	r3, [sp, #12]
 800b2e6:	3307      	adds	r3, #7
 800b2e8:	f023 0307 	bic.w	r3, r3, #7
 800b2ec:	3308      	adds	r3, #8
 800b2ee:	9303      	str	r3, [sp, #12]
 800b2f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2f2:	4433      	add	r3, r6
 800b2f4:	9309      	str	r3, [sp, #36]	; 0x24
 800b2f6:	e768      	b.n	800b1ca <_svfiprintf_r+0x4e>
 800b2f8:	460c      	mov	r4, r1
 800b2fa:	2001      	movs	r0, #1
 800b2fc:	fb0c 3202 	mla	r2, ip, r2, r3
 800b300:	e7a6      	b.n	800b250 <_svfiprintf_r+0xd4>
 800b302:	2300      	movs	r3, #0
 800b304:	f04f 0c0a 	mov.w	ip, #10
 800b308:	4619      	mov	r1, r3
 800b30a:	3401      	adds	r4, #1
 800b30c:	9305      	str	r3, [sp, #20]
 800b30e:	4620      	mov	r0, r4
 800b310:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b314:	3a30      	subs	r2, #48	; 0x30
 800b316:	2a09      	cmp	r2, #9
 800b318:	d903      	bls.n	800b322 <_svfiprintf_r+0x1a6>
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d0c6      	beq.n	800b2ac <_svfiprintf_r+0x130>
 800b31e:	9105      	str	r1, [sp, #20]
 800b320:	e7c4      	b.n	800b2ac <_svfiprintf_r+0x130>
 800b322:	4604      	mov	r4, r0
 800b324:	2301      	movs	r3, #1
 800b326:	fb0c 2101 	mla	r1, ip, r1, r2
 800b32a:	e7f0      	b.n	800b30e <_svfiprintf_r+0x192>
 800b32c:	ab03      	add	r3, sp, #12
 800b32e:	9300      	str	r3, [sp, #0]
 800b330:	462a      	mov	r2, r5
 800b332:	4638      	mov	r0, r7
 800b334:	4b0f      	ldr	r3, [pc, #60]	; (800b374 <_svfiprintf_r+0x1f8>)
 800b336:	a904      	add	r1, sp, #16
 800b338:	f3af 8000 	nop.w
 800b33c:	1c42      	adds	r2, r0, #1
 800b33e:	4606      	mov	r6, r0
 800b340:	d1d6      	bne.n	800b2f0 <_svfiprintf_r+0x174>
 800b342:	89ab      	ldrh	r3, [r5, #12]
 800b344:	065b      	lsls	r3, r3, #25
 800b346:	f53f af2d 	bmi.w	800b1a4 <_svfiprintf_r+0x28>
 800b34a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b34c:	b01d      	add	sp, #116	; 0x74
 800b34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b352:	ab03      	add	r3, sp, #12
 800b354:	9300      	str	r3, [sp, #0]
 800b356:	462a      	mov	r2, r5
 800b358:	4638      	mov	r0, r7
 800b35a:	4b06      	ldr	r3, [pc, #24]	; (800b374 <_svfiprintf_r+0x1f8>)
 800b35c:	a904      	add	r1, sp, #16
 800b35e:	f000 f87d 	bl	800b45c <_printf_i>
 800b362:	e7eb      	b.n	800b33c <_svfiprintf_r+0x1c0>
 800b364:	0800c087 	.word	0x0800c087
 800b368:	0800c08d 	.word	0x0800c08d
 800b36c:	0800c091 	.word	0x0800c091
 800b370:	00000000 	.word	0x00000000
 800b374:	0800b0c9 	.word	0x0800b0c9

0800b378 <_printf_common>:
 800b378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b37c:	4616      	mov	r6, r2
 800b37e:	4699      	mov	r9, r3
 800b380:	688a      	ldr	r2, [r1, #8]
 800b382:	690b      	ldr	r3, [r1, #16]
 800b384:	4607      	mov	r7, r0
 800b386:	4293      	cmp	r3, r2
 800b388:	bfb8      	it	lt
 800b38a:	4613      	movlt	r3, r2
 800b38c:	6033      	str	r3, [r6, #0]
 800b38e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b392:	460c      	mov	r4, r1
 800b394:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b398:	b10a      	cbz	r2, 800b39e <_printf_common+0x26>
 800b39a:	3301      	adds	r3, #1
 800b39c:	6033      	str	r3, [r6, #0]
 800b39e:	6823      	ldr	r3, [r4, #0]
 800b3a0:	0699      	lsls	r1, r3, #26
 800b3a2:	bf42      	ittt	mi
 800b3a4:	6833      	ldrmi	r3, [r6, #0]
 800b3a6:	3302      	addmi	r3, #2
 800b3a8:	6033      	strmi	r3, [r6, #0]
 800b3aa:	6825      	ldr	r5, [r4, #0]
 800b3ac:	f015 0506 	ands.w	r5, r5, #6
 800b3b0:	d106      	bne.n	800b3c0 <_printf_common+0x48>
 800b3b2:	f104 0a19 	add.w	sl, r4, #25
 800b3b6:	68e3      	ldr	r3, [r4, #12]
 800b3b8:	6832      	ldr	r2, [r6, #0]
 800b3ba:	1a9b      	subs	r3, r3, r2
 800b3bc:	42ab      	cmp	r3, r5
 800b3be:	dc2b      	bgt.n	800b418 <_printf_common+0xa0>
 800b3c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b3c4:	1e13      	subs	r3, r2, #0
 800b3c6:	6822      	ldr	r2, [r4, #0]
 800b3c8:	bf18      	it	ne
 800b3ca:	2301      	movne	r3, #1
 800b3cc:	0692      	lsls	r2, r2, #26
 800b3ce:	d430      	bmi.n	800b432 <_printf_common+0xba>
 800b3d0:	4649      	mov	r1, r9
 800b3d2:	4638      	mov	r0, r7
 800b3d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b3d8:	47c0      	blx	r8
 800b3da:	3001      	adds	r0, #1
 800b3dc:	d023      	beq.n	800b426 <_printf_common+0xae>
 800b3de:	6823      	ldr	r3, [r4, #0]
 800b3e0:	6922      	ldr	r2, [r4, #16]
 800b3e2:	f003 0306 	and.w	r3, r3, #6
 800b3e6:	2b04      	cmp	r3, #4
 800b3e8:	bf14      	ite	ne
 800b3ea:	2500      	movne	r5, #0
 800b3ec:	6833      	ldreq	r3, [r6, #0]
 800b3ee:	f04f 0600 	mov.w	r6, #0
 800b3f2:	bf08      	it	eq
 800b3f4:	68e5      	ldreq	r5, [r4, #12]
 800b3f6:	f104 041a 	add.w	r4, r4, #26
 800b3fa:	bf08      	it	eq
 800b3fc:	1aed      	subeq	r5, r5, r3
 800b3fe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b402:	bf08      	it	eq
 800b404:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b408:	4293      	cmp	r3, r2
 800b40a:	bfc4      	itt	gt
 800b40c:	1a9b      	subgt	r3, r3, r2
 800b40e:	18ed      	addgt	r5, r5, r3
 800b410:	42b5      	cmp	r5, r6
 800b412:	d11a      	bne.n	800b44a <_printf_common+0xd2>
 800b414:	2000      	movs	r0, #0
 800b416:	e008      	b.n	800b42a <_printf_common+0xb2>
 800b418:	2301      	movs	r3, #1
 800b41a:	4652      	mov	r2, sl
 800b41c:	4649      	mov	r1, r9
 800b41e:	4638      	mov	r0, r7
 800b420:	47c0      	blx	r8
 800b422:	3001      	adds	r0, #1
 800b424:	d103      	bne.n	800b42e <_printf_common+0xb6>
 800b426:	f04f 30ff 	mov.w	r0, #4294967295
 800b42a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b42e:	3501      	adds	r5, #1
 800b430:	e7c1      	b.n	800b3b6 <_printf_common+0x3e>
 800b432:	2030      	movs	r0, #48	; 0x30
 800b434:	18e1      	adds	r1, r4, r3
 800b436:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b43a:	1c5a      	adds	r2, r3, #1
 800b43c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b440:	4422      	add	r2, r4
 800b442:	3302      	adds	r3, #2
 800b444:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b448:	e7c2      	b.n	800b3d0 <_printf_common+0x58>
 800b44a:	2301      	movs	r3, #1
 800b44c:	4622      	mov	r2, r4
 800b44e:	4649      	mov	r1, r9
 800b450:	4638      	mov	r0, r7
 800b452:	47c0      	blx	r8
 800b454:	3001      	adds	r0, #1
 800b456:	d0e6      	beq.n	800b426 <_printf_common+0xae>
 800b458:	3601      	adds	r6, #1
 800b45a:	e7d9      	b.n	800b410 <_printf_common+0x98>

0800b45c <_printf_i>:
 800b45c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b460:	7e0f      	ldrb	r7, [r1, #24]
 800b462:	4691      	mov	r9, r2
 800b464:	2f78      	cmp	r7, #120	; 0x78
 800b466:	4680      	mov	r8, r0
 800b468:	460c      	mov	r4, r1
 800b46a:	469a      	mov	sl, r3
 800b46c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b46e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b472:	d807      	bhi.n	800b484 <_printf_i+0x28>
 800b474:	2f62      	cmp	r7, #98	; 0x62
 800b476:	d80a      	bhi.n	800b48e <_printf_i+0x32>
 800b478:	2f00      	cmp	r7, #0
 800b47a:	f000 80d5 	beq.w	800b628 <_printf_i+0x1cc>
 800b47e:	2f58      	cmp	r7, #88	; 0x58
 800b480:	f000 80c1 	beq.w	800b606 <_printf_i+0x1aa>
 800b484:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b488:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b48c:	e03a      	b.n	800b504 <_printf_i+0xa8>
 800b48e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b492:	2b15      	cmp	r3, #21
 800b494:	d8f6      	bhi.n	800b484 <_printf_i+0x28>
 800b496:	a101      	add	r1, pc, #4	; (adr r1, 800b49c <_printf_i+0x40>)
 800b498:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b49c:	0800b4f5 	.word	0x0800b4f5
 800b4a0:	0800b509 	.word	0x0800b509
 800b4a4:	0800b485 	.word	0x0800b485
 800b4a8:	0800b485 	.word	0x0800b485
 800b4ac:	0800b485 	.word	0x0800b485
 800b4b0:	0800b485 	.word	0x0800b485
 800b4b4:	0800b509 	.word	0x0800b509
 800b4b8:	0800b485 	.word	0x0800b485
 800b4bc:	0800b485 	.word	0x0800b485
 800b4c0:	0800b485 	.word	0x0800b485
 800b4c4:	0800b485 	.word	0x0800b485
 800b4c8:	0800b60f 	.word	0x0800b60f
 800b4cc:	0800b535 	.word	0x0800b535
 800b4d0:	0800b5c9 	.word	0x0800b5c9
 800b4d4:	0800b485 	.word	0x0800b485
 800b4d8:	0800b485 	.word	0x0800b485
 800b4dc:	0800b631 	.word	0x0800b631
 800b4e0:	0800b485 	.word	0x0800b485
 800b4e4:	0800b535 	.word	0x0800b535
 800b4e8:	0800b485 	.word	0x0800b485
 800b4ec:	0800b485 	.word	0x0800b485
 800b4f0:	0800b5d1 	.word	0x0800b5d1
 800b4f4:	682b      	ldr	r3, [r5, #0]
 800b4f6:	1d1a      	adds	r2, r3, #4
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	602a      	str	r2, [r5, #0]
 800b4fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b500:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b504:	2301      	movs	r3, #1
 800b506:	e0a0      	b.n	800b64a <_printf_i+0x1ee>
 800b508:	6820      	ldr	r0, [r4, #0]
 800b50a:	682b      	ldr	r3, [r5, #0]
 800b50c:	0607      	lsls	r7, r0, #24
 800b50e:	f103 0104 	add.w	r1, r3, #4
 800b512:	6029      	str	r1, [r5, #0]
 800b514:	d501      	bpl.n	800b51a <_printf_i+0xbe>
 800b516:	681e      	ldr	r6, [r3, #0]
 800b518:	e003      	b.n	800b522 <_printf_i+0xc6>
 800b51a:	0646      	lsls	r6, r0, #25
 800b51c:	d5fb      	bpl.n	800b516 <_printf_i+0xba>
 800b51e:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b522:	2e00      	cmp	r6, #0
 800b524:	da03      	bge.n	800b52e <_printf_i+0xd2>
 800b526:	232d      	movs	r3, #45	; 0x2d
 800b528:	4276      	negs	r6, r6
 800b52a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b52e:	230a      	movs	r3, #10
 800b530:	4859      	ldr	r0, [pc, #356]	; (800b698 <_printf_i+0x23c>)
 800b532:	e012      	b.n	800b55a <_printf_i+0xfe>
 800b534:	682b      	ldr	r3, [r5, #0]
 800b536:	6820      	ldr	r0, [r4, #0]
 800b538:	1d19      	adds	r1, r3, #4
 800b53a:	6029      	str	r1, [r5, #0]
 800b53c:	0605      	lsls	r5, r0, #24
 800b53e:	d501      	bpl.n	800b544 <_printf_i+0xe8>
 800b540:	681e      	ldr	r6, [r3, #0]
 800b542:	e002      	b.n	800b54a <_printf_i+0xee>
 800b544:	0641      	lsls	r1, r0, #25
 800b546:	d5fb      	bpl.n	800b540 <_printf_i+0xe4>
 800b548:	881e      	ldrh	r6, [r3, #0]
 800b54a:	2f6f      	cmp	r7, #111	; 0x6f
 800b54c:	bf0c      	ite	eq
 800b54e:	2308      	moveq	r3, #8
 800b550:	230a      	movne	r3, #10
 800b552:	4851      	ldr	r0, [pc, #324]	; (800b698 <_printf_i+0x23c>)
 800b554:	2100      	movs	r1, #0
 800b556:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b55a:	6865      	ldr	r5, [r4, #4]
 800b55c:	2d00      	cmp	r5, #0
 800b55e:	bfa8      	it	ge
 800b560:	6821      	ldrge	r1, [r4, #0]
 800b562:	60a5      	str	r5, [r4, #8]
 800b564:	bfa4      	itt	ge
 800b566:	f021 0104 	bicge.w	r1, r1, #4
 800b56a:	6021      	strge	r1, [r4, #0]
 800b56c:	b90e      	cbnz	r6, 800b572 <_printf_i+0x116>
 800b56e:	2d00      	cmp	r5, #0
 800b570:	d04b      	beq.n	800b60a <_printf_i+0x1ae>
 800b572:	4615      	mov	r5, r2
 800b574:	fbb6 f1f3 	udiv	r1, r6, r3
 800b578:	fb03 6711 	mls	r7, r3, r1, r6
 800b57c:	5dc7      	ldrb	r7, [r0, r7]
 800b57e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b582:	4637      	mov	r7, r6
 800b584:	42bb      	cmp	r3, r7
 800b586:	460e      	mov	r6, r1
 800b588:	d9f4      	bls.n	800b574 <_printf_i+0x118>
 800b58a:	2b08      	cmp	r3, #8
 800b58c:	d10b      	bne.n	800b5a6 <_printf_i+0x14a>
 800b58e:	6823      	ldr	r3, [r4, #0]
 800b590:	07de      	lsls	r6, r3, #31
 800b592:	d508      	bpl.n	800b5a6 <_printf_i+0x14a>
 800b594:	6923      	ldr	r3, [r4, #16]
 800b596:	6861      	ldr	r1, [r4, #4]
 800b598:	4299      	cmp	r1, r3
 800b59a:	bfde      	ittt	le
 800b59c:	2330      	movle	r3, #48	; 0x30
 800b59e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b5a2:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b5a6:	1b52      	subs	r2, r2, r5
 800b5a8:	6122      	str	r2, [r4, #16]
 800b5aa:	464b      	mov	r3, r9
 800b5ac:	4621      	mov	r1, r4
 800b5ae:	4640      	mov	r0, r8
 800b5b0:	f8cd a000 	str.w	sl, [sp]
 800b5b4:	aa03      	add	r2, sp, #12
 800b5b6:	f7ff fedf 	bl	800b378 <_printf_common>
 800b5ba:	3001      	adds	r0, #1
 800b5bc:	d14a      	bne.n	800b654 <_printf_i+0x1f8>
 800b5be:	f04f 30ff 	mov.w	r0, #4294967295
 800b5c2:	b004      	add	sp, #16
 800b5c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5c8:	6823      	ldr	r3, [r4, #0]
 800b5ca:	f043 0320 	orr.w	r3, r3, #32
 800b5ce:	6023      	str	r3, [r4, #0]
 800b5d0:	2778      	movs	r7, #120	; 0x78
 800b5d2:	4832      	ldr	r0, [pc, #200]	; (800b69c <_printf_i+0x240>)
 800b5d4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b5d8:	6823      	ldr	r3, [r4, #0]
 800b5da:	6829      	ldr	r1, [r5, #0]
 800b5dc:	061f      	lsls	r7, r3, #24
 800b5de:	f851 6b04 	ldr.w	r6, [r1], #4
 800b5e2:	d402      	bmi.n	800b5ea <_printf_i+0x18e>
 800b5e4:	065f      	lsls	r7, r3, #25
 800b5e6:	bf48      	it	mi
 800b5e8:	b2b6      	uxthmi	r6, r6
 800b5ea:	07df      	lsls	r7, r3, #31
 800b5ec:	bf48      	it	mi
 800b5ee:	f043 0320 	orrmi.w	r3, r3, #32
 800b5f2:	6029      	str	r1, [r5, #0]
 800b5f4:	bf48      	it	mi
 800b5f6:	6023      	strmi	r3, [r4, #0]
 800b5f8:	b91e      	cbnz	r6, 800b602 <_printf_i+0x1a6>
 800b5fa:	6823      	ldr	r3, [r4, #0]
 800b5fc:	f023 0320 	bic.w	r3, r3, #32
 800b600:	6023      	str	r3, [r4, #0]
 800b602:	2310      	movs	r3, #16
 800b604:	e7a6      	b.n	800b554 <_printf_i+0xf8>
 800b606:	4824      	ldr	r0, [pc, #144]	; (800b698 <_printf_i+0x23c>)
 800b608:	e7e4      	b.n	800b5d4 <_printf_i+0x178>
 800b60a:	4615      	mov	r5, r2
 800b60c:	e7bd      	b.n	800b58a <_printf_i+0x12e>
 800b60e:	682b      	ldr	r3, [r5, #0]
 800b610:	6826      	ldr	r6, [r4, #0]
 800b612:	1d18      	adds	r0, r3, #4
 800b614:	6961      	ldr	r1, [r4, #20]
 800b616:	6028      	str	r0, [r5, #0]
 800b618:	0635      	lsls	r5, r6, #24
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	d501      	bpl.n	800b622 <_printf_i+0x1c6>
 800b61e:	6019      	str	r1, [r3, #0]
 800b620:	e002      	b.n	800b628 <_printf_i+0x1cc>
 800b622:	0670      	lsls	r0, r6, #25
 800b624:	d5fb      	bpl.n	800b61e <_printf_i+0x1c2>
 800b626:	8019      	strh	r1, [r3, #0]
 800b628:	2300      	movs	r3, #0
 800b62a:	4615      	mov	r5, r2
 800b62c:	6123      	str	r3, [r4, #16]
 800b62e:	e7bc      	b.n	800b5aa <_printf_i+0x14e>
 800b630:	682b      	ldr	r3, [r5, #0]
 800b632:	2100      	movs	r1, #0
 800b634:	1d1a      	adds	r2, r3, #4
 800b636:	602a      	str	r2, [r5, #0]
 800b638:	681d      	ldr	r5, [r3, #0]
 800b63a:	6862      	ldr	r2, [r4, #4]
 800b63c:	4628      	mov	r0, r5
 800b63e:	f000 f859 	bl	800b6f4 <memchr>
 800b642:	b108      	cbz	r0, 800b648 <_printf_i+0x1ec>
 800b644:	1b40      	subs	r0, r0, r5
 800b646:	6060      	str	r0, [r4, #4]
 800b648:	6863      	ldr	r3, [r4, #4]
 800b64a:	6123      	str	r3, [r4, #16]
 800b64c:	2300      	movs	r3, #0
 800b64e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b652:	e7aa      	b.n	800b5aa <_printf_i+0x14e>
 800b654:	462a      	mov	r2, r5
 800b656:	4649      	mov	r1, r9
 800b658:	4640      	mov	r0, r8
 800b65a:	6923      	ldr	r3, [r4, #16]
 800b65c:	47d0      	blx	sl
 800b65e:	3001      	adds	r0, #1
 800b660:	d0ad      	beq.n	800b5be <_printf_i+0x162>
 800b662:	6823      	ldr	r3, [r4, #0]
 800b664:	079b      	lsls	r3, r3, #30
 800b666:	d413      	bmi.n	800b690 <_printf_i+0x234>
 800b668:	68e0      	ldr	r0, [r4, #12]
 800b66a:	9b03      	ldr	r3, [sp, #12]
 800b66c:	4298      	cmp	r0, r3
 800b66e:	bfb8      	it	lt
 800b670:	4618      	movlt	r0, r3
 800b672:	e7a6      	b.n	800b5c2 <_printf_i+0x166>
 800b674:	2301      	movs	r3, #1
 800b676:	4632      	mov	r2, r6
 800b678:	4649      	mov	r1, r9
 800b67a:	4640      	mov	r0, r8
 800b67c:	47d0      	blx	sl
 800b67e:	3001      	adds	r0, #1
 800b680:	d09d      	beq.n	800b5be <_printf_i+0x162>
 800b682:	3501      	adds	r5, #1
 800b684:	68e3      	ldr	r3, [r4, #12]
 800b686:	9903      	ldr	r1, [sp, #12]
 800b688:	1a5b      	subs	r3, r3, r1
 800b68a:	42ab      	cmp	r3, r5
 800b68c:	dcf2      	bgt.n	800b674 <_printf_i+0x218>
 800b68e:	e7eb      	b.n	800b668 <_printf_i+0x20c>
 800b690:	2500      	movs	r5, #0
 800b692:	f104 0619 	add.w	r6, r4, #25
 800b696:	e7f5      	b.n	800b684 <_printf_i+0x228>
 800b698:	0800c098 	.word	0x0800c098
 800b69c:	0800c0a9 	.word	0x0800c0a9

0800b6a0 <memmove>:
 800b6a0:	4288      	cmp	r0, r1
 800b6a2:	b510      	push	{r4, lr}
 800b6a4:	eb01 0402 	add.w	r4, r1, r2
 800b6a8:	d902      	bls.n	800b6b0 <memmove+0x10>
 800b6aa:	4284      	cmp	r4, r0
 800b6ac:	4623      	mov	r3, r4
 800b6ae:	d807      	bhi.n	800b6c0 <memmove+0x20>
 800b6b0:	1e43      	subs	r3, r0, #1
 800b6b2:	42a1      	cmp	r1, r4
 800b6b4:	d008      	beq.n	800b6c8 <memmove+0x28>
 800b6b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b6ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b6be:	e7f8      	b.n	800b6b2 <memmove+0x12>
 800b6c0:	4601      	mov	r1, r0
 800b6c2:	4402      	add	r2, r0
 800b6c4:	428a      	cmp	r2, r1
 800b6c6:	d100      	bne.n	800b6ca <memmove+0x2a>
 800b6c8:	bd10      	pop	{r4, pc}
 800b6ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b6ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b6d2:	e7f7      	b.n	800b6c4 <memmove+0x24>

0800b6d4 <_sbrk_r>:
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	4d05      	ldr	r5, [pc, #20]	; (800b6f0 <_sbrk_r+0x1c>)
 800b6da:	4604      	mov	r4, r0
 800b6dc:	4608      	mov	r0, r1
 800b6de:	602b      	str	r3, [r5, #0]
 800b6e0:	f7f6 fbba 	bl	8001e58 <_sbrk>
 800b6e4:	1c43      	adds	r3, r0, #1
 800b6e6:	d102      	bne.n	800b6ee <_sbrk_r+0x1a>
 800b6e8:	682b      	ldr	r3, [r5, #0]
 800b6ea:	b103      	cbz	r3, 800b6ee <_sbrk_r+0x1a>
 800b6ec:	6023      	str	r3, [r4, #0]
 800b6ee:	bd38      	pop	{r3, r4, r5, pc}
 800b6f0:	20001760 	.word	0x20001760

0800b6f4 <memchr>:
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	b510      	push	{r4, lr}
 800b6f8:	b2c9      	uxtb	r1, r1
 800b6fa:	4402      	add	r2, r0
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	4618      	mov	r0, r3
 800b700:	d101      	bne.n	800b706 <memchr+0x12>
 800b702:	2000      	movs	r0, #0
 800b704:	e003      	b.n	800b70e <memchr+0x1a>
 800b706:	7804      	ldrb	r4, [r0, #0]
 800b708:	3301      	adds	r3, #1
 800b70a:	428c      	cmp	r4, r1
 800b70c:	d1f6      	bne.n	800b6fc <memchr+0x8>
 800b70e:	bd10      	pop	{r4, pc}

0800b710 <_realloc_r>:
 800b710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b714:	4680      	mov	r8, r0
 800b716:	4614      	mov	r4, r2
 800b718:	460e      	mov	r6, r1
 800b71a:	b921      	cbnz	r1, 800b726 <_realloc_r+0x16>
 800b71c:	4611      	mov	r1, r2
 800b71e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b722:	f7ff bc45 	b.w	800afb0 <_malloc_r>
 800b726:	b92a      	cbnz	r2, 800b734 <_realloc_r+0x24>
 800b728:	f7ff fbda 	bl	800aee0 <_free_r>
 800b72c:	4625      	mov	r5, r4
 800b72e:	4628      	mov	r0, r5
 800b730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b734:	f000 f81b 	bl	800b76e <_malloc_usable_size_r>
 800b738:	4284      	cmp	r4, r0
 800b73a:	4607      	mov	r7, r0
 800b73c:	d802      	bhi.n	800b744 <_realloc_r+0x34>
 800b73e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b742:	d812      	bhi.n	800b76a <_realloc_r+0x5a>
 800b744:	4621      	mov	r1, r4
 800b746:	4640      	mov	r0, r8
 800b748:	f7ff fc32 	bl	800afb0 <_malloc_r>
 800b74c:	4605      	mov	r5, r0
 800b74e:	2800      	cmp	r0, #0
 800b750:	d0ed      	beq.n	800b72e <_realloc_r+0x1e>
 800b752:	42bc      	cmp	r4, r7
 800b754:	4622      	mov	r2, r4
 800b756:	4631      	mov	r1, r6
 800b758:	bf28      	it	cs
 800b75a:	463a      	movcs	r2, r7
 800b75c:	f7ff fbb2 	bl	800aec4 <memcpy>
 800b760:	4631      	mov	r1, r6
 800b762:	4640      	mov	r0, r8
 800b764:	f7ff fbbc 	bl	800aee0 <_free_r>
 800b768:	e7e1      	b.n	800b72e <_realloc_r+0x1e>
 800b76a:	4635      	mov	r5, r6
 800b76c:	e7df      	b.n	800b72e <_realloc_r+0x1e>

0800b76e <_malloc_usable_size_r>:
 800b76e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b772:	1f18      	subs	r0, r3, #4
 800b774:	2b00      	cmp	r3, #0
 800b776:	bfbc      	itt	lt
 800b778:	580b      	ldrlt	r3, [r1, r0]
 800b77a:	18c0      	addlt	r0, r0, r3
 800b77c:	4770      	bx	lr
	...

0800b780 <_init>:
 800b780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b782:	bf00      	nop
 800b784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b786:	bc08      	pop	{r3}
 800b788:	469e      	mov	lr, r3
 800b78a:	4770      	bx	lr

0800b78c <_fini>:
 800b78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b78e:	bf00      	nop
 800b790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b792:	bc08      	pop	{r3}
 800b794:	469e      	mov	lr, r3
 800b796:	4770      	bx	lr
