module and_df (
  input  a,
  input  b,
  output wire y
);
  assign #1 y = a & b;      // change 1 to 2, then 3 for parts (b) and (c)
endmodule