# SISO
This repository consists of the RTL design and related essentials of Serial-In Serial-Out Shift Register written in Verilog.
