# sv-verification-example
Simple memory testbench using SystemVerilog techniques
