# ==========================================
# GitHub Codespaces Verilog Design Flow
# ==========================================

# 1. åŸºç¤Žè·¯å¾‘è¨­å®š
RTL_DIR = rtl
TB_DIR  = tb
SIM_DIR = sim
OUT_FILE = $(SIM_DIR)/sim.vvp
VCD_FILE = $(SIM_DIR)/waveform.vcd

# 2. è‡ªå‹•æœå°‹åŽŸå§‹ç¢¼ (Recursive Search)
# æ‰¾å‡º rtl/ å’Œ tb/ ä¸‹é¢æ‰€æœ‰å±¤ç´šè³‡æ–™å¤¾å…§çš„ .v æª”
RTL_SRCS = $(shell find $(RTL_DIR) -name "*.v")
TB_SRCS  = $(shell find $(TB_DIR) -name "*.v")

# 3. æ™ºèƒ½ Include è·¯å¾‘è™•ç† (é—œéµä¿®æ”¹) ðŸŒŸ
# find $(RTL_DIR) -type d : æ‰¾å‡º rtl ä¸‹æ‰€æœ‰çš„å­è³‡æ–™å¤¾ (e.g., rtl/01_basic)
# addprefix -I, ...       : åœ¨æ¯å€‹è·¯å¾‘å‰åŠ ä¸Š -I (e.g., -Irtl/01_basic)
# é€™æ¨£ Verilog çš„ `include "file.vh"` æ‰èƒ½åœ¨ä»»ä½•å±¤ç´šæ‰¾åˆ°æª”æ¡ˆ
INCLUDE_DIRS = $(addprefix -I, $(shell find $(RTL_DIR) -type d))

# é è¨­ç›®æ¨™
all: lint compile run

# ==========================================
# Tasks
# ==========================================

# 1. Linting (èªžæ³•æª¢æŸ¥ - ä½¿ç”¨ Verilator)
# åŠ å…¥ $(INCLUDE_DIRS) è®“ Verilator ä¹Ÿèƒ½æ‰¾åˆ°æ¨™é ­æª”
lint:
	@echo ">>> [Verilator] Checking syntax..."
	verilator --lint-only -Wall --timing $(INCLUDE_DIRS) $(RTL_SRCS)

# 2. Compile (ç·¨è­¯ - ä½¿ç”¨ Icarus Verilog)
compile:
	@echo ">>> [Icarus] Compiling..."
	# ç¢ºä¿è¼¸å‡ºç›®éŒ„å­˜åœ¨
	@mkdir -p $(SIM_DIR)
	# ç·¨è­¯æŒ‡ä»¤è§£æžï¼š
	# -o: è¼¸å‡ºæª”å
	# -y: Library æœå°‹è·¯å¾‘ (åŸºæœ¬è¨­ç‚ºæ ¹ç›®éŒ„å³å¯)
	# $(INCLUDE_DIRS): å±•é–‹å¾ŒåŒ…å«æ‰€æœ‰å­è³‡æ–™å¤¾çš„ -I è·¯å¾‘
	iverilog -o $(OUT_FILE) -y $(RTL_DIR) $(INCLUDE_DIRS) $(RTL_SRCS) $(TB_SRCS)

# 3. Simulate (ä»¿çœŸ - ä½¿ç”¨ vvp)
run:
	@echo ">>> [Simulation] Running..."
	vvp $(OUT_FILE)
	@echo ">>> Done. Waveform generated at $(VCD_FILE)"

# 4. Clean (æ¸…ç†)
clean:
	rm -rf $(SIM_DIR) obj_dir
	@echo ">>> Cleaned build files."

.PHONY: all lint compile run clean
