<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXIS_S_to_AD9764</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_BUSIF">s00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AXIS_S_to_AD9764</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c4fb1e00</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AXIS_S_to_AD9764</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3b939556</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>justTestMode</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5e3265e5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>399e43ec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ClockToDAC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DAC_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DAC_sleep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PA_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>control</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_START</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_START">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/AXIS_S_to_AD9647_IPconstraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AXIS_S_to_AD9764_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AXIS_S_to_AD9764.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7ee10e60</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/AXIS_S_to_AD9764_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AXIS_S_to_AD9764.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/justTestMode_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXIS_S_to_AD9764_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_399e43ec</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXIS_S_to_AD9764_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXIS_S_to_AD9764_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_START</spirit:name>
      <spirit:displayName>C S00 Axis Tdata Start</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_START">0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXIS_S_to_AD9764_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-09-23T00:34:06Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b5d33a_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be67794_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7faf88ca_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf53cbc_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13eecabe_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dde2120_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bc39e9a_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73049e8_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35965d29_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@190b6125_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16054a19_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@718aa59c_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7717d6e7_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4580aa47_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b5f9d4c_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a9d5c3f_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@145a0db_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b2d68f3_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b6363ec_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f74f94a_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@783e85e6_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@502f6634_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@502dfced_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ede2ef9_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74f3b8d9_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19cb903b_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19cba4de_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@633b3ac8_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8389efb_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10d5b1a0_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f82bf21_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7689d3f1_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20df274d_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f284089_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cc564c1_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46a50720_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11ec4a8b_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7853ee03_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dbe4eab_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b301fcc_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b453f20_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e61deb6_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@292b679d_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bca8bab_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64631d74_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23932f07_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d6ca872_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6206c658_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49ffc567_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d0778f_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@771a89e5_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5102805a_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7309b769_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29ba7f55_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@944bfb7_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e18ab20_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2378f326_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1273cf0c_ARCHIVE_LOCATION">/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo/AXIS_Slave_AD9764_DAC_IP_pkgd</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="cd95b32a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7ebe5227"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7e65c1d9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="8375b248"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="397acf69"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
