Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Wed Apr 13 17:53:55 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               10          
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.728        0.000                      0                  138        0.206        0.000                      0                  138        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.728        0.000                      0                  138        0.206        0.000                      0                  138        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.194ns (29.796%)  route 2.813ns (70.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X4Y7           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.419     5.637 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           0.849     6.486    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X4Y6           LUT6 (Prop_lut6_I2_O)        0.299     6.785 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.695     7.480    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y6           LUT5 (Prop_lut5_I0_O)        0.150     7.630 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.749     8.380    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.706 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.520     9.226    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X4Y4           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X4Y4           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X4Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.954    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.194ns (29.796%)  route 2.813ns (70.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X4Y7           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.419     5.637 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           0.849     6.486    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X4Y6           LUT6 (Prop_lut6_I2_O)        0.299     6.785 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.695     7.480    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y6           LUT5 (Prop_lut5_I0_O)        0.150     7.630 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.749     8.380    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.706 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.520     9.226    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X4Y4           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X4Y4           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X4Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.954    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.194ns (29.796%)  route 2.813ns (70.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X4Y7           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.419     5.637 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           0.849     6.486    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X4Y6           LUT6 (Prop_lut6_I2_O)        0.299     6.785 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.695     7.480    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y6           LUT5 (Prop_lut5_I0_O)        0.150     7.630 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.749     8.380    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.706 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.520     9.226    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X4Y4           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X4Y4           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X4Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.954    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.194ns (29.796%)  route 2.813ns (70.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X4Y7           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.419     5.637 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           0.849     6.486    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X4Y6           LUT6 (Prop_lut6_I2_O)        0.299     6.785 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.695     7.480    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y6           LUT5 (Prop_lut5_I0_O)        0.150     7.630 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.749     8.380    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.706 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.520     9.226    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X4Y4           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X4Y4           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X4Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.954    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.952ns (24.443%)  route 2.943ns (75.557%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X4Y3           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.124     6.800    seg/ctr/M_ctr_q[0]
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.124     6.924 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.343     7.266    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.390 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.404     7.794    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.918 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          1.072     8.990    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.124     9.114 r  seg/ctr/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     9.114    seg/ctr/M_ctr_d[4]
    SLICE_X5Y2           FDRE                                         r  seg/ctr/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.518    14.923    seg/ctr/CLK
    SLICE_X5Y2           FDRE                                         r  seg/ctr/M_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)        0.031    15.191    seg/ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.980ns (24.982%)  route 2.943ns (75.018%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X4Y3           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.124     6.800    seg/ctr/M_ctr_q[0]
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.124     6.924 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.343     7.266    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.390 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.404     7.794    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.918 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          1.072     8.990    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.152     9.142 r  seg/ctr/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     9.142    seg/ctr/M_ctr_d[5]
    SLICE_X5Y2           FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.518    14.923    seg/ctr/CLK
    SLICE_X5Y2           FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/C
                         clock pessimism              0.272    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)        0.075    15.235    seg/ctr/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.952ns (25.416%)  route 2.794ns (74.584%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X4Y3           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.124     6.800    seg/ctr/M_ctr_q[0]
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.124     6.924 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.343     7.266    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.390 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.404     7.794    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.918 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.923     8.841    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X5Y3           LUT2 (Prop_lut2_I1_O)        0.124     8.965 r  seg/ctr/M_ctr_q[7]_i_1/O
                         net (fo=1, routed)           0.000     8.965    seg/ctr/M_ctr_d[7]
    SLICE_X5Y3           FDRE                                         r  seg/ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    seg/ctr/CLK
    SLICE_X5Y3           FDRE                                         r  seg/ctr/M_ctr_q_reg[7]/C
                         clock pessimism              0.275    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.031    15.193    seg/ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.952ns (25.476%)  route 2.785ns (74.524%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X4Y3           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.124     6.800    seg/ctr/M_ctr_q[0]
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.124     6.924 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.343     7.266    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.390 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.404     7.794    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.918 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.914     8.832    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.956 r  seg/ctr/M_ctr_q[15]_i_1/O
                         net (fo=1, routed)           0.000     8.956    seg/ctr/M_ctr_d[15]
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[15]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)        0.031    15.190    seg/ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.980ns (25.969%)  route 2.794ns (74.031%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X4Y3           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.124     6.800    seg/ctr/M_ctr_q[0]
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.124     6.924 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.343     7.266    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.390 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.404     7.794    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.918 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.923     8.841    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X5Y3           LUT2 (Prop_lut2_I1_O)        0.152     8.993 r  seg/ctr/M_ctr_q[8]_i_1/O
                         net (fo=1, routed)           0.000     8.993    seg/ctr/M_ctr_d[8]
    SLICE_X5Y3           FDRE                                         r  seg/ctr/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    seg/ctr/CLK
    SLICE_X5Y3           FDRE                                         r  seg/ctr/M_ctr_q_reg[8]/C
                         clock pessimism              0.275    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.075    15.237    seg/ctr/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.980ns (26.030%)  route 2.785ns (73.970%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X4Y3           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.124     6.800    seg/ctr/M_ctr_q[0]
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.124     6.924 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.343     7.266    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.390 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.404     7.794    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.918 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.914     8.832    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.152     8.984 r  seg/ctr/M_ctr_q[16]_i_1/O
                         net (fo=1, routed)           0.000     8.984    seg/ctr/M_ctr_d[16]
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)        0.075    15.234    seg/ctr/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  6.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.158%)  route 0.128ns (43.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X6Y6           FDRE                                         r  ctr/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.701 r  ctr/M_ctr_q_reg[24]/Q
                         net (fo=4, routed)           0.128     1.829    edge_detector/out[0]
    SLICE_X4Y6           FDRE                                         r  edge_detector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    edge_detector/CLK
    SLICE_X4Y6           FDRE                                         r  edge_detector/M_last_q_reg/C
                         clock pessimism             -0.501     1.553    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.070     1.623    edge_detector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.539    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.852    reset_cond/M_stage_d[2]
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y3           FDSE (Hold_fdse_C_D)         0.070     1.609    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.274ns (71.695%)  route 0.108ns (28.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    ctr/CLK
    SLICE_X6Y0           FDRE                                         r  ctr/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  ctr/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.108     1.810    ctr/M_ctr_q_reg_n_0_[2]
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  ctr/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    ctr/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X6Y0           FDRE                                         r  ctr/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.055    ctr/CLK
    SLICE_X6Y0           FDRE                                         r  ctr/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.134     1.672    ctr/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.539    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.854    reset_cond/M_stage_d[1]
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y3           FDSE (Hold_fdse_C_D)         0.066     1.605    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.275ns (71.769%)  route 0.108ns (28.231%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    ctr/CLK
    SLICE_X6Y0           FDRE                                         r  ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  ctr/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.108     1.810    ctr/M_ctr_q_reg_n_0_[1]
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.921 r  ctr/M_ctr_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.921    ctr/M_ctr_q_reg[0]_i_1_n_6
    SLICE_X6Y0           FDRE                                         r  ctr/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.055    ctr/CLK
    SLICE_X6Y0           FDRE                                         r  ctr/M_ctr_q_reg[1]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.134     1.672    ctr/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    ctr/CLK
    SLICE_X6Y2           FDRE                                         r  ctr/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  ctr/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.816    ctr/M_ctr_q_reg_n_0_[10]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  ctr/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.926    ctr/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X6Y2           FDRE                                         r  ctr/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.055    ctr/CLK
    SLICE_X6Y2           FDRE                                         r  ctr/M_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.134     1.672    ctr/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X6Y4           FDRE                                         r  ctr/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.701 r  ctr/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.815    ctr/M_ctr_q_reg_n_0_[18]
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  ctr/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    ctr/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X6Y4           FDRE                                         r  ctr/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X6Y4           FDRE                                         r  ctr/M_ctr_q_reg[18]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.134     1.671    ctr/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X6Y5           FDRE                                         r  ctr/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.701 r  ctr/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.815    ctr/M_ctr_q_reg_n_0_[22]
    SLICE_X6Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  ctr/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    ctr/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X6Y5           FDRE                                         r  ctr/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X6Y5           FDRE                                         r  ctr/M_ctr_q_reg[22]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.134     1.671    ctr/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.539    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X3Y6           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.680 f  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.179     1.859    dec_ctr/dctr_gen_0[2].dctr/Q[0]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.904 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.904    dec_ctr/dctr_gen_0[2].dctr/M_val_q[0]_i_1__0_n_0
    SLICE_X3Y6           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X3Y6           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091     1.630    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.310ns (74.132%)  route 0.108ns (25.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    ctr/CLK
    SLICE_X6Y0           FDRE                                         r  ctr/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  ctr/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.108     1.810    ctr/M_ctr_q_reg_n_0_[2]
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.956 r  ctr/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    ctr/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X6Y0           FDRE                                         r  ctr/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.055    ctr/CLK
    SLICE_X6Y0           FDRE                                         r  ctr/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.134     1.672    ctr/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y0     ctr/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y2     ctr/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y2     ctr/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y3     ctr/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y3     ctr/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y3     ctr/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y3     ctr/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4     ctr/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4     ctr/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y0     ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y0     ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y2     ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y2     ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y2     ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y2     ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y0     ctr/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y0     ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y2     ctr/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y2     ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y2     ctr/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y2     ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     ctr/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     ctr/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     ctr/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.836ns  (logic 7.470ns (41.879%)  route 10.366ns (58.121%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=20, routed)          4.805     6.341    io_dip_IBUF[14]
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.465 r  io_led_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.421     6.886    io_led_OBUF[6]_inst_i_8_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.010    io_led_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.411 r  io_led_OBUF[6]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.411    io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.633 r  io_led_OBUF[14]_inst_i_21/O[0]
                         net (fo=2, routed)           0.825     8.458    io_led_OBUF[14]_inst_i_21_n_7
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.299     8.757 r  io_led_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.118     9.874    io_led_OBUF[10]_inst_i_11_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I3_O)        0.152    10.026 r  io_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.335    10.361    io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.965 r  io_led_OBUF[10]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.965    io_led_OBUF[10]_inst_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  io_led_OBUF[14]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.082    io_led_OBUF[14]_inst_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.301 r  io_led_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, routed)           2.863    14.164    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.672    17.836 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.836    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.269ns  (logic 7.463ns (43.216%)  route 9.806ns (56.784%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=20, routed)          4.805     6.341    io_dip_IBUF[14]
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.465 r  io_led_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.421     6.886    io_led_OBUF[6]_inst_i_8_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.010    io_led_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.411 r  io_led_OBUF[6]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.411    io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.633 r  io_led_OBUF[14]_inst_i_21/O[0]
                         net (fo=2, routed)           0.825     8.458    io_led_OBUF[14]_inst_i_21_n_7
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.299     8.757 r  io_led_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.118     9.874    io_led_OBUF[10]_inst_i_11_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I3_O)        0.152    10.026 r  io_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.335    10.361    io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.965 r  io_led_OBUF[10]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.965    io_led_OBUF[10]_inst_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.280 r  io_led_OBUF[14]_inst_i_1/O[3]
                         net (fo=1, routed)           2.302    13.583    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.686    17.269 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.269    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.897ns  (logic 7.511ns (44.452%)  route 9.386ns (55.548%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=20, routed)          4.805     6.341    io_dip_IBUF[14]
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.465 r  io_led_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.421     6.886    io_led_OBUF[6]_inst_i_8_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.010    io_led_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.411 r  io_led_OBUF[6]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.411    io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.633 r  io_led_OBUF[14]_inst_i_21/O[0]
                         net (fo=2, routed)           0.825     8.458    io_led_OBUF[14]_inst_i_21_n_7
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.299     8.757 r  io_led_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.118     9.874    io_led_OBUF[10]_inst_i_11_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I3_O)        0.152    10.026 r  io_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.335    10.361    io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.965 r  io_led_OBUF[10]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.965    io_led_OBUF[10]_inst_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.288 r  io_led_OBUF[14]_inst_i_1/O[1]
                         net (fo=1, routed)           1.883    13.171    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.726    16.897 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.897    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.781ns  (logic 7.411ns (44.161%)  route 9.370ns (55.839%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=20, routed)          4.805     6.341    io_dip_IBUF[14]
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.465 r  io_led_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.421     6.886    io_led_OBUF[6]_inst_i_8_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.010    io_led_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.411 r  io_led_OBUF[6]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.411    io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.633 r  io_led_OBUF[14]_inst_i_21/O[0]
                         net (fo=2, routed)           0.825     8.458    io_led_OBUF[14]_inst_i_21_n_7
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.299     8.757 r  io_led_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.118     9.874    io_led_OBUF[10]_inst_i_11_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I3_O)        0.152    10.026 r  io_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.335    10.361    io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.965 r  io_led_OBUF[10]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.965    io_led_OBUF[10]_inst_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 r  io_led_OBUF[14]_inst_i_1/O[0]
                         net (fo=1, routed)           1.867    13.051    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.730    16.781 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.781    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.760ns  (logic 7.431ns (44.339%)  route 9.329ns (55.661%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=20, routed)          4.805     6.341    io_dip_IBUF[14]
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.465 r  io_led_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.421     6.886    io_led_OBUF[6]_inst_i_8_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.010    io_led_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.411 r  io_led_OBUF[6]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.411    io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.633 r  io_led_OBUF[14]_inst_i_21/O[0]
                         net (fo=2, routed)           0.825     8.458    io_led_OBUF[14]_inst_i_21_n_7
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.299     8.757 r  io_led_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.118     9.874    io_led_OBUF[10]_inst_i_11_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I3_O)        0.152    10.026 r  io_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.335    10.361    io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.965 r  io_led_OBUF[10]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.965    io_led_OBUF[10]_inst_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.204 r  io_led_OBUF[14]_inst_i_1/O[2]
                         net (fo=1, routed)           1.826    13.030    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.730    16.760 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.760    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.479ns  (logic 7.403ns (44.923%)  route 9.076ns (55.077%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=20, routed)          4.805     6.341    io_dip_IBUF[14]
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.465 r  io_led_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.421     6.886    io_led_OBUF[6]_inst_i_8_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.010    io_led_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.411 r  io_led_OBUF[6]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.411    io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.633 r  io_led_OBUF[14]_inst_i_21/O[0]
                         net (fo=2, routed)           0.825     8.458    io_led_OBUF[14]_inst_i_21_n_7
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.327     8.785 r  io_led_OBUF[10]_inst_i_12/O
                         net (fo=4, routed)           0.815     9.600    io_led_OBUF[10]_inst_i_12_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.326     9.926 r  io_led_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.324    10.250    io_led_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    10.860 r  io_led_OBUF[10]_inst_i_1/O[3]
                         net (fo=1, routed)           1.886    12.746    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.733    16.479 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.479    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.461ns  (logic 7.333ns (44.548%)  route 9.128ns (55.452%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=20, routed)          4.805     6.341    io_dip_IBUF[14]
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.465 r  io_led_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.421     6.886    io_led_OBUF[6]_inst_i_8_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.010    io_led_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.411 r  io_led_OBUF[6]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.411    io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.633 r  io_led_OBUF[14]_inst_i_21/O[0]
                         net (fo=2, routed)           0.825     8.458    io_led_OBUF[14]_inst_i_21_n_7
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.327     8.785 r  io_led_OBUF[10]_inst_i_12/O
                         net (fo=4, routed)           0.815     9.600    io_led_OBUF[10]_inst_i_12_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.326     9.926 r  io_led_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.324    10.250    io_led_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.797 r  io_led_OBUF[10]_inst_i_1/O[2]
                         net (fo=1, routed)           1.938    12.735    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.726    16.461 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.461    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.719ns  (logic 6.618ns (42.104%)  route 9.101ns (57.896%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=20, routed)          4.805     6.341    io_dip_IBUF[14]
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.465 r  io_led_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.421     6.886    io_led_OBUF[6]_inst_i_8_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.010    io_led_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.258 r  io_led_OBUF[6]_inst_i_3/O[3]
                         net (fo=3, routed)           0.980     8.237    io_led_OBUF[6]_inst_i_3_n_4
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.306     8.543 r  io_led_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.829     9.372    io_led_OBUF[10]_inst_i_19_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.496 r  io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.496    io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.923 r  io_led_OBUF[10]_inst_i_1/O[1]
                         net (fo=1, routed)           2.067    11.990    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.729    15.719 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.719    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.384ns  (logic 6.427ns (41.776%)  route 8.957ns (58.224%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=20, routed)          4.805     6.341    io_dip_IBUF[14]
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.465 r  io_led_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.421     6.886    io_led_OBUF[6]_inst_i_8_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.010    io_led_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.258 r  io_led_OBUF[6]_inst_i_3/O[3]
                         net (fo=3, routed)           0.980     8.237    io_led_OBUF[6]_inst_i_3_n_4
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.306     8.543 r  io_led_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.829     9.372    io_led_OBUF[10]_inst_i_19_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.496 r  io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.496    io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.748 r  io_led_OBUF[10]_inst_i_1/O[0]
                         net (fo=1, routed)           1.923    11.671    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.713    15.384 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.384    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.583ns  (logic 6.189ns (45.563%)  route 7.394ns (54.437%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=20, routed)          4.810     6.346    io_dip_IBUF[14]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124     6.470 r  io_led_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.470    io_led_OBUF[6]_inst_i_13_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.718 r  io_led_OBUF[6]_inst_i_3/O[2]
                         net (fo=6, routed)           0.833     7.551    io_led_OBUF[6]_inst_i_3_n_5
    SLICE_X60Y76         LUT4 (Prop_lut4_I1_O)        0.302     7.853 r  io_led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.853    io_led_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.108 r  io_led_OBUF[6]_inst_i_1/O[3]
                         net (fo=1, routed)           1.751     9.859    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.724    13.583 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.583    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.681ns (65.086%)  route 0.902ns (34.914%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=20, routed)          0.450     0.713    io_dip_IBUF[9]
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.758 r  io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.758    io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.828 r  io_led_OBUF[10]_inst_i_1/O[0]
                         net (fo=1, routed)           0.452     1.280    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.302     2.583 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.583    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.703ns (64.224%)  route 0.949ns (35.776%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=17, routed)          0.557     0.843    io_dip_IBUF[6]
    SLICE_X60Y76         LUT4 (Prop_lut4_I2_O)        0.045     0.888 r  io_led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.888    io_led_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.952 r  io_led_OBUF[6]_inst_i_1/O[3]
                         net (fo=1, routed)           0.392     1.344    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.308     2.652 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.652    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.711ns (64.456%)  route 0.943ns (35.544%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=19, routed)          0.537     0.829    io_dip_IBUF[7]
    SLICE_X60Y78         LUT6 (Prop_lut6_I3_O)        0.045     0.874 r  io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.874    io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.940 r  io_led_OBUF[14]_inst_i_1/O[1]
                         net (fo=1, routed)           0.407     1.346    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.308     2.654 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.654    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.790ns (67.224%)  route 0.873ns (32.776%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=20, routed)          0.450     0.713    io_dip_IBUF[9]
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.758 r  io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.758    io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.923 r  io_led_OBUF[10]_inst_i_1/O[3]
                         net (fo=1, routed)           0.423     1.346    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.316     2.663 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.663    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.678ns  (logic 1.836ns (68.576%)  route 0.842ns (31.424%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=20, routed)          0.450     0.713    io_dip_IBUF[9]
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.758 r  io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.758    io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.903 r  io_led_OBUF[10]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.903    io_led_OBUF[10]_inst_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.969 r  io_led_OBUF[14]_inst_i_1/O[2]
                         net (fo=1, routed)           0.392     1.361    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.317     2.678 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.678    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.766ns (65.854%)  route 0.916ns (34.145%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=20, routed)          0.450     0.713    io_dip_IBUF[9]
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.758 r  io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.758    io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.903 r  io_led_OBUF[10]_inst_i_1/O[2]
                         net (fo=1, routed)           0.466     1.369    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.313     2.682 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.682    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.826ns (68.031%)  route 0.858ns (31.969%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=20, routed)          0.450     0.713    io_dip_IBUF[9]
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.758 r  io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.758    io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.903 r  io_led_OBUF[10]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.903    io_led_OBUF[10]_inst_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.956 r  io_led_OBUF[14]_inst_i_1/O[0]
                         net (fo=1, routed)           0.408     1.364    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.319     2.684 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.684    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.725ns (64.205%)  route 0.962ns (35.795%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=20, routed)          0.450     0.713    io_dip_IBUF[9]
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.758 r  io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.758    io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.863 r  io_led_OBUF[10]_inst_i_1/O[1]
                         net (fo=1, routed)           0.512     1.375    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.311     2.686 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.686    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.816ns (63.217%)  route 1.056ns (36.783%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=20, routed)          0.450     0.713    io_dip_IBUF[9]
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.758 r  io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.758    io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.903 r  io_led_OBUF[10]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.903    io_led_OBUF[10]_inst_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     0.995 r  io_led_OBUF[14]_inst_i_1/O[3]
                         net (fo=1, routed)           0.606     1.602    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         1.270     2.872 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.872    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 4.654ns (54.324%)  route 3.913ns (45.676%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    dec_ctr/dctr_gen_0[1].dctr/CLK
    SLICE_X5Y6           FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.419     5.638 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/Q
                         net (fo=4, routed)           1.023     6.661    dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_1[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.296     6.957 r  dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.027     7.984    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.152     8.136 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.863     9.999    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.787    13.786 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.786    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.417ns  (logic 4.648ns (55.218%)  route 3.769ns (44.782%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    dec_ctr/dctr_gen_0[1].dctr/CLK
    SLICE_X5Y6           FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.419     5.638 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/Q
                         net (fo=4, routed)           1.023     6.661    dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_1[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.296     6.957 r  dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.028     7.985    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.152     8.137 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.718     9.856    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.781    13.636 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.636    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.182ns  (logic 4.407ns (53.858%)  route 3.775ns (46.142%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    dec_ctr/dctr_gen_0[1].dctr/CLK
    SLICE_X5Y6           FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.419     5.638 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/Q
                         net (fo=4, routed)           1.023     6.661    dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_1[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.296     6.957 r  dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.028     7.985    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.109 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.725     9.834    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    13.401 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.401    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.157ns  (logic 4.643ns (56.916%)  route 3.515ns (43.084%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.638 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.013     6.651    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_1[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.296     6.947 f  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     7.774    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.154     7.928 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.675     9.603    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.774    13.377 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.377    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 4.403ns (54.196%)  route 3.721ns (45.804%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    dec_ctr/dctr_gen_0[1].dctr/CLK
    SLICE_X5Y6           FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.419     5.638 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/Q
                         net (fo=4, routed)           1.023     6.661    dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_1[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.296     6.957 r  dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.027     7.984    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.780    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    13.344 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.344    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.408ns (55.691%)  route 3.507ns (44.309%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.638 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.013     6.651    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_1[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.296     6.947 f  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.831     7.779    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.124     7.903 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.565    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    13.134 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.134    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.407ns (55.688%)  route 3.507ns (44.312%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.638 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.013     6.651    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_1[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.296     6.947 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     7.774    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.898 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.565    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    13.133 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.133    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.382ns  (logic 4.509ns (61.076%)  route 2.874ns (38.924%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.638 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.010     6.649    seg/ctr/Q[0]
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.320     6.969 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.832    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.770    12.602 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.602    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 4.531ns (62.490%)  route 2.719ns (37.510%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.638 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.008     6.647    seg/ctr/Q[0]
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.322     6.969 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.711     8.680    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.790    12.469 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.469    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.297ns (61.521%)  route 2.687ns (38.479%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.638 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.010     6.649    seg/ctr/Q[0]
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.296     6.945 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.677     8.622    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    12.203 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.203    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.496ns (70.849%)  route 0.615ns (29.151%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    dec_ctr/dctr_gen_0[1].dctr/CLK
    SLICE_X5Y6           FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.678 f  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.144     1.822    dec_ctr/dctr_gen_0[1].dctr/M_seg_values[4]
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.867 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.154     2.021    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.045     2.066 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.317     2.383    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     3.648 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.648    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.499ns (69.807%)  route 0.648ns (30.193%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    dec_ctr/dctr_gen_0[1].dctr/CLK
    SLICE_X5Y6           FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.678 f  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.144     1.822    dec_ctr/dctr_gen_0[1].dctr/M_seg_values[4]
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.867 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.153     2.020    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.045     2.065 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.352     2.416    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.684 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.684    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.500ns (68.654%)  route 0.685ns (31.346%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X4Y5           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/Q
                         net (fo=4, routed)           0.138     1.816    dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_1[1]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.218     2.079    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.045     2.124 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.453    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.722 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.722    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.499ns (68.553%)  route 0.688ns (31.447%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X4Y5           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/Q
                         net (fo=4, routed)           0.138     1.816    dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_1[1]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.217     2.078    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.045     2.123 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.456    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.724 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.724    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.504ns (68.273%)  route 0.699ns (31.727%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.128     1.665 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=10, routed)          0.372     2.037    seg/ctr/Q[1]
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.099     2.136 r  seg/ctr/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.462    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.739 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.739    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.509ns (68.473%)  route 0.695ns (31.527%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.128     1.665 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=10, routed)          0.368     2.033    seg/ctr/Q[1]
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.099     2.132 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.458    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.282     3.740 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.740    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.575ns (70.618%)  route 0.655ns (29.382%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    dec_ctr/dctr_gen_0[1].dctr/CLK
    SLICE_X5Y6           FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.678 f  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.144     1.822    dec_ctr/dctr_gen_0[1].dctr/M_seg_values[4]
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.867 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.153     2.020    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.048     2.068 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.426    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         1.341     3.767 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.767    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.567ns (69.075%)  route 0.702ns (30.925%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X4Y5           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/Q
                         net (fo=4, routed)           0.138     1.816    dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_1[1]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  dec_ctr/dctr_gen_0[0].dctr/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.217     2.078    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.045     2.123 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.469    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.336     3.806 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.806    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.569ns (68.403%)  route 0.725ns (31.597%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.128     1.665 f  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=10, routed)          0.372     2.037    seg/ctr/Q[1]
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.102     2.139 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.352     2.492    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.339     3.831 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.831    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.581ns (68.803%)  route 0.717ns (31.197%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    dec_ctr/dctr_gen_0[1].dctr/CLK
    SLICE_X5Y6           FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.144     1.822    dec_ctr/dctr_gen_0[1].dctr/M_seg_values[4]
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.867 f  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.154     2.021    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.049     2.070 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.489    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         1.346     3.835 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.835    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.471ns  (logic 1.634ns (47.075%)  route 1.837ns (52.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.722    reset_cond/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.846 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625     3.471    reset_cond/M_reset_cond_in
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519     4.924    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.471ns  (logic 1.634ns (47.075%)  route 1.837ns (52.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.722    reset_cond/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.846 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625     3.471    reset_cond/M_reset_cond_in
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519     4.924    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.471ns  (logic 1.634ns (47.075%)  route 1.837ns (52.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.722    reset_cond/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.846 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625     3.471    reset_cond/M_reset_cond_in
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519     4.924    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.471ns  (logic 1.634ns (47.075%)  route 1.837ns (52.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.722    reset_cond/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.846 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625     3.471    reset_cond/M_reset_cond_in
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519     4.924    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.322ns (31.849%)  route 0.690ns (68.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.740    reset_cond/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.785 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     1.012    reset_cond/M_reset_cond_in
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.322ns (31.849%)  route 0.690ns (68.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.740    reset_cond/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.785 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     1.012    reset_cond/M_reset_cond_in
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.322ns (31.849%)  route 0.690ns (68.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.740    reset_cond/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.785 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     1.012    reset_cond/M_reset_cond_in
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.322ns (31.849%)  route 0.690ns (68.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.740    reset_cond/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.785 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     1.012    reset_cond/M_reset_cond_in
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    reset_cond/CLK
    SLICE_X0Y3           FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





