# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Tutorial_1.srcs/sources_1/bd/VGA_source_bd/ipshared/85a3" \
"../../../../Tutorial_1.ip_user_files/bd/VGA_source_bd/ip/VGA_source_bd_clk_wiz_0/VGA_source_bd_clk_wiz_0_clk_wiz.v" \
"../../../../Tutorial_1.ip_user_files/bd/VGA_source_bd/ip/VGA_source_bd_clk_wiz_0/VGA_source_bd_clk_wiz_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
