Vivado Simulator 2016.2
Time resolution is 1 ps
Block Memory Generator module testbench.my_project.vga_example_inst.my_framebuffer.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
If simulation ends before the testbench
completes, use the menu option to run all.
Prepare to wait a long time...
