***** THE INFORMATION FOR NODES MATCHED BETWEEN SCHEMATIC AND LAYOUT *****
SCHMATIC NODE NAME      LAYOUT NODE NAME
O_CLK                   O_CLK
T_I8_I34_OUT0           35
D_CLK                   D_CLK
T_I33_OUT1              39
T_I1_I4_I0_OUT0         2
I0_A0                   11
T_I0_I0_OUT1            3
I0_A1                   13
T_I0_I1_OUT1            7
T_I1_I10_I1_OUT0        24
C1                      C1
T_I4_I4_OUT0            20
I0_A2                   9
C2                      C2
T_I1_I10_I0_OUT0        23
T_I1_I11_OUT0           48
T_I1_I4_OUT0            4
T_I1_I10_OUT0           5
I1_OUT0                 27
T_I2_I34_OUT0           6
I2_OUT0                 16
T_I3_I34_OUT0           28
I0_A2B                  8
I3_OUT0                 30
T_I5_I34_OUT0           31
I5_OUT0                 32
T_I1_I4_I1_OUT0         21
C0                      C0
T_I6_I34_OUT0           33
I6_OUT0                 34
T_I4_I0_OUT0            38
T_I4_I3_OUT0            19
I4_OUT0                 41
T_I0_I0_I2_NNG          26
CLK                     CLK
T_I0_I1_I2_NNG          29
T_I0_I2_I2_NNG          37
T_I33_I2_NNG            42
T_I0_I0_I3_PNG          12
T_I0_I1_I3_PNG          14
T_I0_I2_I3_PNG          15
T_I33_I3_PNG            18
GND                     GND
VDD                     VDD

***** THE INFORMATION FOR DEVICES MATCHED BETWEEN SCHEMATIC AND LAYOUT *****
 Dev1 INV   O_CLK T_I8_I34_OUT0
:Dev1 INV   O_CLK(O_CLK) T_I8_I34_OUT0(35)
 Dev2 INV   D_CLK T_I33_OUT1
:Dev2 INV   D_CLK(D_CLK) T_I33_OUT1(39)
 Dev3 INV   I0_A0 T_I0_I0_OUT1
:Dev4 INV   I0_A0(11) T_I0_I0_OUT1(3)
 Dev4 INV   I0_A1 T_I0_I1_OUT1
:Dev5 INV   I0_A1(13) T_I0_I1_OUT1(7)
 Dev5 INV   I0_A2 I0_A2B
:Dev17 INV   I0_A2(9) I0_A2B(8)
 Dev6 INV   T_I1_I10_I0_OUT0 I0_A1
:Dev8 INV   T_I1_I10_I0_OUT0(23) I0_A1(13)
 Dev7 INV   T_I1_I10_I1_OUT0 C1
:Dev6 INV   T_I1_I10_I1_OUT0(24) C1(C1)
 Dev8 NAND   T_I1_I11_OUT0 T_I1_I10_OUT0, T_I1_I4_OUT0
:Dev9 NAND   T_I1_I11_OUT0(48) T_I1_I4_OUT0(4), T_I1_I10_OUT0(5)
 Dev9 INV   I1_OUT0 T_I1_I11_OUT0
:Dev10 INV   I1_OUT0(27) T_I1_I11_OUT0(48)
 Dev10 INV   T_I1_I4_I0_OUT0 I0_A0
:Dev3 INV   T_I1_I4_I0_OUT0(2) I0_A0(11)
 Dev11 INV   T_I1_I4_I1_OUT0 C0
:Dev18 INV   T_I1_I4_I1_OUT0(21) C0(C0)
 Dev12 INV   T_I2_I34_OUT0 I1_OUT0
:Dev11 INV   T_I2_I34_OUT0(6) I1_OUT0(27)
 Dev13 INV   I2_OUT0 T_I2_I34_OUT0
:Dev12 INV   I2_OUT0(16) T_I2_I34_OUT0(6)
 Dev14 NAND   I4_OUT0 T_I4_I3_OUT0, T_I4_I4_OUT0
:Dev24 NAND   I4_OUT0(41) T_I4_I3_OUT0(19), T_I4_I4_OUT0(20)
 Dev15 INV   T_I3_I34_OUT0 I0_A2B
:Dev13 INV   T_I3_I34_OUT0(28) I0_A2B(8)
 Dev16 INV   I3_OUT0 T_I3_I34_OUT0
:Dev14 INV   I3_OUT0(30) T_I3_I34_OUT0(28)
 Dev17 INV   T_I4_I0_OUT0 C2
:Dev22 INV   T_I4_I0_OUT0(38) C2(C2)
 Dev18 NAND   T_I4_I3_OUT0 I0_A2B, T_I4_I0_OUT0
:Dev23 NAND   T_I4_I3_OUT0(19) T_I4_I0_OUT0(38), I0_A2B(8)
 Dev19 NAND   T_I4_I4_OUT0 C2, I0_A2
:Dev7 NAND   T_I4_I4_OUT0(20) I0_A2(9), C2(C2)
 Dev20 INV   T_I5_I34_OUT0 I3_OUT0
:Dev15 INV   T_I5_I34_OUT0(31) I3_OUT0(30)
 Dev21 INV   I5_OUT0 T_I5_I34_OUT0
:Dev16 INV   I5_OUT0(32) T_I5_I34_OUT0(31)
 Dev22 INV   T_I6_I34_OUT0 I5_OUT0
:Dev19 INV   T_I6_I34_OUT0(33) I5_OUT0(32)
 Dev23 INV   I6_OUT0 T_I6_I34_OUT0
:Dev20 INV   I6_OUT0(34) T_I6_I34_OUT0(33)
 Dev24 INV   T_I8_I34_OUT0 I6_OUT0
:Dev21 INV   T_I8_I34_OUT0(35) I6_OUT0(34)
 Dev25 SUP   T_I0_I0_I2_NNG CLK, T_I0_I0_OUT1
:Dev25 SUP   T_I0_I0_I2_NNG(26) CLK(CLK), T_I0_I0_OUT1(3)
 Dev26 SDW   T_I0_I0_I3_PNG T_I0_I0_I2_NNG, CLK
:Dev30 SDW   T_I0_I0_I3_PNG(12) T_I0_I0_I2_NNG(26), CLK(CLK)
 Dev27 SDW   T_I0_I0_OUT1 CLK, T_I0_I0_I3_PNG
:Dev29 SDW   T_I0_I0_OUT1(3) CLK(CLK), T_I0_I0_I3_PNG(12)
 Dev28 SUP   T_I0_I1_I2_NNG T_I0_I0_OUT1, T_I0_I1_OUT1
:Dev26 SUP   T_I0_I1_I2_NNG(29) T_I0_I0_OUT1(3), T_I0_I1_OUT1(7)
 Dev29 SDW   T_I0_I1_I3_PNG T_I0_I1_I2_NNG, T_I0_I0_OUT1
:Dev32 SDW   T_I0_I1_I3_PNG(14) T_I0_I1_I2_NNG(29), T_I0_I0_OUT1(3)
 Dev30 SDW   T_I0_I1_OUT1 T_I0_I0_OUT1, T_I0_I1_I3_PNG
:Dev31 SDW   T_I0_I1_OUT1(7) T_I0_I0_OUT1(3), T_I0_I1_I3_PNG(14)
 Dev31 SUP   T_I0_I2_I2_NNG T_I0_I1_OUT1, I0_A2B
:Dev27 SUP   T_I0_I2_I2_NNG(37) T_I0_I1_OUT1(7), I0_A2B(8)
 Dev32 SDW   T_I0_I2_I3_PNG T_I0_I2_I2_NNG, T_I0_I1_OUT1
:Dev34 SDW   T_I0_I2_I3_PNG(15) T_I0_I2_I2_NNG(37), T_I0_I1_OUT1(7)
 Dev33 SDW   I0_A2B T_I0_I1_OUT1, T_I0_I2_I3_PNG
:Dev33 SDW   I0_A2B(8) T_I0_I1_OUT1(7), T_I0_I2_I3_PNG(15)
 Dev34 SUP   T_I33_I2_NNG I2_OUT0, I4_OUT0
:Dev28 SUP   T_I33_I2_NNG(42) I2_OUT0(16), I4_OUT0(41)
 Dev35 SDW   T_I33_I3_PNG T_I33_I2_NNG, I2_OUT0
:Dev36 SDW   T_I33_I3_PNG(18) T_I33_I2_NNG(42), I2_OUT0(16)
 Dev36 SDW   T_I33_OUT1 I2_OUT0, T_I33_I3_PNG
:Dev35 SDW   T_I33_OUT1(39) I2_OUT0(16), T_I33_I3_PNG(18)
 Dev37 MOS PMOS MT_I33_I3 T_I33_I3_PNG, T_I33_OUT1, VDD
:Dev49 MOS PMOS MT_I33_I3 T_I33_I3_PNG(18), T_I33_OUT1(39), VDD(VDD)
 Dev38 MOS NMOS MT_I33_I19 I4_OUT0, GND, T_I33_I2_NNG
:Dev37 MOS NMOS MT_I33_I19 I4_OUT0(41), GND(GND), T_I33_I2_NNG(42)
 Dev39 MOS PMOS MT_I33_I16 I2_OUT0, T_I33_I3_PNG, VDD
:Dev47 MOS PMOS MT_I33_I16 I2_OUT0(16), T_I33_I3_PNG(18), VDD(VDD)
 Dev40 MOS NMOS MT_I1_I4_I4_I14 I0_A0, T_I1_I4_OUT0, C0
:Dev44 MOS NMOS MT_I1_I4_I4_I14 I0_A0(11), C0(C0), T_I1_I4_OUT0(4)
 Dev41 MOS PMOS MT_I1_I4_I4_I13 T_I1_I4_I0_OUT0, C0, T_I1_I4_OUT0
:Dev46 MOS PMOS MT_I1_I4_I4_I13 T_I1_I4_I0_OUT0(2), C0(C0), T_I1_I4_OUT0(4)
 Dev42 MOS NMOS MT_I1_I4_I2_I14 T_I1_I4_I0_OUT0, T_I1_I4_OUT0, T_I1_I4_I1_OUT0
:Dev45 MOS NMOS MT_I1_I4_I2_I14 T_I1_I4_I0_OUT0(2), T_I1_I4_I1_OUT0(21), T_I1_I4_OUT0(4)
 Dev43 MOS PMOS MT_I1_I4_I2_I13 I0_A0, T_I1_I4_I1_OUT0, T_I1_I4_OUT0
:Dev48 MOS PMOS MT_I1_I4_I2_I13 I0_A0(11), T_I1_I4_I1_OUT0(21), T_I1_I4_OUT0(4)
 Dev44 MOS NMOS MT_I1_I10_I4_I14 I0_A1, T_I1_I10_OUT0, C1
:Dev42 MOS NMOS MT_I1_I10_I4_I14 I0_A1(13), C1(C1), T_I1_I10_OUT0(5)
 Dev45 MOS PMOS MT_I1_I10_I4_I13 T_I1_I10_I0_OUT0, C1, T_I1_I10_OUT0
:Dev55 MOS PMOS MT_I1_I10_I4_I13 T_I1_I10_I0_OUT0(23), C1(C1), T_I1_I10_OUT0(5)
 Dev46 MOS NMOS MT_I1_I10_I2_I14 T_I1_I10_I0_OUT0, T_I1_I10_OUT0, T_I1_I10_I1_OUT0
:Dev43 MOS NMOS MT_I1_I10_I2_I14 T_I1_I10_I0_OUT0(23), T_I1_I10_I1_OUT0(24), T_I1_I10_OUT0(5)
 Dev47 MOS PMOS MT_I1_I10_I2_I13 I0_A1, T_I1_I10_I1_OUT0, T_I1_I10_OUT0
:Dev56 MOS PMOS MT_I1_I10_I2_I13 I0_A1(13), T_I1_I10_I1_OUT0(24), T_I1_I10_OUT0(5)
 Dev48 MOS PMOS MT_I0_I2_I3 T_I0_I2_I3_PNG, I0_A2B, VDD
:Dev51 MOS PMOS MT_I0_I2_I3 T_I0_I2_I3_PNG(15), I0_A2B(8), VDD(VDD)
 Dev49 MOS NMOS MT_I0_I2_I19 I0_A2B, GND, T_I0_I2_I2_NNG
:Dev38 MOS NMOS MT_I0_I2_I19 I0_A2B(8), GND(GND), T_I0_I2_I2_NNG(37)
 Dev50 MOS PMOS MT_I0_I2_I16 T_I0_I1_OUT1, T_I0_I2_I3_PNG, VDD
:Dev50 MOS PMOS MT_I0_I2_I16 T_I0_I1_OUT1(7), T_I0_I2_I3_PNG(15), VDD(VDD)
 Dev51 MOS PMOS MT_I0_I1_I3 T_I0_I1_I3_PNG, T_I0_I1_OUT1, VDD
:Dev54 MOS PMOS MT_I0_I1_I3 T_I0_I1_I3_PNG(14), T_I0_I1_OUT1(7), VDD(VDD)
 Dev52 MOS NMOS MT_I0_I1_I19 T_I0_I1_OUT1, GND, T_I0_I1_I2_NNG
:Dev40 MOS NMOS MT_I0_I1_I19 T_I0_I1_OUT1(7), GND(GND), T_I0_I1_I2_NNG(29)
 Dev53 MOS PMOS MT_I0_I1_I16 T_I0_I0_OUT1, T_I0_I1_I3_PNG, VDD
:Dev52 MOS PMOS MT_I0_I1_I16 T_I0_I0_OUT1(3), T_I0_I1_I3_PNG(14), VDD(VDD)
 Dev54 MOS PMOS MT_I0_I0_I3 T_I0_I0_I3_PNG, T_I0_I0_OUT1, VDD
:Dev53 MOS PMOS MT_I0_I0_I3 T_I0_I0_I3_PNG(12), T_I0_I0_OUT1(3), VDD(VDD)
 Dev55 MOS NMOS MT_I0_I0_I19 T_I0_I0_OUT1, GND, T_I0_I0_I2_NNG
:Dev41 MOS NMOS MT_I0_I0_I19 T_I0_I0_OUT1(3), GND(GND), T_I0_I0_I2_NNG(26)
 Dev56 MOS PMOS MT_I0_I0_I16 CLK, T_I0_I0_I3_PNG, VDD
:Dev39 MOS PMOS MT_I0_I0_I16 CLK(CLK), T_I0_I0_I3_PNG(12), VDD(VDD)
