// Seed: 3246928726
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd83
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  bit  id_5;
  wire id_6;
  ;
  always @(-1 or -1) begin : LABEL_0
    id_5 = id_4[-1];
  end
  assign id_5 = (id_2);
  logic [-1 : -1] id_7;
  ;
  logic [id_1 : 1] id_8;
endmodule
