# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab1 {C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux2x1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:19 on Nov 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab1" C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:26:19 on Nov 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab4 {C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:19 on Nov 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab4" C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 21:26:19 on Nov 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux4x1_testbench
# vsim work.mux4x1_testbench 
# Start time: 21:26:25 on Nov 16,2020
# Loading sv_std.std
# Loading work.mux4x1_testbench
# Loading work.mux4x1
# Loading work.mux2x1
add wave -position end  sim:/mux4x1_testbench/in
add wave -position end  sim:/mux4x1_testbench/out
add wave -position end  sim:/mux4x1_testbench/selector
run -all
# ** Note: $stop    : C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv(25)
#    Time: 200 ns  Iteration: 0  Instance: /mux4x1_testbench
# Break in Module mux4x1_testbench at C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv line 25
# End time: 21:27:21 on Nov 16,2020, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
