-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\test_switching_states_6Phase_without_delays\hdlsrc\test_switching_states_6Phase_without_delays\test_swithcing_states_6Phase_without_delays_dut.vhd
-- Created: 2022-10-14 16:22:08
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: test_swithcing_states_6Phase_without_delays_dut
-- Source Path: test_swithcing_states_6Phase_without_delays/test_swithcing_states_6Phase_without_delays_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY test_swithcing_states_6Phase_without_delays_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        I                                 :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
        valid_in                          :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        HB1T                              :   OUT   std_logic;  -- ufix1
        HB1B                              :   OUT   std_logic;  -- ufix1
        HB2T                              :   OUT   std_logic;  -- ufix1
        HB2B                              :   OUT   std_logic;  -- ufix1
        HB3T                              :   OUT   std_logic;  -- ufix1
        HB3B                              :   OUT   std_logic;  -- ufix1
        HB4T                              :   OUT   std_logic;  -- ufix1
        HB4B                              :   OUT   std_logic;  -- ufix1
        HB5T                              :   OUT   std_logic;  -- ufix1
        HB5B                              :   OUT   std_logic;  -- ufix1
        HB6T                              :   OUT   std_logic;  -- ufix1
        HB6B                              :   OUT   std_logic;  -- ufix1
        done                              :   OUT   std_logic  -- ufix1
        );
END test_swithcing_states_6Phase_without_delays_dut;


ARCHITECTURE rtl OF test_swithcing_states_6Phase_without_delays_dut IS

  -- Component Declarations
  COMPONENT test_swithcing_states_6Phase_without_delays_src_HDL_DUT2
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          I                               :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          valid_in                        :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          HB1T                            :   OUT   std_logic;  -- ufix1
          HB1B                            :   OUT   std_logic;  -- ufix1
          HB2T                            :   OUT   std_logic;  -- ufix1
          HB2B                            :   OUT   std_logic;  -- ufix1
          HB3T                            :   OUT   std_logic;  -- ufix1
          HB3B                            :   OUT   std_logic;  -- ufix1
          HB4T                            :   OUT   std_logic;  -- ufix1
          HB4B                            :   OUT   std_logic;  -- ufix1
          HB5T                            :   OUT   std_logic;  -- ufix1
          HB5B                            :   OUT   std_logic;  -- ufix1
          HB6T                            :   OUT   std_logic;  -- ufix1
          HB6B                            :   OUT   std_logic;  -- ufix1
          done                            :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : test_swithcing_states_6Phase_without_delays_src_HDL_DUT2
    USE ENTITY work.test_swithcing_states_6Phase_without_delays_src_HDL_DUT2(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL valid_in_sig                     : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL HB1T_sig                         : std_logic;  -- ufix1
  SIGNAL HB1B_sig                         : std_logic;  -- ufix1
  SIGNAL HB2T_sig                         : std_logic;  -- ufix1
  SIGNAL HB2B_sig                         : std_logic;  -- ufix1
  SIGNAL HB3T_sig                         : std_logic;  -- ufix1
  SIGNAL HB3B_sig                         : std_logic;  -- ufix1
  SIGNAL HB4T_sig                         : std_logic;  -- ufix1
  SIGNAL HB4B_sig                         : std_logic;  -- ufix1
  SIGNAL HB5T_sig                         : std_logic;  -- ufix1
  SIGNAL HB5B_sig                         : std_logic;  -- ufix1
  SIGNAL HB6T_sig                         : std_logic;  -- ufix1
  SIGNAL HB6B_sig                         : std_logic;  -- ufix1
  SIGNAL done_sig                         : std_logic;  -- ufix1

BEGIN
  u_test_swithcing_states_6Phase_without_delays_src_HDL_DUT2 : test_swithcing_states_6Phase_without_delays_src_HDL_DUT2
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              I => I,  -- sfix32
              valid_in => valid_in_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              HB1T => HB1T_sig,  -- ufix1
              HB1B => HB1B_sig,  -- ufix1
              HB2T => HB2T_sig,  -- ufix1
              HB2B => HB2B_sig,  -- ufix1
              HB3T => HB3T_sig,  -- ufix1
              HB3B => HB3B_sig,  -- ufix1
              HB4T => HB4T_sig,  -- ufix1
              HB4B => HB4B_sig,  -- ufix1
              HB5T => HB5T_sig,  -- ufix1
              HB5B => HB5B_sig,  -- ufix1
              HB6T => HB6T_sig,  -- ufix1
              HB6B => HB6B_sig,  -- ufix1
              done => done_sig  -- ufix1
              );

  valid_in_sig <= valid_in;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  HB1T <= HB1T_sig;

  HB1B <= HB1B_sig;

  HB2T <= HB2T_sig;

  HB2B <= HB2B_sig;

  HB3T <= HB3T_sig;

  HB3B <= HB3B_sig;

  HB4T <= HB4T_sig;

  HB4B <= HB4B_sig;

  HB5T <= HB5T_sig;

  HB5B <= HB5B_sig;

  HB6T <= HB6T_sig;

  HB6B <= HB6B_sig;

  done <= done_sig;

END rtl;

