// Seed: 3454313417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wand id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_1,
      id_6,
      id_4,
      id_6,
      id_2,
      id_1,
      id_3,
      id_5
  );
  parameter id_10 = 1;
  assign id_1 = id_10;
  assign id_6 = -1 ? -1 << -1 : 1;
  assign id_9[id_10 :-1==1'b0] = 1 ^ 1;
endmodule
