<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_cordic_0_1_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_cordic_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mult_gen_0_1_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_mult_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_1_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_blk_mem_gen_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DSP_reset_0_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DSP_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DSP_reg_read_0_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DSP_reg_read_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mult_gen_1_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_mult_gen_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DAC_FIFO_0_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DAC_FIFO_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_generator_0_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_fifo_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_UIF_SerialSlave_0_1_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_UIF_SerialSlave_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_generator_0_2_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_fifo_generator_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_UIF_AXI_0_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_UIF_AXI_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_3_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_UIF_SerialSlave_0_2_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_UIF_SerialSlave_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_cordic_0_1_synth_1"/>
		<Parent Id="design_1_mult_gen_0_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_0_synth_1"/>
		<Parent Id="design_1_DSP_reset_0_0_synth_1"/>
		<Parent Id="design_1_DSP_reg_read_0_0_synth_1"/>
		<Parent Id="design_1_mult_gen_1_0_synth_1"/>
		<Parent Id="design_1_DAC_FIFO_0_0_synth_1"/>
		<Parent Id="design_1_fifo_generator_0_0_synth_1"/>
		<Parent Id="design_1_UIF_SerialSlave_0_1_synth_1"/>
		<Parent Id="design_1_fifo_generator_0_2_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_UIF_AXI_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_UIF_SerialSlave_0_2_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

