ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hw_i2c1.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/hw_i2c1.c"
  18              		.section	.text.i2c1_reset_periph,"ax",%progbits
  19              		.align	1
  20              		.global	i2c1_reset_periph
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	i2c1_reset_periph:
  26              	.LFB66:
   1:Core/Src/hw_i2c1.c **** /* Includes ------------------------------------------------------------------*/
   2:Core/Src/hw_i2c1.c **** #include "hw_i2c1.h"
   3:Core/Src/hw_i2c1.c **** 
   4:Core/Src/hw_i2c1.c **** /* interrupt vars */
   5:Core/Src/hw_i2c1.c **** static volatile uint8_t idx;
   6:Core/Src/hw_i2c1.c **** static volatile I2C1_EVT last_event;
   7:Core/Src/hw_i2c1.c **** static volatile I2C1_ERR last_error;
   8:Core/Src/hw_i2c1.c **** 
   9:Core/Src/hw_i2c1.c **** /* GPIO handlers */
  10:Core/Src/hw_i2c1.c **** static stmgpio_t i2c1_scl;
  11:Core/Src/hw_i2c1.c **** static stmgpio_t i2c1_sda;
  12:Core/Src/hw_i2c1.c **** 
  13:Core/Src/hw_i2c1.c **** /* interrupt callbacks */
  14:Core/Src/hw_i2c1.c **** static void (*i2c1_evt_callback)(void);
  15:Core/Src/hw_i2c1.c **** static void (*i2c1_err_callback)(void);
  16:Core/Src/hw_i2c1.c **** 
  17:Core/Src/hw_i2c1.c **** /* */
  18:Core/Src/hw_i2c1.c **** I2C1_EVT EVT_LIST[] = {
  19:Core/Src/hw_i2c1.c ****     I2C1_EVT_SB,
  20:Core/Src/hw_i2c1.c ****     I2C1_EVT_ADDR,
  21:Core/Src/hw_i2c1.c ****     I2C1_EVT_ADD10,
  22:Core/Src/hw_i2c1.c ****     I2C1_EVT_BTF,
  23:Core/Src/hw_i2c1.c ****     I2C1_EVT_TxE,
  24:Core/Src/hw_i2c1.c ****     I2C1_EVT_RxNE};
  25:Core/Src/hw_i2c1.c **** 
  26:Core/Src/hw_i2c1.c **** /* */
  27:Core/Src/hw_i2c1.c **** I2C1_ERR ERR_LIST[] = {
  28:Core/Src/hw_i2c1.c ****     I2C1_ERR_BERR,
  29:Core/Src/hw_i2c1.c ****     I2C1_ERR_ARLO,
  30:Core/Src/hw_i2c1.c ****     I2C1_ERR_AF,
  31:Core/Src/hw_i2c1.c ****     I2C1_ERR_OVR,
  32:Core/Src/hw_i2c1.c ****     I2C1_ERR_PECERR,
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 2


  33:Core/Src/hw_i2c1.c ****     I2C1_ERR_TIMEOUT,
  34:Core/Src/hw_i2c1.c ****     I2C1_ERR_SMBALERT};
  35:Core/Src/hw_i2c1.c **** 
  36:Core/Src/hw_i2c1.c **** int i2c1_init(void)
  37:Core/Src/hw_i2c1.c **** {
  38:Core/Src/hw_i2c1.c ****   /* register interrupt handlers */
  39:Core/Src/hw_i2c1.c ****   NVIC_SetPriority(I2C1_EV_IRQn, I2C1_EV_IRQ_PRIORITY);
  40:Core/Src/hw_i2c1.c ****   NVIC_EnableIRQ(I2C1_EV_IRQn);
  41:Core/Src/hw_i2c1.c ****   NVIC_SetPriority(I2C1_ER_IRQn, I2C1_ER_IRQ_PRIORITY);
  42:Core/Src/hw_i2c1.c ****   NVIC_EnableIRQ(I2C1_ER_IRQn);
  43:Core/Src/hw_i2c1.c **** 
  44:Core/Src/hw_i2c1.c ****   /* Enable the I2C1 clock */
  45:Core/Src/hw_i2c1.c ****   RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
  46:Core/Src/hw_i2c1.c **** 
  47:Core/Src/hw_i2c1.c ****   /* USING PB8 and PB9, so enable port B clock if not already */
  48:Core/Src/hw_i2c1.c ****   RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
  49:Core/Src/hw_i2c1.c **** 
  50:Core/Src/hw_i2c1.c ****   /* Setup the GPIO pins */
  51:Core/Src/hw_i2c1.c ****   i2c1_scl.port = I2C_SCL_PORT;
  52:Core/Src/hw_i2c1.c ****   i2c1_scl.pin = I2C_SCL_PIN;
  53:Core/Src/hw_i2c1.c ****   i2c1_scl.cfg = OUT_ALT_OPENDRAIN;
  54:Core/Src/hw_i2c1.c ****   i2c1_scl.dir = OUTPUT_10MHZ;
  55:Core/Src/hw_i2c1.c ****   i2c1_scl.pull = PULLUP;
  56:Core/Src/hw_i2c1.c ****   ASSERT_INT(stmgpio_setup(&i2c1_scl));
  57:Core/Src/hw_i2c1.c **** 
  58:Core/Src/hw_i2c1.c ****   i2c1_sda.port = I2C_SDA_PORT;
  59:Core/Src/hw_i2c1.c ****   i2c1_sda.pin = I2C_SDA_PIN;
  60:Core/Src/hw_i2c1.c ****   i2c1_sda.cfg = OUT_ALT_OPENDRAIN;
  61:Core/Src/hw_i2c1.c ****   i2c1_sda.dir = OUTPUT_10MHZ;
  62:Core/Src/hw_i2c1.c ****   i2c1_sda.pull = PULLUP;
  63:Core/Src/hw_i2c1.c ****   ASSERT_INT(stmgpio_setup(&i2c1_sda));
  64:Core/Src/hw_i2c1.c **** 
  65:Core/Src/hw_i2c1.c ****   /* Set the pin remap for i2c1 */
  66:Core/Src/hw_i2c1.c ****   AFIO->MAPR |= AFIO_MAPR_I2C1_REMAP;
  67:Core/Src/hw_i2c1.c **** 
  68:Core/Src/hw_i2c1.c ****   /* Disable i2c1 peripheral to apply settings */
  69:Core/Src/hw_i2c1.c ****   I2C1->CR1 &= ~I2C_CR1_PE;
  70:Core/Src/hw_i2c1.c **** 
  71:Core/Src/hw_i2c1.c ****   /* Enable clock stretching */
  72:Core/Src/hw_i2c1.c ****   I2C1->CR1 &= ~I2C_CR1_NOSTRETCH;
  73:Core/Src/hw_i2c1.c **** 
  74:Core/Src/hw_i2c1.c ****   /* Disable general call */
  75:Core/Src/hw_i2c1.c ****   I2C1->CR1 &= ~I2C_CR1_ENGC;
  76:Core/Src/hw_i2c1.c **** 
  77:Core/Src/hw_i2c1.c ****   /* Disable SMBUS. Using I2C */
  78:Core/Src/hw_i2c1.c ****   I2C1->CR1 &= ~I2C_CR1_SMBUS;
  79:Core/Src/hw_i2c1.c **** 
  80:Core/Src/hw_i2c1.c ****   /* Disable DMA */
  81:Core/Src/hw_i2c1.c ****   I2C1->CR2 &= ~I2C_CR2_DMAEN;
  82:Core/Src/hw_i2c1.c **** 
  83:Core/Src/hw_i2c1.c ****   /* Enable TX buffer interrupt */
  84:Core/Src/hw_i2c1.c ****   I2C1->CR2 |= I2C_CR2_ITBUFEN;
  85:Core/Src/hw_i2c1.c **** 
  86:Core/Src/hw_i2c1.c ****   /* Enable event interrupt */
  87:Core/Src/hw_i2c1.c ****   I2C1->CR2 |= I2C_CR2_ITEVTEN;
  88:Core/Src/hw_i2c1.c **** 
  89:Core/Src/hw_i2c1.c ****   /* Enable error interrupt */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 3


  90:Core/Src/hw_i2c1.c ****   I2C1->CR2 |= I2C_CR2_ITERREN;
  91:Core/Src/hw_i2c1.c **** 
  92:Core/Src/hw_i2c1.c ****   /* Inform of APB bus frequency */
  93:Core/Src/hw_i2c1.c ****   I2C1->CR2 &= ~I2C_CR2_FREQ;
  94:Core/Src/hw_i2c1.c ****   I2C1->CR2 |= APB_BUS_FREQ_MHZ;
  95:Core/Src/hw_i2c1.c **** 
  96:Core/Src/hw_i2c1.c ****   /* Set to standard mode */
  97:Core/Src/hw_i2c1.c ****   I2C1->CCR &= ~I2C_CCR_FS;
  98:Core/Src/hw_i2c1.c **** 
  99:Core/Src/hw_i2c1.c ****   /* Set clock for 100kHz */
 100:Core/Src/hw_i2c1.c ****   I2C1->CCR &= ~I2C_CCR_CCR;
 101:Core/Src/hw_i2c1.c ****   I2C1->CCR |= 250;
 102:Core/Src/hw_i2c1.c **** 
 103:Core/Src/hw_i2c1.c ****   /* Set rise time for 1000ns */
 104:Core/Src/hw_i2c1.c ****   I2C1->TRISE &= ~I2C_TRISE_TRISE;
 105:Core/Src/hw_i2c1.c ****   I2C1->TRISE |= 50;
 106:Core/Src/hw_i2c1.c **** 
 107:Core/Src/hw_i2c1.c ****   /* Enable i2c1 peripheral */
 108:Core/Src/hw_i2c1.c ****   I2C1->CR1 |= I2C_CR1_PE;
 109:Core/Src/hw_i2c1.c **** 
 110:Core/Src/hw_i2c1.c ****   /* Trigger reset before first usage */
 111:Core/Src/hw_i2c1.c ****   i2c1_reset_periph();
 112:Core/Src/hw_i2c1.c **** 
 113:Core/Src/hw_i2c1.c ****   /* hooray */
 114:Core/Src/hw_i2c1.c ****   // dbg_log(DBG_TYPE_SUCCESS, DBG_CODE_INIT, DBG_LIB_NAME, sizeof(DBG_LIB_NAME));
 115:Core/Src/hw_i2c1.c ****   return EXIT_SUCCESS;
 116:Core/Src/hw_i2c1.c **** }
 117:Core/Src/hw_i2c1.c **** 
 118:Core/Src/hw_i2c1.c **** void i2c1_reset_periph(void)
 119:Core/Src/hw_i2c1.c **** {
  27              		.loc 1 119 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 120:Core/Src/hw_i2c1.c ****   I2C1->CR1 |= I2C_CR1_SWRST;
  32              		.loc 1 120 3 view .LVU1
  33              		.loc 1 120 7 is_stmt 0 view .LVU2
  34 0000 044B     		ldr	r3, .L2
  35 0002 1A68     		ldr	r2, [r3]
  36              		.loc 1 120 13 view .LVU3
  37 0004 42F40042 		orr	r2, r2, #32768
  38 0008 1A60     		str	r2, [r3]
 121:Core/Src/hw_i2c1.c ****   // make sure the I2C lines are released and the bus is free
 122:Core/Src/hw_i2c1.c ****   I2C1->CR1 &= ~I2C_CR1_SWRST;
  39              		.loc 1 122 3 is_stmt 1 view .LVU4
  40              		.loc 1 122 7 is_stmt 0 view .LVU5
  41 000a 1A68     		ldr	r2, [r3]
  42              		.loc 1 122 13 view .LVU6
  43 000c 22F40042 		bic	r2, r2, #32768
  44 0010 1A60     		str	r2, [r3]
 123:Core/Src/hw_i2c1.c **** }
  45              		.loc 1 123 1 view .LVU7
  46 0012 7047     		bx	lr
  47              	.L3:
  48              		.align	2
  49              	.L2:
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 4


  50 0014 00540040 		.word	1073763328
  51              		.cfi_endproc
  52              	.LFE66:
  54              		.section	.text.i2c1_init,"ax",%progbits
  55              		.align	1
  56              		.global	i2c1_init
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
  61              	i2c1_init:
  62              	.LFB65:
  37:Core/Src/hw_i2c1.c ****   /* register interrupt handlers */
  63              		.loc 1 37 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67 0000 10B5     		push	{r4, lr}
  68              		.cfi_def_cfa_offset 8
  69              		.cfi_offset 4, -8
  70              		.cfi_offset 14, -4
  39:Core/Src/hw_i2c1.c ****   NVIC_EnableIRQ(I2C1_EV_IRQn);
  71              		.loc 1 39 3 view .LVU9
  72              	.LVL0:
  73              	.LBB10:
  74              	.LBI10:
  75              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 5


  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 6


  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 7


 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 8


 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 9


 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 10


 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 11


 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 12


 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 13


 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 14


 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 15


 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 16


 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 17


 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 18


 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 19


 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 20


 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 21


 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 22


1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 23


1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 24


1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 25


1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 26


1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 27


1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 28


1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 29


1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 30


1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 31


1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 32


1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 33


1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
  76              		.loc 2 1639 22 view .LVU10
  77              	.LBB11:
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  78              		.loc 2 1641 3 view .LVU11
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
  79              		.loc 2 1643 5 view .LVU12
  80              		.loc 2 1643 46 is_stmt 0 view .LVU13
  81 0002 3F4B     		ldr	r3, .L11
  82 0004 0022     		movs	r2, #0
  83 0006 83F81F23 		strb	r2, [r3, #799]
  84              	.LVL1:
  85              		.loc 2 1643 46 view .LVU14
  86              	.LBE11:
  87              	.LBE10:
  40:Core/Src/hw_i2c1.c ****   NVIC_SetPriority(I2C1_ER_IRQn, I2C1_ER_IRQ_PRIORITY);
  88              		.loc 1 40 3 is_stmt 1 view .LVU15
  89              	.LBB12:
  90              	.LBI12:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
  91              		.loc 2 1511 22 view .LVU16
  92              	.LBB13:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
  93              		.loc 2 1513 3 view .LVU17
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
  94              		.loc 2 1515 5 view .LVU18
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
  95              		.loc 2 1515 43 is_stmt 0 view .LVU19
  96 000a 4FF00041 		mov	r1, #-2147483648
  97 000e 1960     		str	r1, [r3]
  98              	.LVL2:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
  99              		.loc 2 1515 43 view .LVU20
 100              	.LBE13:
 101              	.LBE12:
  41:Core/Src/hw_i2c1.c ****   NVIC_EnableIRQ(I2C1_ER_IRQn);
 102              		.loc 1 41 3 is_stmt 1 view .LVU21
 103              	.LBB14:
 104              	.LBI14:
1639:Drivers/CMSIS/Include/core_cm3.h **** {
 105              		.loc 2 1639 22 view .LVU22
 106              	.LBB15:
1641:Drivers/CMSIS/Include/core_cm3.h ****   {
 107              		.loc 2 1641 3 view .LVU23
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 34


 108              		.loc 2 1643 5 view .LVU24
 109              		.loc 2 1643 46 is_stmt 0 view .LVU25
 110 0010 83F82023 		strb	r2, [r3, #800]
 111              	.LVL3:
 112              		.loc 2 1643 46 view .LVU26
 113              	.LBE15:
 114              	.LBE14:
  42:Core/Src/hw_i2c1.c **** 
 115              		.loc 1 42 3 is_stmt 1 view .LVU27
 116              	.LBB16:
 117              	.LBI16:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
 118              		.loc 2 1511 22 view .LVU28
 119              	.LBB17:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
 120              		.loc 2 1513 3 view .LVU29
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 121              		.loc 2 1515 5 view .LVU30
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 122              		.loc 2 1515 43 is_stmt 0 view .LVU31
 123 0014 0122     		movs	r2, #1
 124 0016 5A60     		str	r2, [r3, #4]
 125              	.LVL4:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 126              		.loc 2 1515 43 view .LVU32
 127              	.LBE17:
 128              	.LBE16:
  45:Core/Src/hw_i2c1.c **** 
 129              		.loc 1 45 3 is_stmt 1 view .LVU33
  45:Core/Src/hw_i2c1.c **** 
 130              		.loc 1 45 6 is_stmt 0 view .LVU34
 131 0018 3A4B     		ldr	r3, .L11+4
 132 001a D969     		ldr	r1, [r3, #28]
  45:Core/Src/hw_i2c1.c **** 
 133              		.loc 1 45 16 view .LVU35
 134 001c 41F40011 		orr	r1, r1, #2097152
 135 0020 D961     		str	r1, [r3, #28]
  48:Core/Src/hw_i2c1.c **** 
 136              		.loc 1 48 3 is_stmt 1 view .LVU36
  48:Core/Src/hw_i2c1.c **** 
 137              		.loc 1 48 6 is_stmt 0 view .LVU37
 138 0022 9969     		ldr	r1, [r3, #24]
  48:Core/Src/hw_i2c1.c **** 
 139              		.loc 1 48 16 view .LVU38
 140 0024 41F00801 		orr	r1, r1, #8
 141 0028 9961     		str	r1, [r3, #24]
  51:Core/Src/hw_i2c1.c ****   i2c1_scl.pin = I2C_SCL_PIN;
 142              		.loc 1 51 3 is_stmt 1 view .LVU39
  51:Core/Src/hw_i2c1.c ****   i2c1_scl.pin = I2C_SCL_PIN;
 143              		.loc 1 51 17 is_stmt 0 view .LVU40
 144 002a 3748     		ldr	r0, .L11+8
 145 002c 4223     		movs	r3, #66
 146 002e 0371     		strb	r3, [r0, #4]
  52:Core/Src/hw_i2c1.c ****   i2c1_scl.cfg = OUT_ALT_OPENDRAIN;
 147              		.loc 1 52 3 is_stmt 1 view .LVU41
  52:Core/Src/hw_i2c1.c ****   i2c1_scl.cfg = OUT_ALT_OPENDRAIN;
 148              		.loc 1 52 16 is_stmt 0 view .LVU42
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 35


 149 0030 0823     		movs	r3, #8
 150 0032 4371     		strb	r3, [r0, #5]
  53:Core/Src/hw_i2c1.c ****   i2c1_scl.dir = OUTPUT_10MHZ;
 151              		.loc 1 53 3 is_stmt 1 view .LVU43
  53:Core/Src/hw_i2c1.c ****   i2c1_scl.dir = OUTPUT_10MHZ;
 152              		.loc 1 53 16 is_stmt 0 view .LVU44
 153 0034 0723     		movs	r3, #7
 154 0036 C370     		strb	r3, [r0, #3]
  54:Core/Src/hw_i2c1.c ****   i2c1_scl.pull = PULLUP;
 155              		.loc 1 54 3 is_stmt 1 view .LVU45
  54:Core/Src/hw_i2c1.c ****   i2c1_scl.pull = PULLUP;
 156              		.loc 1 54 16 is_stmt 0 view .LVU46
 157 0038 4270     		strb	r2, [r0, #1]
  55:Core/Src/hw_i2c1.c ****   ASSERT_INT(stmgpio_setup(&i2c1_scl));
 158              		.loc 1 55 3 is_stmt 1 view .LVU47
  55:Core/Src/hw_i2c1.c ****   ASSERT_INT(stmgpio_setup(&i2c1_scl));
 159              		.loc 1 55 17 is_stmt 0 view .LVU48
 160 003a 8270     		strb	r2, [r0, #2]
  56:Core/Src/hw_i2c1.c **** 
 161              		.loc 1 56 3 is_stmt 1 view .LVU49
 162 003c FFF7FEFF 		bl	stmgpio_setup
 163              	.LVL5:
 164 0040 10B1     		cbz	r0, .L9
 165 0042 0124     		movs	r4, #1
 166              	.L4:
 116:Core/Src/hw_i2c1.c **** 
 167              		.loc 1 116 1 is_stmt 0 view .LVU50
 168 0044 2046     		mov	r0, r4
 169 0046 10BD     		pop	{r4, pc}
 170              	.L9:
  58:Core/Src/hw_i2c1.c ****   i2c1_sda.pin = I2C_SDA_PIN;
 171              		.loc 1 58 3 is_stmt 1 view .LVU51
  58:Core/Src/hw_i2c1.c ****   i2c1_sda.pin = I2C_SDA_PIN;
 172              		.loc 1 58 17 is_stmt 0 view .LVU52
 173 0048 3048     		ldr	r0, .L11+12
 174 004a 4223     		movs	r3, #66
 175 004c 0371     		strb	r3, [r0, #4]
  59:Core/Src/hw_i2c1.c ****   i2c1_sda.cfg = OUT_ALT_OPENDRAIN;
 176              		.loc 1 59 3 is_stmt 1 view .LVU53
  59:Core/Src/hw_i2c1.c ****   i2c1_sda.cfg = OUT_ALT_OPENDRAIN;
 177              		.loc 1 59 16 is_stmt 0 view .LVU54
 178 004e 0923     		movs	r3, #9
 179 0050 4371     		strb	r3, [r0, #5]
  60:Core/Src/hw_i2c1.c ****   i2c1_sda.dir = OUTPUT_10MHZ;
 180              		.loc 1 60 3 is_stmt 1 view .LVU55
  60:Core/Src/hw_i2c1.c ****   i2c1_sda.dir = OUTPUT_10MHZ;
 181              		.loc 1 60 16 is_stmt 0 view .LVU56
 182 0052 0723     		movs	r3, #7
 183 0054 C370     		strb	r3, [r0, #3]
  61:Core/Src/hw_i2c1.c ****   i2c1_sda.pull = PULLUP;
 184              		.loc 1 61 3 is_stmt 1 view .LVU57
  61:Core/Src/hw_i2c1.c ****   i2c1_sda.pull = PULLUP;
 185              		.loc 1 61 16 is_stmt 0 view .LVU58
 186 0056 0123     		movs	r3, #1
 187 0058 4370     		strb	r3, [r0, #1]
  62:Core/Src/hw_i2c1.c ****   ASSERT_INT(stmgpio_setup(&i2c1_sda));
 188              		.loc 1 62 3 is_stmt 1 view .LVU59
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 36


  62:Core/Src/hw_i2c1.c ****   ASSERT_INT(stmgpio_setup(&i2c1_sda));
 189              		.loc 1 62 17 is_stmt 0 view .LVU60
 190 005a 8370     		strb	r3, [r0, #2]
  63:Core/Src/hw_i2c1.c **** 
 191              		.loc 1 63 3 is_stmt 1 view .LVU61
 192 005c FFF7FEFF 		bl	stmgpio_setup
 193              	.LVL6:
 194 0060 0446     		mov	r4, r0
 195 0062 08B1     		cbz	r0, .L10
 196 0064 0124     		movs	r4, #1
 197 0066 EDE7     		b	.L4
 198              	.L10:
  66:Core/Src/hw_i2c1.c **** 
 199              		.loc 1 66 3 view .LVU62
  66:Core/Src/hw_i2c1.c **** 
 200              		.loc 1 66 7 is_stmt 0 view .LVU63
 201 0068 294A     		ldr	r2, .L11+16
 202 006a 5368     		ldr	r3, [r2, #4]
  66:Core/Src/hw_i2c1.c **** 
 203              		.loc 1 66 14 view .LVU64
 204 006c 43F00203 		orr	r3, r3, #2
 205 0070 5360     		str	r3, [r2, #4]
  69:Core/Src/hw_i2c1.c **** 
 206              		.loc 1 69 3 is_stmt 1 view .LVU65
  69:Core/Src/hw_i2c1.c **** 
 207              		.loc 1 69 7 is_stmt 0 view .LVU66
 208 0072 284B     		ldr	r3, .L11+20
 209 0074 1A68     		ldr	r2, [r3]
  69:Core/Src/hw_i2c1.c **** 
 210              		.loc 1 69 13 view .LVU67
 211 0076 22F00102 		bic	r2, r2, #1
 212 007a 1A60     		str	r2, [r3]
  72:Core/Src/hw_i2c1.c **** 
 213              		.loc 1 72 3 is_stmt 1 view .LVU68
  72:Core/Src/hw_i2c1.c **** 
 214              		.loc 1 72 7 is_stmt 0 view .LVU69
 215 007c 1A68     		ldr	r2, [r3]
  72:Core/Src/hw_i2c1.c **** 
 216              		.loc 1 72 13 view .LVU70
 217 007e 22F08002 		bic	r2, r2, #128
 218 0082 1A60     		str	r2, [r3]
  75:Core/Src/hw_i2c1.c **** 
 219              		.loc 1 75 3 is_stmt 1 view .LVU71
  75:Core/Src/hw_i2c1.c **** 
 220              		.loc 1 75 7 is_stmt 0 view .LVU72
 221 0084 1A68     		ldr	r2, [r3]
  75:Core/Src/hw_i2c1.c **** 
 222              		.loc 1 75 13 view .LVU73
 223 0086 22F04002 		bic	r2, r2, #64
 224 008a 1A60     		str	r2, [r3]
  78:Core/Src/hw_i2c1.c **** 
 225              		.loc 1 78 3 is_stmt 1 view .LVU74
  78:Core/Src/hw_i2c1.c **** 
 226              		.loc 1 78 7 is_stmt 0 view .LVU75
 227 008c 1A68     		ldr	r2, [r3]
  78:Core/Src/hw_i2c1.c **** 
 228              		.loc 1 78 13 view .LVU76
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 37


 229 008e 22F00202 		bic	r2, r2, #2
 230 0092 1A60     		str	r2, [r3]
  81:Core/Src/hw_i2c1.c **** 
 231              		.loc 1 81 3 is_stmt 1 view .LVU77
  81:Core/Src/hw_i2c1.c **** 
 232              		.loc 1 81 7 is_stmt 0 view .LVU78
 233 0094 5A68     		ldr	r2, [r3, #4]
  81:Core/Src/hw_i2c1.c **** 
 234              		.loc 1 81 13 view .LVU79
 235 0096 22F40062 		bic	r2, r2, #2048
 236 009a 5A60     		str	r2, [r3, #4]
  84:Core/Src/hw_i2c1.c **** 
 237              		.loc 1 84 3 is_stmt 1 view .LVU80
  84:Core/Src/hw_i2c1.c **** 
 238              		.loc 1 84 7 is_stmt 0 view .LVU81
 239 009c 5A68     		ldr	r2, [r3, #4]
  84:Core/Src/hw_i2c1.c **** 
 240              		.loc 1 84 13 view .LVU82
 241 009e 42F48062 		orr	r2, r2, #1024
 242 00a2 5A60     		str	r2, [r3, #4]
  87:Core/Src/hw_i2c1.c **** 
 243              		.loc 1 87 3 is_stmt 1 view .LVU83
  87:Core/Src/hw_i2c1.c **** 
 244              		.loc 1 87 7 is_stmt 0 view .LVU84
 245 00a4 5A68     		ldr	r2, [r3, #4]
  87:Core/Src/hw_i2c1.c **** 
 246              		.loc 1 87 13 view .LVU85
 247 00a6 42F40072 		orr	r2, r2, #512
 248 00aa 5A60     		str	r2, [r3, #4]
  90:Core/Src/hw_i2c1.c **** 
 249              		.loc 1 90 3 is_stmt 1 view .LVU86
  90:Core/Src/hw_i2c1.c **** 
 250              		.loc 1 90 7 is_stmt 0 view .LVU87
 251 00ac 5A68     		ldr	r2, [r3, #4]
  90:Core/Src/hw_i2c1.c **** 
 252              		.loc 1 90 13 view .LVU88
 253 00ae 42F48072 		orr	r2, r2, #256
 254 00b2 5A60     		str	r2, [r3, #4]
  93:Core/Src/hw_i2c1.c ****   I2C1->CR2 |= APB_BUS_FREQ_MHZ;
 255              		.loc 1 93 3 is_stmt 1 view .LVU89
  93:Core/Src/hw_i2c1.c ****   I2C1->CR2 |= APB_BUS_FREQ_MHZ;
 256              		.loc 1 93 7 is_stmt 0 view .LVU90
 257 00b4 5A68     		ldr	r2, [r3, #4]
  93:Core/Src/hw_i2c1.c ****   I2C1->CR2 |= APB_BUS_FREQ_MHZ;
 258              		.loc 1 93 13 view .LVU91
 259 00b6 22F03F02 		bic	r2, r2, #63
 260 00ba 5A60     		str	r2, [r3, #4]
  94:Core/Src/hw_i2c1.c **** 
 261              		.loc 1 94 3 is_stmt 1 view .LVU92
  94:Core/Src/hw_i2c1.c **** 
 262              		.loc 1 94 7 is_stmt 0 view .LVU93
 263 00bc 5A68     		ldr	r2, [r3, #4]
  94:Core/Src/hw_i2c1.c **** 
 264              		.loc 1 94 13 view .LVU94
 265 00be 42F03202 		orr	r2, r2, #50
 266 00c2 5A60     		str	r2, [r3, #4]
  97:Core/Src/hw_i2c1.c **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 38


 267              		.loc 1 97 3 is_stmt 1 view .LVU95
  97:Core/Src/hw_i2c1.c **** 
 268              		.loc 1 97 7 is_stmt 0 view .LVU96
 269 00c4 DA69     		ldr	r2, [r3, #28]
  97:Core/Src/hw_i2c1.c **** 
 270              		.loc 1 97 13 view .LVU97
 271 00c6 22F40042 		bic	r2, r2, #32768
 272 00ca DA61     		str	r2, [r3, #28]
 100:Core/Src/hw_i2c1.c ****   I2C1->CCR |= 250;
 273              		.loc 1 100 3 is_stmt 1 view .LVU98
 100:Core/Src/hw_i2c1.c ****   I2C1->CCR |= 250;
 274              		.loc 1 100 7 is_stmt 0 view .LVU99
 275 00cc DA69     		ldr	r2, [r3, #28]
 100:Core/Src/hw_i2c1.c ****   I2C1->CCR |= 250;
 276              		.loc 1 100 13 view .LVU100
 277 00ce 22F47F62 		bic	r2, r2, #4080
 278 00d2 22F00F02 		bic	r2, r2, #15
 279 00d6 DA61     		str	r2, [r3, #28]
 101:Core/Src/hw_i2c1.c **** 
 280              		.loc 1 101 3 is_stmt 1 view .LVU101
 101:Core/Src/hw_i2c1.c **** 
 281              		.loc 1 101 7 is_stmt 0 view .LVU102
 282 00d8 DA69     		ldr	r2, [r3, #28]
 101:Core/Src/hw_i2c1.c **** 
 283              		.loc 1 101 13 view .LVU103
 284 00da 42F0FA02 		orr	r2, r2, #250
 285 00de DA61     		str	r2, [r3, #28]
 104:Core/Src/hw_i2c1.c ****   I2C1->TRISE |= 50;
 286              		.loc 1 104 3 is_stmt 1 view .LVU104
 104:Core/Src/hw_i2c1.c ****   I2C1->TRISE |= 50;
 287              		.loc 1 104 7 is_stmt 0 view .LVU105
 288 00e0 1A6A     		ldr	r2, [r3, #32]
 104:Core/Src/hw_i2c1.c ****   I2C1->TRISE |= 50;
 289              		.loc 1 104 15 view .LVU106
 290 00e2 22F03F02 		bic	r2, r2, #63
 291 00e6 1A62     		str	r2, [r3, #32]
 105:Core/Src/hw_i2c1.c **** 
 292              		.loc 1 105 3 is_stmt 1 view .LVU107
 105:Core/Src/hw_i2c1.c **** 
 293              		.loc 1 105 7 is_stmt 0 view .LVU108
 294 00e8 1A6A     		ldr	r2, [r3, #32]
 105:Core/Src/hw_i2c1.c **** 
 295              		.loc 1 105 15 view .LVU109
 296 00ea 42F03202 		orr	r2, r2, #50
 297 00ee 1A62     		str	r2, [r3, #32]
 108:Core/Src/hw_i2c1.c **** 
 298              		.loc 1 108 3 is_stmt 1 view .LVU110
 108:Core/Src/hw_i2c1.c **** 
 299              		.loc 1 108 7 is_stmt 0 view .LVU111
 300 00f0 1A68     		ldr	r2, [r3]
 108:Core/Src/hw_i2c1.c **** 
 301              		.loc 1 108 13 view .LVU112
 302 00f2 42F00102 		orr	r2, r2, #1
 303 00f6 1A60     		str	r2, [r3]
 111:Core/Src/hw_i2c1.c **** 
 304              		.loc 1 111 3 is_stmt 1 view .LVU113
 305 00f8 FFF7FEFF 		bl	i2c1_reset_periph
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 39


 306              	.LVL7:
 115:Core/Src/hw_i2c1.c **** }
 307              		.loc 1 115 3 view .LVU114
 115:Core/Src/hw_i2c1.c **** }
 308              		.loc 1 115 10 is_stmt 0 view .LVU115
 309 00fc A2E7     		b	.L4
 310              	.L12:
 311 00fe 00BF     		.align	2
 312              	.L11:
 313 0100 00E100E0 		.word	-536813312
 314 0104 00100240 		.word	1073876992
 315 0108 00000000 		.word	i2c1_scl
 316 010c 00000000 		.word	i2c1_sda
 317 0110 00000140 		.word	1073807360
 318 0114 00540040 		.word	1073763328
 319              		.cfi_endproc
 320              	.LFE65:
 322              		.section	.text.i2c1_ack_bit,"ax",%progbits
 323              		.align	1
 324              		.global	i2c1_ack_bit
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	i2c1_ack_bit:
 330              	.LFB68:
 124:Core/Src/hw_i2c1.c **** 
 125:Core/Src/hw_i2c1.c **** void i2c1_enable_periph(void)
 126:Core/Src/hw_i2c1.c **** {
 127:Core/Src/hw_i2c1.c ****   /* enable peripheral */
 128:Core/Src/hw_i2c1.c ****   I2C1->CR1 |= I2C_CR1_PE;
 129:Core/Src/hw_i2c1.c ****   /* enable ack on byte rcv */
 130:Core/Src/hw_i2c1.c ****   i2c1_ack_bit();
 131:Core/Src/hw_i2c1.c **** }
 132:Core/Src/hw_i2c1.c **** 
 133:Core/Src/hw_i2c1.c **** void i2c1_ack_bit(void)
 134:Core/Src/hw_i2c1.c **** {
 331              		.loc 1 134 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335              		@ link register save eliminated.
 135:Core/Src/hw_i2c1.c ****   /* enable ack on byte rcv */
 136:Core/Src/hw_i2c1.c ****   I2C1->CR1 |= I2C_CR1_ACK;
 336              		.loc 1 136 3 view .LVU117
 337              		.loc 1 136 7 is_stmt 0 view .LVU118
 338 0000 024A     		ldr	r2, .L14
 339 0002 1368     		ldr	r3, [r2]
 340              		.loc 1 136 13 view .LVU119
 341 0004 43F48063 		orr	r3, r3, #1024
 342 0008 1360     		str	r3, [r2]
 137:Core/Src/hw_i2c1.c **** }
 343              		.loc 1 137 1 view .LVU120
 344 000a 7047     		bx	lr
 345              	.L15:
 346              		.align	2
 347              	.L14:
 348 000c 00540040 		.word	1073763328
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 40


 349              		.cfi_endproc
 350              	.LFE68:
 352              		.section	.text.i2c1_enable_periph,"ax",%progbits
 353              		.align	1
 354              		.global	i2c1_enable_periph
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	i2c1_enable_periph:
 360              	.LFB67:
 126:Core/Src/hw_i2c1.c ****   /* enable peripheral */
 361              		.loc 1 126 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365 0000 08B5     		push	{r3, lr}
 366              		.cfi_def_cfa_offset 8
 367              		.cfi_offset 3, -8
 368              		.cfi_offset 14, -4
 128:Core/Src/hw_i2c1.c ****   /* enable ack on byte rcv */
 369              		.loc 1 128 3 view .LVU122
 128:Core/Src/hw_i2c1.c ****   /* enable ack on byte rcv */
 370              		.loc 1 128 7 is_stmt 0 view .LVU123
 371 0002 044A     		ldr	r2, .L18
 372 0004 1368     		ldr	r3, [r2]
 128:Core/Src/hw_i2c1.c ****   /* enable ack on byte rcv */
 373              		.loc 1 128 13 view .LVU124
 374 0006 43F00103 		orr	r3, r3, #1
 375 000a 1360     		str	r3, [r2]
 130:Core/Src/hw_i2c1.c **** }
 376              		.loc 1 130 3 is_stmt 1 view .LVU125
 377 000c FFF7FEFF 		bl	i2c1_ack_bit
 378              	.LVL8:
 131:Core/Src/hw_i2c1.c **** 
 379              		.loc 1 131 1 is_stmt 0 view .LVU126
 380 0010 08BD     		pop	{r3, pc}
 381              	.L19:
 382 0012 00BF     		.align	2
 383              	.L18:
 384 0014 00540040 		.word	1073763328
 385              		.cfi_endproc
 386              	.LFE67:
 388              		.section	.text.i2c1_nack_bit,"ax",%progbits
 389              		.align	1
 390              		.global	i2c1_nack_bit
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	i2c1_nack_bit:
 396              	.LFB69:
 138:Core/Src/hw_i2c1.c **** 
 139:Core/Src/hw_i2c1.c **** void i2c1_nack_bit(void)
 140:Core/Src/hw_i2c1.c **** {
 397              		.loc 1 140 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 41


 401              		@ link register save eliminated.
 141:Core/Src/hw_i2c1.c ****   /* enable ack on byte rcv */
 142:Core/Src/hw_i2c1.c ****   I2C1->CR1 &= ~I2C_CR1_ACK;
 402              		.loc 1 142 3 view .LVU128
 403              		.loc 1 142 7 is_stmt 0 view .LVU129
 404 0000 024A     		ldr	r2, .L21
 405 0002 1368     		ldr	r3, [r2]
 406              		.loc 1 142 13 view .LVU130
 407 0004 23F48063 		bic	r3, r3, #1024
 408 0008 1360     		str	r3, [r2]
 143:Core/Src/hw_i2c1.c **** }
 409              		.loc 1 143 1 view .LVU131
 410 000a 7047     		bx	lr
 411              	.L22:
 412              		.align	2
 413              	.L21:
 414 000c 00540040 		.word	1073763328
 415              		.cfi_endproc
 416              	.LFE69:
 418              		.section	.text.i2c1_disable_periph,"ax",%progbits
 419              		.align	1
 420              		.global	i2c1_disable_periph
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
 425              	i2c1_disable_periph:
 426              	.LFB70:
 144:Core/Src/hw_i2c1.c **** 
 145:Core/Src/hw_i2c1.c **** void i2c1_disable_periph(void)
 146:Core/Src/hw_i2c1.c **** {
 427              		.loc 1 146 1 is_stmt 1 view -0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431              		@ link register save eliminated.
 147:Core/Src/hw_i2c1.c ****   /* disable peripheral */
 148:Core/Src/hw_i2c1.c ****   I2C1->CR1 &= ~I2C_CR1_PE;
 432              		.loc 1 148 3 view .LVU133
 433              		.loc 1 148 7 is_stmt 0 view .LVU134
 434 0000 024A     		ldr	r2, .L24
 435 0002 1368     		ldr	r3, [r2]
 436              		.loc 1 148 13 view .LVU135
 437 0004 23F00103 		bic	r3, r3, #1
 438 0008 1360     		str	r3, [r2]
 149:Core/Src/hw_i2c1.c **** }
 439              		.loc 1 149 1 view .LVU136
 440 000a 7047     		bx	lr
 441              	.L25:
 442              		.align	2
 443              	.L24:
 444 000c 00540040 		.word	1073763328
 445              		.cfi_endproc
 446              	.LFE70:
 448              		.section	.text.i2c1_start,"ax",%progbits
 449              		.align	1
 450              		.global	i2c1_start
 451              		.syntax unified
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 42


 452              		.thumb
 453              		.thumb_func
 455              	i2c1_start:
 456              	.LFB71:
 150:Core/Src/hw_i2c1.c **** 
 151:Core/Src/hw_i2c1.c **** void i2c1_start(void)
 152:Core/Src/hw_i2c1.c **** {
 457              		.loc 1 152 1 is_stmt 1 view -0
 458              		.cfi_startproc
 459              		@ args = 0, pretend = 0, frame = 0
 460              		@ frame_needed = 0, uses_anonymous_args = 0
 461 0000 08B5     		push	{r3, lr}
 462              		.cfi_def_cfa_offset 8
 463              		.cfi_offset 3, -8
 464              		.cfi_offset 14, -4
 153:Core/Src/hw_i2c1.c ****   /* trigger start bit to be sent */
 154:Core/Src/hw_i2c1.c ****   I2C1->CR1 |= I2C_CR1_START;
 465              		.loc 1 154 3 view .LVU138
 466              		.loc 1 154 7 is_stmt 0 view .LVU139
 467 0002 384B     		ldr	r3, .L36
 468 0004 1A68     		ldr	r2, [r3]
 469              		.loc 1 154 13 view .LVU140
 470 0006 42F48072 		orr	r2, r2, #256
 471 000a 1A60     		str	r2, [r3]
 155:Core/Src/hw_i2c1.c **** 
 156:Core/Src/hw_i2c1.c ****   /* Workaround: Errata 2.8.7 can't start due to analogue filters */
 157:Core/Src/hw_i2c1.c ****   if (I2C1->SR2 & I2C_SR2_BUSY)
 472              		.loc 1 157 3 is_stmt 1 view .LVU141
 473              		.loc 1 157 11 is_stmt 0 view .LVU142
 474 000c 9B69     		ldr	r3, [r3, #24]
 475              		.loc 1 157 6 view .LVU143
 476 000e 13F0020F 		tst	r3, #2
 477 0012 00D1     		bne	.L35
 478              	.L26:
 158:Core/Src/hw_i2c1.c ****   {
 159:Core/Src/hw_i2c1.c ****     /* Step 1 */
 160:Core/Src/hw_i2c1.c ****     i2c1_disable_periph();
 161:Core/Src/hw_i2c1.c ****     /* Step 2 */
 162:Core/Src/hw_i2c1.c ****     //i2c1_scl.cfg = OUT_OPENDRAIN;
 163:Core/Src/hw_i2c1.c ****     //i2c1_sda.cfg = OUT_OPENDRAIN;
 164:Core/Src/hw_i2c1.c ****     //ASSERT_INT(stmgpio_setup(&i2c1_scl));
 165:Core/Src/hw_i2c1.c ****     //ASSERT_INT(stmgpio_setup(&i2c1_sda));
 166:Core/Src/hw_i2c1.c ****     //stmgpio_write(&i2c1_scl, PIN_HIGH);
 167:Core/Src/hw_i2c1.c ****     //stmgpio_write(&i2c1_sda, PIN_HIGH);
 168:Core/Src/hw_i2c1.c ****     GPIOB->CRH &= 0xFFF0;
 169:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= 0x0005;
 170:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= (0x0005 << 4);
 171:Core/Src/hw_i2c1.c ****     GPIOB->ODR |= I2C_SCL_PIN;
 172:Core/Src/hw_i2c1.c ****     GPIOB->ODR |= I2C_SDA_PIN;
 173:Core/Src/hw_i2c1.c ****     /* Step 3 */
 174:Core/Src/hw_i2c1.c ****     //while(PIN_LOW == stmgpio_read(&i2c1_scl));
 175:Core/Src/hw_i2c1.c ****     //while(PIN_LOW == stmgpio_read(&i2c1_sda));
 176:Core/Src/hw_i2c1.c ****     while ((GPIOB->IDR & I2C_SCL_PIN));
 177:Core/Src/hw_i2c1.c ****     while ((GPIOB->IDR & I2C_SDA_PIN));
 178:Core/Src/hw_i2c1.c ****     /* Step 4 */
 179:Core/Src/hw_i2c1.c ****     //stmgpio_write(&i2c1_sda, PIN_LOW);
 180:Core/Src/hw_i2c1.c ****     GPIOB->ODR &= ~I2C_SDA_PIN;
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 43


 181:Core/Src/hw_i2c1.c ****     /* Step 5 */
 182:Core/Src/hw_i2c1.c ****     //while(PIN_HIGH == stmgpio_read(&i2c1_sda));
 183:Core/Src/hw_i2c1.c ****     while (!(GPIOB->IDR & I2C_SDA_PIN));
 184:Core/Src/hw_i2c1.c ****     /* Step 6 */
 185:Core/Src/hw_i2c1.c ****     //stmgpio_write(&i2c1_scl, PIN_LOW);
 186:Core/Src/hw_i2c1.c ****     GPIOB->ODR &= ~I2C_SCL_PIN;
 187:Core/Src/hw_i2c1.c ****     /* Step 7 */
 188:Core/Src/hw_i2c1.c ****     //while(PIN_HIGH == stmgpio_read(&i2c1_scl));
 189:Core/Src/hw_i2c1.c ****     while (!(GPIOB->IDR & I2C_SCL_PIN));
 190:Core/Src/hw_i2c1.c ****     /* Step 8 */
 191:Core/Src/hw_i2c1.c ****     //stmgpio_write(&i2c1_scl, PIN_HIGH);
 192:Core/Src/hw_i2c1.c ****     GPIOB->ODR |= I2C_SCL_PIN;
 193:Core/Src/hw_i2c1.c ****     /* Step 9 */
 194:Core/Src/hw_i2c1.c ****     //while(PIN_LOW == stmgpio_read(&i2c1_scl));
 195:Core/Src/hw_i2c1.c ****     while ((GPIOB->IDR & I2C_SCL_PIN));
 196:Core/Src/hw_i2c1.c ****     /* Step 10 */
 197:Core/Src/hw_i2c1.c ****     //stmgpio_write(&i2c1_sda, PIN_HIGH);
 198:Core/Src/hw_i2c1.c ****     GPIOB->ODR |= I2C_SDA_PIN;
 199:Core/Src/hw_i2c1.c ****     /* Step 11 */
 200:Core/Src/hw_i2c1.c ****     //while(PIN_LOW == stmgpio_read(&i2c1_sda));
 201:Core/Src/hw_i2c1.c ****     while (!(GPIOB->IDR & I2C_SDA_PIN));
 202:Core/Src/hw_i2c1.c ****     /* Step 12 */
 203:Core/Src/hw_i2c1.c ****     //i2c1_scl.cfg = OUT_ALT_OPENDRAIN;
 204:Core/Src/hw_i2c1.c ****     //i2c1_sda.cfg = OUT_ALT_OPENDRAIN;
 205:Core/Src/hw_i2c1.c ****     //ASSERT_INT(stmgpio_setup(&i2c1_scl));
 206:Core/Src/hw_i2c1.c ****     //ASSERT_INT(stmgpio_setup(&i2c1_sda));
 207:Core/Src/hw_i2c1.c ****     GPIOB->CRH &= 0xFFF0;
 208:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= 0x000D;
 209:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= (0x000D << 4);
 210:Core/Src/hw_i2c1.c ****     /* Step 13 */
 211:Core/Src/hw_i2c1.c ****     I2C1->CR1 |= I2C_CR1_SWRST;
 212:Core/Src/hw_i2c1.c ****     /* Step 14 */
 213:Core/Src/hw_i2c1.c ****     I2C1->CR1 &= ~I2C_CR1_SWRST;
 214:Core/Src/hw_i2c1.c ****     /* Step 15 */
 215:Core/Src/hw_i2c1.c ****     i2c1_enable_periph();
 216:Core/Src/hw_i2c1.c ****   }
 217:Core/Src/hw_i2c1.c **** }
 479              		.loc 1 217 1 view .LVU144
 480 0014 08BD     		pop	{r3, pc}
 481              	.L35:
 160:Core/Src/hw_i2c1.c ****     /* Step 2 */
 482              		.loc 1 160 5 is_stmt 1 view .LVU145
 483 0016 FFF7FEFF 		bl	i2c1_disable_periph
 484              	.LVL9:
 168:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= 0x0005;
 485              		.loc 1 168 5 view .LVU146
 168:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= 0x0005;
 486              		.loc 1 168 10 is_stmt 0 view .LVU147
 487 001a 334B     		ldr	r3, .L36+4
 488 001c 5A68     		ldr	r2, [r3, #4]
 168:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= 0x0005;
 489              		.loc 1 168 16 view .LVU148
 490 001e 22F00F02 		bic	r2, r2, #15
 491 0022 1204     		lsls	r2, r2, #16
 492 0024 120C     		lsrs	r2, r2, #16
 493 0026 5A60     		str	r2, [r3, #4]
 169:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= (0x0005 << 4);
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 44


 494              		.loc 1 169 5 is_stmt 1 view .LVU149
 169:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= (0x0005 << 4);
 495              		.loc 1 169 10 is_stmt 0 view .LVU150
 496 0028 5A68     		ldr	r2, [r3, #4]
 169:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= (0x0005 << 4);
 497              		.loc 1 169 16 view .LVU151
 498 002a 42F00502 		orr	r2, r2, #5
 499 002e 5A60     		str	r2, [r3, #4]
 170:Core/Src/hw_i2c1.c ****     GPIOB->ODR |= I2C_SCL_PIN;
 500              		.loc 1 170 5 is_stmt 1 view .LVU152
 170:Core/Src/hw_i2c1.c ****     GPIOB->ODR |= I2C_SCL_PIN;
 501              		.loc 1 170 10 is_stmt 0 view .LVU153
 502 0030 5A68     		ldr	r2, [r3, #4]
 170:Core/Src/hw_i2c1.c ****     GPIOB->ODR |= I2C_SCL_PIN;
 503              		.loc 1 170 16 view .LVU154
 504 0032 42F05002 		orr	r2, r2, #80
 505 0036 5A60     		str	r2, [r3, #4]
 171:Core/Src/hw_i2c1.c ****     GPIOB->ODR |= I2C_SDA_PIN;
 506              		.loc 1 171 5 is_stmt 1 view .LVU155
 171:Core/Src/hw_i2c1.c ****     GPIOB->ODR |= I2C_SDA_PIN;
 507              		.loc 1 171 10 is_stmt 0 view .LVU156
 508 0038 DA68     		ldr	r2, [r3, #12]
 171:Core/Src/hw_i2c1.c ****     GPIOB->ODR |= I2C_SDA_PIN;
 509              		.loc 1 171 16 view .LVU157
 510 003a 42F00802 		orr	r2, r2, #8
 511 003e DA60     		str	r2, [r3, #12]
 172:Core/Src/hw_i2c1.c ****     /* Step 3 */
 512              		.loc 1 172 5 is_stmt 1 view .LVU158
 172:Core/Src/hw_i2c1.c ****     /* Step 3 */
 513              		.loc 1 172 10 is_stmt 0 view .LVU159
 514 0040 DA68     		ldr	r2, [r3, #12]
 172:Core/Src/hw_i2c1.c ****     /* Step 3 */
 515              		.loc 1 172 16 view .LVU160
 516 0042 42F00902 		orr	r2, r2, #9
 517 0046 DA60     		str	r2, [r3, #12]
 176:Core/Src/hw_i2c1.c ****     while ((GPIOB->IDR & I2C_SDA_PIN));
 518              		.loc 1 176 5 is_stmt 1 view .LVU161
 519              	.L28:
 176:Core/Src/hw_i2c1.c ****     while ((GPIOB->IDR & I2C_SDA_PIN));
 520              		.loc 1 176 12 discriminator 1 view .LVU162
 176:Core/Src/hw_i2c1.c ****     while ((GPIOB->IDR & I2C_SDA_PIN));
 521              		.loc 1 176 18 is_stmt 0 discriminator 1 view .LVU163
 522 0048 274B     		ldr	r3, .L36+4
 523 004a 9B68     		ldr	r3, [r3, #8]
 176:Core/Src/hw_i2c1.c ****     while ((GPIOB->IDR & I2C_SDA_PIN));
 524              		.loc 1 176 12 discriminator 1 view .LVU164
 525 004c 13F0080F 		tst	r3, #8
 526 0050 FAD1     		bne	.L28
 527              	.L29:
 177:Core/Src/hw_i2c1.c ****     /* Step 4 */
 528              		.loc 1 177 12 is_stmt 1 discriminator 1 view .LVU165
 177:Core/Src/hw_i2c1.c ****     /* Step 4 */
 529              		.loc 1 177 18 is_stmt 0 discriminator 1 view .LVU166
 530 0052 254B     		ldr	r3, .L36+4
 531 0054 9B68     		ldr	r3, [r3, #8]
 177:Core/Src/hw_i2c1.c ****     /* Step 4 */
 532              		.loc 1 177 12 discriminator 1 view .LVU167
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 45


 533 0056 13F0090F 		tst	r3, #9
 534 005a FAD1     		bne	.L29
 180:Core/Src/hw_i2c1.c ****     /* Step 5 */
 535              		.loc 1 180 5 is_stmt 1 view .LVU168
 180:Core/Src/hw_i2c1.c ****     /* Step 5 */
 536              		.loc 1 180 10 is_stmt 0 view .LVU169
 537 005c 224A     		ldr	r2, .L36+4
 538 005e D368     		ldr	r3, [r2, #12]
 180:Core/Src/hw_i2c1.c ****     /* Step 5 */
 539              		.loc 1 180 16 view .LVU170
 540 0060 23F00903 		bic	r3, r3, #9
 541 0064 D360     		str	r3, [r2, #12]
 183:Core/Src/hw_i2c1.c ****     /* Step 6 */
 542              		.loc 1 183 5 is_stmt 1 view .LVU171
 543              	.L30:
 183:Core/Src/hw_i2c1.c ****     /* Step 6 */
 544              		.loc 1 183 12 discriminator 1 view .LVU172
 183:Core/Src/hw_i2c1.c ****     /* Step 6 */
 545              		.loc 1 183 19 is_stmt 0 discriminator 1 view .LVU173
 546 0066 204B     		ldr	r3, .L36+4
 547 0068 9B68     		ldr	r3, [r3, #8]
 183:Core/Src/hw_i2c1.c ****     /* Step 6 */
 548              		.loc 1 183 12 discriminator 1 view .LVU174
 549 006a 13F0090F 		tst	r3, #9
 550 006e FAD0     		beq	.L30
 186:Core/Src/hw_i2c1.c ****     /* Step 7 */
 551              		.loc 1 186 5 is_stmt 1 view .LVU175
 186:Core/Src/hw_i2c1.c ****     /* Step 7 */
 552              		.loc 1 186 10 is_stmt 0 view .LVU176
 553 0070 1D4A     		ldr	r2, .L36+4
 554 0072 D368     		ldr	r3, [r2, #12]
 186:Core/Src/hw_i2c1.c ****     /* Step 7 */
 555              		.loc 1 186 16 view .LVU177
 556 0074 23F00803 		bic	r3, r3, #8
 557 0078 D360     		str	r3, [r2, #12]
 189:Core/Src/hw_i2c1.c ****     /* Step 8 */
 558              		.loc 1 189 5 is_stmt 1 view .LVU178
 559              	.L31:
 189:Core/Src/hw_i2c1.c ****     /* Step 8 */
 560              		.loc 1 189 12 discriminator 1 view .LVU179
 189:Core/Src/hw_i2c1.c ****     /* Step 8 */
 561              		.loc 1 189 19 is_stmt 0 discriminator 1 view .LVU180
 562 007a 1B4B     		ldr	r3, .L36+4
 563 007c 9B68     		ldr	r3, [r3, #8]
 189:Core/Src/hw_i2c1.c ****     /* Step 8 */
 564              		.loc 1 189 12 discriminator 1 view .LVU181
 565 007e 13F0080F 		tst	r3, #8
 566 0082 FAD0     		beq	.L31
 192:Core/Src/hw_i2c1.c ****     /* Step 9 */
 567              		.loc 1 192 5 is_stmt 1 view .LVU182
 192:Core/Src/hw_i2c1.c ****     /* Step 9 */
 568              		.loc 1 192 10 is_stmt 0 view .LVU183
 569 0084 184A     		ldr	r2, .L36+4
 570 0086 D368     		ldr	r3, [r2, #12]
 192:Core/Src/hw_i2c1.c ****     /* Step 9 */
 571              		.loc 1 192 16 view .LVU184
 572 0088 43F00803 		orr	r3, r3, #8
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 46


 573 008c D360     		str	r3, [r2, #12]
 195:Core/Src/hw_i2c1.c ****     /* Step 10 */
 574              		.loc 1 195 5 is_stmt 1 view .LVU185
 575              	.L32:
 195:Core/Src/hw_i2c1.c ****     /* Step 10 */
 576              		.loc 1 195 12 discriminator 1 view .LVU186
 195:Core/Src/hw_i2c1.c ****     /* Step 10 */
 577              		.loc 1 195 18 is_stmt 0 discriminator 1 view .LVU187
 578 008e 164B     		ldr	r3, .L36+4
 579 0090 9B68     		ldr	r3, [r3, #8]
 195:Core/Src/hw_i2c1.c ****     /* Step 10 */
 580              		.loc 1 195 12 discriminator 1 view .LVU188
 581 0092 13F0080F 		tst	r3, #8
 582 0096 FAD1     		bne	.L32
 198:Core/Src/hw_i2c1.c ****     /* Step 11 */
 583              		.loc 1 198 5 is_stmt 1 view .LVU189
 198:Core/Src/hw_i2c1.c ****     /* Step 11 */
 584              		.loc 1 198 10 is_stmt 0 view .LVU190
 585 0098 134A     		ldr	r2, .L36+4
 586 009a D368     		ldr	r3, [r2, #12]
 198:Core/Src/hw_i2c1.c ****     /* Step 11 */
 587              		.loc 1 198 16 view .LVU191
 588 009c 43F00903 		orr	r3, r3, #9
 589 00a0 D360     		str	r3, [r2, #12]
 201:Core/Src/hw_i2c1.c ****     /* Step 12 */
 590              		.loc 1 201 5 is_stmt 1 view .LVU192
 591              	.L33:
 201:Core/Src/hw_i2c1.c ****     /* Step 12 */
 592              		.loc 1 201 12 discriminator 1 view .LVU193
 201:Core/Src/hw_i2c1.c ****     /* Step 12 */
 593              		.loc 1 201 19 is_stmt 0 discriminator 1 view .LVU194
 594 00a2 114B     		ldr	r3, .L36+4
 595 00a4 9B68     		ldr	r3, [r3, #8]
 201:Core/Src/hw_i2c1.c ****     /* Step 12 */
 596              		.loc 1 201 12 discriminator 1 view .LVU195
 597 00a6 13F0090F 		tst	r3, #9
 598 00aa FAD0     		beq	.L33
 207:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= 0x000D;
 599              		.loc 1 207 5 is_stmt 1 view .LVU196
 207:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= 0x000D;
 600              		.loc 1 207 10 is_stmt 0 view .LVU197
 601 00ac 0E4B     		ldr	r3, .L36+4
 602 00ae 5A68     		ldr	r2, [r3, #4]
 207:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= 0x000D;
 603              		.loc 1 207 16 view .LVU198
 604 00b0 22F00F02 		bic	r2, r2, #15
 605 00b4 1204     		lsls	r2, r2, #16
 606 00b6 120C     		lsrs	r2, r2, #16
 607 00b8 5A60     		str	r2, [r3, #4]
 208:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= (0x000D << 4);
 608              		.loc 1 208 5 is_stmt 1 view .LVU199
 208:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= (0x000D << 4);
 609              		.loc 1 208 10 is_stmt 0 view .LVU200
 610 00ba 5A68     		ldr	r2, [r3, #4]
 208:Core/Src/hw_i2c1.c ****     GPIOB->CRH |= (0x000D << 4);
 611              		.loc 1 208 16 view .LVU201
 612 00bc 42F00D02 		orr	r2, r2, #13
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 47


 613 00c0 5A60     		str	r2, [r3, #4]
 209:Core/Src/hw_i2c1.c ****     /* Step 13 */
 614              		.loc 1 209 5 is_stmt 1 view .LVU202
 209:Core/Src/hw_i2c1.c ****     /* Step 13 */
 615              		.loc 1 209 10 is_stmt 0 view .LVU203
 616 00c2 5A68     		ldr	r2, [r3, #4]
 209:Core/Src/hw_i2c1.c ****     /* Step 13 */
 617              		.loc 1 209 16 view .LVU204
 618 00c4 42F0D002 		orr	r2, r2, #208
 619 00c8 5A60     		str	r2, [r3, #4]
 211:Core/Src/hw_i2c1.c ****     /* Step 14 */
 620              		.loc 1 211 5 is_stmt 1 view .LVU205
 211:Core/Src/hw_i2c1.c ****     /* Step 14 */
 621              		.loc 1 211 9 is_stmt 0 view .LVU206
 622 00ca A3F53843 		sub	r3, r3, #47104
 623 00ce 1A68     		ldr	r2, [r3]
 211:Core/Src/hw_i2c1.c ****     /* Step 14 */
 624              		.loc 1 211 15 view .LVU207
 625 00d0 42F40042 		orr	r2, r2, #32768
 626 00d4 1A60     		str	r2, [r3]
 213:Core/Src/hw_i2c1.c ****     /* Step 15 */
 627              		.loc 1 213 5 is_stmt 1 view .LVU208
 213:Core/Src/hw_i2c1.c ****     /* Step 15 */
 628              		.loc 1 213 9 is_stmt 0 view .LVU209
 629 00d6 1A68     		ldr	r2, [r3]
 213:Core/Src/hw_i2c1.c ****     /* Step 15 */
 630              		.loc 1 213 15 view .LVU210
 631 00d8 22F40042 		bic	r2, r2, #32768
 632 00dc 1A60     		str	r2, [r3]
 215:Core/Src/hw_i2c1.c ****   }
 633              		.loc 1 215 5 is_stmt 1 view .LVU211
 634 00de FFF7FEFF 		bl	i2c1_enable_periph
 635              	.LVL10:
 636              		.loc 1 217 1 is_stmt 0 view .LVU212
 637 00e2 97E7     		b	.L26
 638              	.L37:
 639              		.align	2
 640              	.L36:
 641 00e4 00540040 		.word	1073763328
 642 00e8 000C0140 		.word	1073810432
 643              		.cfi_endproc
 644              	.LFE71:
 646              		.section	.text.i2c1_stop,"ax",%progbits
 647              		.align	1
 648              		.global	i2c1_stop
 649              		.syntax unified
 650              		.thumb
 651              		.thumb_func
 653              	i2c1_stop:
 654              	.LFB72:
 218:Core/Src/hw_i2c1.c **** 
 219:Core/Src/hw_i2c1.c **** void i2c1_stop(void)
 220:Core/Src/hw_i2c1.c **** {
 655              		.loc 1 220 1 is_stmt 1 view -0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 0
 658              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 48


 659              		@ link register save eliminated.
 221:Core/Src/hw_i2c1.c ****   /* trigger start bit to be sent */
 222:Core/Src/hw_i2c1.c ****   I2C1->CR1 |= I2C_CR1_STOP;
 660              		.loc 1 222 3 view .LVU214
 661              		.loc 1 222 7 is_stmt 0 view .LVU215
 662 0000 024A     		ldr	r2, .L39
 663 0002 1368     		ldr	r3, [r2]
 664              		.loc 1 222 13 view .LVU216
 665 0004 43F40073 		orr	r3, r3, #512
 666 0008 1360     		str	r3, [r2]
 223:Core/Src/hw_i2c1.c **** }
 667              		.loc 1 223 1 view .LVU217
 668 000a 7047     		bx	lr
 669              	.L40:
 670              		.align	2
 671              	.L39:
 672 000c 00540040 		.word	1073763328
 673              		.cfi_endproc
 674              	.LFE72:
 676              		.section	.text.i2c1_recv,"ax",%progbits
 677              		.align	1
 678              		.global	i2c1_recv
 679              		.syntax unified
 680              		.thumb
 681              		.thumb_func
 683              	i2c1_recv:
 684              	.LVL11:
 685              	.LFB73:
 224:Core/Src/hw_i2c1.c **** 
 225:Core/Src/hw_i2c1.c **** int i2c1_recv(uint8_t *data)
 226:Core/Src/hw_i2c1.c **** {
 686              		.loc 1 226 1 is_stmt 1 view -0
 687              		.cfi_startproc
 688              		@ args = 0, pretend = 0, frame = 0
 689              		@ frame_needed = 0, uses_anonymous_args = 0
 690              		@ link register save eliminated.
 227:Core/Src/hw_i2c1.c ****   /* If data reg not empty */
 228:Core/Src/hw_i2c1.c ****   ASSERT_BOOL(!(I2C1->SR1 & I2C_SR1_RXNE));
 691              		.loc 1 228 3 view .LVU219
 692 0000 054B     		ldr	r3, .L44
 693 0002 5B69     		ldr	r3, [r3, #20]
 694 0004 13F0400F 		tst	r3, #64
 695 0008 04D1     		bne	.L43
 229:Core/Src/hw_i2c1.c ****   *data = I2C1->DR;
 696              		.loc 1 229 3 view .LVU220
 697              		.loc 1 229 15 is_stmt 0 view .LVU221
 698 000a 034B     		ldr	r3, .L44
 699 000c 1B69     		ldr	r3, [r3, #16]
 700              		.loc 1 229 9 view .LVU222
 701 000e 0370     		strb	r3, [r0]
 230:Core/Src/hw_i2c1.c ****   return EXIT_SUCCESS;
 702              		.loc 1 230 3 is_stmt 1 view .LVU223
 703              		.loc 1 230 10 is_stmt 0 view .LVU224
 704 0010 0020     		movs	r0, #0
 705              	.LVL12:
 706              		.loc 1 230 10 view .LVU225
 707 0012 7047     		bx	lr
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 49


 708              	.LVL13:
 709              	.L43:
 228:Core/Src/hw_i2c1.c ****   *data = I2C1->DR;
 710              		.loc 1 228 3 view .LVU226
 711 0014 0120     		movs	r0, #1
 712              	.LVL14:
 231:Core/Src/hw_i2c1.c **** }
 713              		.loc 1 231 1 view .LVU227
 714 0016 7047     		bx	lr
 715              	.L45:
 716              		.align	2
 717              	.L44:
 718 0018 00540040 		.word	1073763328
 719              		.cfi_endproc
 720              	.LFE73:
 722              		.section	.text.i2c1_send,"ax",%progbits
 723              		.align	1
 724              		.global	i2c1_send
 725              		.syntax unified
 726              		.thumb
 727              		.thumb_func
 729              	i2c1_send:
 730              	.LVL15:
 731              	.LFB74:
 232:Core/Src/hw_i2c1.c **** 
 233:Core/Src/hw_i2c1.c **** int i2c1_send(uint8_t *data)
 234:Core/Src/hw_i2c1.c **** {
 732              		.loc 1 234 1 is_stmt 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 0
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736              		@ link register save eliminated.
 235:Core/Src/hw_i2c1.c ****   /* send if data reg empty */
 236:Core/Src/hw_i2c1.c ****   ASSERT_BOOL(!(I2C1->SR1 & I2C_SR1_TXE));
 737              		.loc 1 236 3 view .LVU229
 738 0000 054B     		ldr	r3, .L49
 739 0002 5B69     		ldr	r3, [r3, #20]
 740 0004 13F0800F 		tst	r3, #128
 741 0008 04D1     		bne	.L48
 237:Core/Src/hw_i2c1.c ****   I2C1->DR = *data;
 742              		.loc 1 237 3 view .LVU230
 743              		.loc 1 237 14 is_stmt 0 view .LVU231
 744 000a 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 745              		.loc 1 237 12 view .LVU232
 746 000c 024B     		ldr	r3, .L49
 747 000e 1A61     		str	r2, [r3, #16]
 238:Core/Src/hw_i2c1.c ****   return EXIT_SUCCESS;
 748              		.loc 1 238 3 is_stmt 1 view .LVU233
 749              		.loc 1 238 10 is_stmt 0 view .LVU234
 750 0010 0020     		movs	r0, #0
 751              	.LVL16:
 752              		.loc 1 238 10 view .LVU235
 753 0012 7047     		bx	lr
 754              	.LVL17:
 755              	.L48:
 236:Core/Src/hw_i2c1.c ****   I2C1->DR = *data;
 756              		.loc 1 236 3 view .LVU236
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 50


 757 0014 0120     		movs	r0, #1
 758              	.LVL18:
 239:Core/Src/hw_i2c1.c **** }
 759              		.loc 1 239 1 view .LVU237
 760 0016 7047     		bx	lr
 761              	.L50:
 762              		.align	2
 763              	.L49:
 764 0018 00540040 		.word	1073763328
 765              		.cfi_endproc
 766              	.LFE74:
 768              		.section	.text.i2c1_set_evt_callback,"ax",%progbits
 769              		.align	1
 770              		.global	i2c1_set_evt_callback
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 775              	i2c1_set_evt_callback:
 776              	.LVL19:
 777              	.LFB75:
 240:Core/Src/hw_i2c1.c **** 
 241:Core/Src/hw_i2c1.c **** int i2c1_set_evt_callback(void (*func_ptr)(void))
 242:Core/Src/hw_i2c1.c **** {
 778              		.loc 1 242 1 is_stmt 1 view -0
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 0
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 782              		@ link register save eliminated.
 243:Core/Src/hw_i2c1.c ****   ASSERT_BOOL(NULL != func_ptr);
 783              		.loc 1 243 3 view .LVU239
 784 0000 18B1     		cbz	r0, .L53
 244:Core/Src/hw_i2c1.c ****   i2c1_evt_callback = func_ptr;
 785              		.loc 1 244 3 view .LVU240
 786              		.loc 1 244 21 is_stmt 0 view .LVU241
 787 0002 034A     		ldr	r2, .L54
 788 0004 1060     		str	r0, [r2]
 245:Core/Src/hw_i2c1.c ****   return EXIT_SUCCESS;
 789              		.loc 1 245 3 is_stmt 1 view .LVU242
 790              		.loc 1 245 10 is_stmt 0 view .LVU243
 791 0006 0020     		movs	r0, #0
 792              	.LVL20:
 793              		.loc 1 245 10 view .LVU244
 794 0008 7047     		bx	lr
 795              	.LVL21:
 796              	.L53:
 243:Core/Src/hw_i2c1.c ****   ASSERT_BOOL(NULL != func_ptr);
 797              		.loc 1 243 3 view .LVU245
 798 000a 0120     		movs	r0, #1
 799              	.LVL22:
 246:Core/Src/hw_i2c1.c **** }
 800              		.loc 1 246 1 view .LVU246
 801 000c 7047     		bx	lr
 802              	.L55:
 803 000e 00BF     		.align	2
 804              	.L54:
 805 0010 00000000 		.word	i2c1_evt_callback
 806              		.cfi_endproc
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 51


 807              	.LFE75:
 809              		.section	.text.i2c1_set_err_callback,"ax",%progbits
 810              		.align	1
 811              		.global	i2c1_set_err_callback
 812              		.syntax unified
 813              		.thumb
 814              		.thumb_func
 816              	i2c1_set_err_callback:
 817              	.LVL23:
 818              	.LFB76:
 247:Core/Src/hw_i2c1.c **** 
 248:Core/Src/hw_i2c1.c **** int i2c1_set_err_callback(void (*func_ptr)(void))
 249:Core/Src/hw_i2c1.c **** {
 819              		.loc 1 249 1 is_stmt 1 view -0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 0
 822              		@ frame_needed = 0, uses_anonymous_args = 0
 823              		@ link register save eliminated.
 250:Core/Src/hw_i2c1.c ****   ASSERT_BOOL(NULL != func_ptr);
 824              		.loc 1 250 3 view .LVU248
 825 0000 18B1     		cbz	r0, .L58
 251:Core/Src/hw_i2c1.c ****   i2c1_err_callback = func_ptr;
 826              		.loc 1 251 3 view .LVU249
 827              		.loc 1 251 21 is_stmt 0 view .LVU250
 828 0002 034A     		ldr	r2, .L59
 829 0004 1060     		str	r0, [r2]
 252:Core/Src/hw_i2c1.c ****   return EXIT_SUCCESS;
 830              		.loc 1 252 3 is_stmt 1 view .LVU251
 831              		.loc 1 252 10 is_stmt 0 view .LVU252
 832 0006 0020     		movs	r0, #0
 833              	.LVL24:
 834              		.loc 1 252 10 view .LVU253
 835 0008 7047     		bx	lr
 836              	.LVL25:
 837              	.L58:
 250:Core/Src/hw_i2c1.c ****   ASSERT_BOOL(NULL != func_ptr);
 838              		.loc 1 250 3 view .LVU254
 839 000a 0120     		movs	r0, #1
 840              	.LVL26:
 253:Core/Src/hw_i2c1.c **** }
 841              		.loc 1 253 1 view .LVU255
 842 000c 7047     		bx	lr
 843              	.L60:
 844 000e 00BF     		.align	2
 845              	.L59:
 846 0010 00000000 		.word	i2c1_err_callback
 847              		.cfi_endproc
 848              	.LFE76:
 850              		.section	.text.i2c1_SR1_dummy_read,"ax",%progbits
 851              		.align	1
 852              		.global	i2c1_SR1_dummy_read
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 857              	i2c1_SR1_dummy_read:
 858              	.LFB77:
 254:Core/Src/hw_i2c1.c **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 52


 255:Core/Src/hw_i2c1.c **** uint16_t i2c1_SR1_dummy_read()
 256:Core/Src/hw_i2c1.c **** {
 859              		.loc 1 256 1 is_stmt 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863              		@ link register save eliminated.
 257:Core/Src/hw_i2c1.c ****   return I2C1->SR1;
 864              		.loc 1 257 3 view .LVU257
 865              		.loc 1 257 14 is_stmt 0 view .LVU258
 866 0000 014B     		ldr	r3, .L62
 867 0002 5869     		ldr	r0, [r3, #20]
 258:Core/Src/hw_i2c1.c **** }
 868              		.loc 1 258 1 view .LVU259
 869 0004 80B2     		uxth	r0, r0
 870 0006 7047     		bx	lr
 871              	.L63:
 872              		.align	2
 873              	.L62:
 874 0008 00540040 		.word	1073763328
 875              		.cfi_endproc
 876              	.LFE77:
 878              		.section	.text.i2c1_SR2_dummy_read,"ax",%progbits
 879              		.align	1
 880              		.global	i2c1_SR2_dummy_read
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	i2c1_SR2_dummy_read:
 886              	.LFB78:
 259:Core/Src/hw_i2c1.c **** 
 260:Core/Src/hw_i2c1.c **** uint16_t i2c1_SR2_dummy_read()
 261:Core/Src/hw_i2c1.c **** {
 887              		.loc 1 261 1 is_stmt 1 view -0
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 0
 890              		@ frame_needed = 0, uses_anonymous_args = 0
 891              		@ link register save eliminated.
 262:Core/Src/hw_i2c1.c ****   return I2C1->SR2;
 892              		.loc 1 262 3 view .LVU261
 893              		.loc 1 262 14 is_stmt 0 view .LVU262
 894 0000 014B     		ldr	r3, .L65
 895 0002 9869     		ldr	r0, [r3, #24]
 263:Core/Src/hw_i2c1.c **** }
 896              		.loc 1 263 1 view .LVU263
 897 0004 80B2     		uxth	r0, r0
 898 0006 7047     		bx	lr
 899              	.L66:
 900              		.align	2
 901              	.L65:
 902 0008 00540040 		.word	1073763328
 903              		.cfi_endproc
 904              	.LFE78:
 906              		.section	.text.i2c1_get_last_event,"ax",%progbits
 907              		.align	1
 908              		.global	i2c1_get_last_event
 909              		.syntax unified
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 53


 910              		.thumb
 911              		.thumb_func
 913              	i2c1_get_last_event:
 914              	.LFB79:
 264:Core/Src/hw_i2c1.c **** 
 265:Core/Src/hw_i2c1.c **** I2C1_EVT i2c1_get_last_event(void)
 266:Core/Src/hw_i2c1.c **** {
 915              		.loc 1 266 1 is_stmt 1 view -0
 916              		.cfi_startproc
 917              		@ args = 0, pretend = 0, frame = 0
 918              		@ frame_needed = 0, uses_anonymous_args = 0
 919              		@ link register save eliminated.
 267:Core/Src/hw_i2c1.c ****   return last_event;
 920              		.loc 1 267 3 view .LVU265
 921              		.loc 1 267 10 is_stmt 0 view .LVU266
 922 0000 014B     		ldr	r3, .L68
 923 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 268:Core/Src/hw_i2c1.c **** }
 924              		.loc 1 268 1 view .LVU267
 925 0004 7047     		bx	lr
 926              	.L69:
 927 0006 00BF     		.align	2
 928              	.L68:
 929 0008 00000000 		.word	last_event
 930              		.cfi_endproc
 931              	.LFE79:
 933              		.section	.text.i2c1_get_last_error,"ax",%progbits
 934              		.align	1
 935              		.global	i2c1_get_last_error
 936              		.syntax unified
 937              		.thumb
 938              		.thumb_func
 940              	i2c1_get_last_error:
 941              	.LFB80:
 269:Core/Src/hw_i2c1.c **** 
 270:Core/Src/hw_i2c1.c **** I2C1_ERR i2c1_get_last_error(void)
 271:Core/Src/hw_i2c1.c **** {
 942              		.loc 1 271 1 is_stmt 1 view -0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946              		@ link register save eliminated.
 272:Core/Src/hw_i2c1.c ****   return last_error;
 947              		.loc 1 272 3 view .LVU269
 948              		.loc 1 272 10 is_stmt 0 view .LVU270
 949 0000 014B     		ldr	r3, .L71
 950 0002 1888     		ldrh	r0, [r3]
 273:Core/Src/hw_i2c1.c **** }
 951              		.loc 1 273 1 view .LVU271
 952 0004 80B2     		uxth	r0, r0
 953 0006 7047     		bx	lr
 954              	.L72:
 955              		.align	2
 956              	.L71:
 957 0008 00000000 		.word	last_error
 958              		.cfi_endproc
 959              	.LFE80:
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 54


 961              		.section	.text.I2C1_EV_IRQHandler,"ax",%progbits
 962              		.align	1
 963              		.global	I2C1_EV_IRQHandler
 964              		.syntax unified
 965              		.thumb
 966              		.thumb_func
 968              	I2C1_EV_IRQHandler:
 969              	.LFB81:
 274:Core/Src/hw_i2c1.c **** 
 275:Core/Src/hw_i2c1.c **** /* I2C1 event handler */
 276:Core/Src/hw_i2c1.c **** void I2C1_EV_IRQHandler(void)
 277:Core/Src/hw_i2c1.c **** {
 970              		.loc 1 277 1 is_stmt 1 view -0
 971              		.cfi_startproc
 972              		@ args = 0, pretend = 0, frame = 0
 973              		@ frame_needed = 0, uses_anonymous_args = 0
 974 0000 08B5     		push	{r3, lr}
 975              		.cfi_def_cfa_offset 8
 976              		.cfi_offset 3, -8
 977              		.cfi_offset 14, -4
 278:Core/Src/hw_i2c1.c ****   /* Check flags, log event */
 279:Core/Src/hw_i2c1.c ****   for (idx = 0; idx < sizeof(EVT_LIST); idx++)
 978              		.loc 1 279 3 view .LVU273
 979              		.loc 1 279 12 is_stmt 0 view .LVU274
 980 0002 114B     		ldr	r3, .L80
 981 0004 0022     		movs	r2, #0
 982 0006 1A70     		strb	r2, [r3]
 983              		.loc 1 279 3 view .LVU275
 984 0008 04E0     		b	.L74
 985              	.L75:
 986              		.loc 1 279 44 is_stmt 1 discriminator 2 view .LVU276
 987 000a 0F4A     		ldr	r2, .L80
 988 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 989 000e 0133     		adds	r3, r3, #1
 990 0010 DBB2     		uxtb	r3, r3
 991 0012 1370     		strb	r3, [r2]
 992              	.L74:
 993              		.loc 1 279 21 discriminator 1 view .LVU277
 994 0014 0C4B     		ldr	r3, .L80
 995 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 996 0018 DBB2     		uxtb	r3, r3
 997 001a 052B     		cmp	r3, #5
 998 001c 0FD8     		bhi	.L79
 280:Core/Src/hw_i2c1.c ****   {
 281:Core/Src/hw_i2c1.c ****     if (I2C1->SR1 & ((uint32_t)(EVT_LIST[idx])))
 999              		.loc 1 281 5 view .LVU278
 1000              		.loc 1 281 13 is_stmt 0 view .LVU279
 1001 001e 0B4B     		ldr	r3, .L80+4
 1002 0020 5A69     		ldr	r2, [r3, #20]
 1003              		.loc 1 281 41 view .LVU280
 1004 0022 094B     		ldr	r3, .L80
 1005 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1006 0026 DBB2     		uxtb	r3, r3
 1007 0028 0949     		ldr	r1, .L80+8
 1008 002a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1009              		.loc 1 281 8 view .LVU281
 1010 002c 1A42     		tst	r2, r3
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 55


 1011 002e ECD0     		beq	.L75
 282:Core/Src/hw_i2c1.c ****     {
 283:Core/Src/hw_i2c1.c ****       last_event = EVT_LIST[idx];
 1012              		.loc 1 283 7 is_stmt 1 view .LVU282
 1013              		.loc 1 283 28 is_stmt 0 view .LVU283
 1014 0030 054B     		ldr	r3, .L80
 1015 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1016 0034 DBB2     		uxtb	r3, r3
 1017 0036 CA5C     		ldrb	r2, [r1, r3]	@ zero_extendqisi2
 1018              		.loc 1 283 18 view .LVU284
 1019 0038 064B     		ldr	r3, .L80+12
 1020 003a 1A70     		strb	r2, [r3]
 1021 003c E5E7     		b	.L75
 1022              	.L79:
 284:Core/Src/hw_i2c1.c ****     }
 285:Core/Src/hw_i2c1.c ****   }
 286:Core/Src/hw_i2c1.c **** 
 287:Core/Src/hw_i2c1.c ****   /* call a registered callback */
 288:Core/Src/hw_i2c1.c ****   if (NULL != i2c1_evt_callback)
 1023              		.loc 1 288 3 is_stmt 1 view .LVU285
 1024              		.loc 1 288 12 is_stmt 0 view .LVU286
 1025 003e 064B     		ldr	r3, .L80+16
 1026 0040 1B68     		ldr	r3, [r3]
 1027              		.loc 1 288 6 view .LVU287
 1028 0042 03B1     		cbz	r3, .L73
 289:Core/Src/hw_i2c1.c ****   {
 290:Core/Src/hw_i2c1.c ****     i2c1_evt_callback();
 1029              		.loc 1 290 5 is_stmt 1 view .LVU288
 1030 0044 9847     		blx	r3
 1031              	.LVL27:
 1032              	.L73:
 291:Core/Src/hw_i2c1.c ****   }
 292:Core/Src/hw_i2c1.c **** 
 293:Core/Src/hw_i2c1.c ****   /* clear flag, interrupt over */
 294:Core/Src/hw_i2c1.c ****   // NVIC_ClearPendingIRQ(I2C1_EV_IRQn);
 295:Core/Src/hw_i2c1.c **** }
 1033              		.loc 1 295 1 is_stmt 0 view .LVU289
 1034 0046 08BD     		pop	{r3, pc}
 1035              	.L81:
 1036              		.align	2
 1037              	.L80:
 1038 0048 00000000 		.word	idx
 1039 004c 00540040 		.word	1073763328
 1040 0050 00000000 		.word	EVT_LIST
 1041 0054 00000000 		.word	last_event
 1042 0058 00000000 		.word	i2c1_evt_callback
 1043              		.cfi_endproc
 1044              	.LFE81:
 1046              		.section	.text.I2C1_ER_IRQHandler,"ax",%progbits
 1047              		.align	1
 1048              		.global	I2C1_ER_IRQHandler
 1049              		.syntax unified
 1050              		.thumb
 1051              		.thumb_func
 1053              	I2C1_ER_IRQHandler:
 1054              	.LFB82:
 296:Core/Src/hw_i2c1.c **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 56


 297:Core/Src/hw_i2c1.c **** /* I2C1 error handler */
 298:Core/Src/hw_i2c1.c **** void I2C1_ER_IRQHandler(void)
 299:Core/Src/hw_i2c1.c **** {
 1055              		.loc 1 299 1 is_stmt 1 view -0
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 0
 1058              		@ frame_needed = 0, uses_anonymous_args = 0
 1059 0000 08B5     		push	{r3, lr}
 1060              		.cfi_def_cfa_offset 8
 1061              		.cfi_offset 3, -8
 1062              		.cfi_offset 14, -4
 300:Core/Src/hw_i2c1.c ****   /* Check flags, log error */
 301:Core/Src/hw_i2c1.c ****   for (idx = 0; idx < sizeof(ERR_LIST); idx++)
 1063              		.loc 1 301 3 view .LVU291
 1064              		.loc 1 301 12 is_stmt 0 view .LVU292
 1065 0002 124B     		ldr	r3, .L89
 1066 0004 0022     		movs	r2, #0
 1067 0006 1A70     		strb	r2, [r3]
 1068              		.loc 1 301 3 view .LVU293
 1069 0008 04E0     		b	.L83
 1070              	.L84:
 1071              		.loc 1 301 44 is_stmt 1 discriminator 2 view .LVU294
 1072 000a 104A     		ldr	r2, .L89
 1073 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1074 000e 0133     		adds	r3, r3, #1
 1075 0010 DBB2     		uxtb	r3, r3
 1076 0012 1370     		strb	r3, [r2]
 1077              	.L83:
 1078              		.loc 1 301 21 discriminator 1 view .LVU295
 1079 0014 0D4B     		ldr	r3, .L89
 1080 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1081 0018 DBB2     		uxtb	r3, r3
 1082 001a 0D2B     		cmp	r3, #13
 1083 001c 10D8     		bhi	.L88
 302:Core/Src/hw_i2c1.c ****   {
 303:Core/Src/hw_i2c1.c ****     if (I2C1->SR1 & ((uint32_t)(ERR_LIST[idx])))
 1084              		.loc 1 303 5 view .LVU296
 1085              		.loc 1 303 13 is_stmt 0 view .LVU297
 1086 001e 0C4B     		ldr	r3, .L89+4
 1087 0020 5A69     		ldr	r2, [r3, #20]
 1088              		.loc 1 303 41 view .LVU298
 1089 0022 0A4B     		ldr	r3, .L89
 1090 0024 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1091 0026 0B4B     		ldr	r3, .L89+8
 1092 0028 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 1093              		.loc 1 303 8 view .LVU299
 1094 002c 1A42     		tst	r2, r3
 1095 002e ECD0     		beq	.L84
 304:Core/Src/hw_i2c1.c ****     {
 305:Core/Src/hw_i2c1.c ****       last_error = ERR_LIST[idx];
 1096              		.loc 1 305 7 is_stmt 1 view .LVU300
 1097              		.loc 1 305 28 is_stmt 0 view .LVU301
 1098 0030 064B     		ldr	r3, .L89
 1099 0032 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1100 0034 074B     		ldr	r3, .L89+8
 1101 0036 33F81220 		ldrh	r2, [r3, r2, lsl #1]
 1102              		.loc 1 305 18 view .LVU302
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 57


 1103 003a 074B     		ldr	r3, .L89+12
 1104 003c 1A80     		strh	r2, [r3]	@ movhi
 1105 003e E4E7     		b	.L84
 1106              	.L88:
 306:Core/Src/hw_i2c1.c ****     }
 307:Core/Src/hw_i2c1.c ****   }
 308:Core/Src/hw_i2c1.c **** 
 309:Core/Src/hw_i2c1.c ****   /* call a registered callback */
 310:Core/Src/hw_i2c1.c ****   if (NULL != i2c1_err_callback)
 1107              		.loc 1 310 3 is_stmt 1 view .LVU303
 1108              		.loc 1 310 12 is_stmt 0 view .LVU304
 1109 0040 064B     		ldr	r3, .L89+16
 1110 0042 1B68     		ldr	r3, [r3]
 1111              		.loc 1 310 6 view .LVU305
 1112 0044 03B1     		cbz	r3, .L82
 311:Core/Src/hw_i2c1.c ****   {
 312:Core/Src/hw_i2c1.c ****     i2c1_err_callback();
 1113              		.loc 1 312 5 is_stmt 1 view .LVU306
 1114 0046 9847     		blx	r3
 1115              	.LVL28:
 1116              	.L82:
 313:Core/Src/hw_i2c1.c ****   }
 314:Core/Src/hw_i2c1.c **** 
 315:Core/Src/hw_i2c1.c ****   /* clear flag, interrupt over */
 316:Core/Src/hw_i2c1.c ****   // NVIC_ClearPendingIRQ(I2C1_ER_IRQn);
 317:Core/Src/hw_i2c1.c **** }...
 1117              		.loc 1 317 1 is_stmt 0 view .LVU307
 1118 0048 08BD     		pop	{r3, pc}
 1119              	.L90:
 1120 004a 00BF     		.align	2
 1121              	.L89:
 1122 004c 00000000 		.word	idx
 1123 0050 00540040 		.word	1073763328
 1124 0054 00000000 		.word	ERR_LIST
 1125 0058 00000000 		.word	last_error
 1126 005c 00000000 		.word	i2c1_err_callback
 1127              		.cfi_endproc
 1128              	.LFE82:
 1130              		.global	ERR_LIST
 1131              		.section	.data.ERR_LIST,"aw"
 1132              		.align	2
 1135              	ERR_LIST:
 1136 0000 0001     		.short	256
 1137 0002 0002     		.short	512
 1138 0004 0004     		.short	1024
 1139 0006 0008     		.short	2048
 1140 0008 0010     		.short	4096
 1141 000a 0040     		.short	16384
 1142 000c 0080     		.short	-32768
 1143              		.global	EVT_LIST
 1144              		.section	.data.EVT_LIST,"aw"
 1145              		.align	2
 1148              	EVT_LIST:
 1149 0000 01       		.byte	1
 1150 0001 02       		.byte	2
 1151 0002 08       		.byte	8
 1152 0003 04       		.byte	4
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 58


 1153 0004 80       		.byte	-128
 1154 0005 40       		.byte	64
 1155              		.section	.bss.i2c1_err_callback,"aw",%nobits
 1156              		.align	2
 1159              	i2c1_err_callback:
 1160 0000 00000000 		.space	4
 1161              		.section	.bss.i2c1_evt_callback,"aw",%nobits
 1162              		.align	2
 1165              	i2c1_evt_callback:
 1166 0000 00000000 		.space	4
 1167              		.section	.bss.i2c1_sda,"aw",%nobits
 1168              		.align	2
 1171              	i2c1_sda:
 1172 0000 00000000 		.space	12
 1172      00000000 
 1172      00000000 
 1173              		.section	.bss.i2c1_scl,"aw",%nobits
 1174              		.align	2
 1177              	i2c1_scl:
 1178 0000 00000000 		.space	12
 1178      00000000 
 1178      00000000 
 1179              		.section	.bss.last_error,"aw",%nobits
 1180              		.align	1
 1183              	last_error:
 1184 0000 0000     		.space	2
 1185              		.section	.bss.last_event,"aw",%nobits
 1188              	last_event:
 1189 0000 00       		.space	1
 1190              		.section	.bss.idx,"aw",%nobits
 1193              	idx:
 1194 0000 00       		.space	1
 1195              		.text
 1196              	.Letext0:
 1197              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1198              		.file 4 "c:\\users\\callum\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 1199              		.file 5 "c:\\users\\callum\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 1200              		.file 6 "Core/Inc/hw_stmgpio.h"
 1201              		.file 7 "Core/Inc/hw_i2c1.h"
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 59


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hw_i2c1.c
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:19     .text.i2c1_reset_periph:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:25     .text.i2c1_reset_periph:0000000000000000 i2c1_reset_periph
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:50     .text.i2c1_reset_periph:0000000000000014 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:55     .text.i2c1_init:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:61     .text.i2c1_init:0000000000000000 i2c1_init
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:313    .text.i2c1_init:0000000000000100 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1177   .bss.i2c1_scl:0000000000000000 i2c1_scl
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1171   .bss.i2c1_sda:0000000000000000 i2c1_sda
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:323    .text.i2c1_ack_bit:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:329    .text.i2c1_ack_bit:0000000000000000 i2c1_ack_bit
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:348    .text.i2c1_ack_bit:000000000000000c $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:353    .text.i2c1_enable_periph:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:359    .text.i2c1_enable_periph:0000000000000000 i2c1_enable_periph
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:384    .text.i2c1_enable_periph:0000000000000014 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:389    .text.i2c1_nack_bit:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:395    .text.i2c1_nack_bit:0000000000000000 i2c1_nack_bit
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:414    .text.i2c1_nack_bit:000000000000000c $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:419    .text.i2c1_disable_periph:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:425    .text.i2c1_disable_periph:0000000000000000 i2c1_disable_periph
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:444    .text.i2c1_disable_periph:000000000000000c $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:449    .text.i2c1_start:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:455    .text.i2c1_start:0000000000000000 i2c1_start
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:641    .text.i2c1_start:00000000000000e4 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:647    .text.i2c1_stop:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:653    .text.i2c1_stop:0000000000000000 i2c1_stop
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:672    .text.i2c1_stop:000000000000000c $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:677    .text.i2c1_recv:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:683    .text.i2c1_recv:0000000000000000 i2c1_recv
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:718    .text.i2c1_recv:0000000000000018 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:723    .text.i2c1_send:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:729    .text.i2c1_send:0000000000000000 i2c1_send
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:764    .text.i2c1_send:0000000000000018 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:769    .text.i2c1_set_evt_callback:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:775    .text.i2c1_set_evt_callback:0000000000000000 i2c1_set_evt_callback
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:805    .text.i2c1_set_evt_callback:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1165   .bss.i2c1_evt_callback:0000000000000000 i2c1_evt_callback
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:810    .text.i2c1_set_err_callback:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:816    .text.i2c1_set_err_callback:0000000000000000 i2c1_set_err_callback
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:846    .text.i2c1_set_err_callback:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1159   .bss.i2c1_err_callback:0000000000000000 i2c1_err_callback
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:851    .text.i2c1_SR1_dummy_read:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:857    .text.i2c1_SR1_dummy_read:0000000000000000 i2c1_SR1_dummy_read
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:874    .text.i2c1_SR1_dummy_read:0000000000000008 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:879    .text.i2c1_SR2_dummy_read:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:885    .text.i2c1_SR2_dummy_read:0000000000000000 i2c1_SR2_dummy_read
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:902    .text.i2c1_SR2_dummy_read:0000000000000008 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:907    .text.i2c1_get_last_event:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:913    .text.i2c1_get_last_event:0000000000000000 i2c1_get_last_event
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:929    .text.i2c1_get_last_event:0000000000000008 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1188   .bss.last_event:0000000000000000 last_event
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:934    .text.i2c1_get_last_error:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:940    .text.i2c1_get_last_error:0000000000000000 i2c1_get_last_error
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:957    .text.i2c1_get_last_error:0000000000000008 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1183   .bss.last_error:0000000000000000 last_error
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:962    .text.I2C1_EV_IRQHandler:0000000000000000 $t
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s 			page 60


C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:968    .text.I2C1_EV_IRQHandler:0000000000000000 I2C1_EV_IRQHandler
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1038   .text.I2C1_EV_IRQHandler:0000000000000048 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1193   .bss.idx:0000000000000000 idx
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1148   .data.EVT_LIST:0000000000000000 EVT_LIST
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1047   .text.I2C1_ER_IRQHandler:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1053   .text.I2C1_ER_IRQHandler:0000000000000000 I2C1_ER_IRQHandler
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1122   .text.I2C1_ER_IRQHandler:000000000000004c $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1135   .data.ERR_LIST:0000000000000000 ERR_LIST
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1132   .data.ERR_LIST:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1145   .data.EVT_LIST:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1156   .bss.i2c1_err_callback:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1162   .bss.i2c1_evt_callback:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1168   .bss.i2c1_sda:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1174   .bss.i2c1_scl:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1180   .bss.last_error:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1189   .bss.last_event:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccUZlazV.s:1194   .bss.idx:0000000000000000 $d

UNDEFINED SYMBOLS
stmgpio_setup
