# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 680 0.001024 512 2 650 15616 0.641568 0.452736 7.55734 13.2482 22.0087 22.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 680 0.001024 512 2 650 15552 0.633952 0.45248 8.91766 13.1561 23.27 23.3714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 680 0.001024 512 2 650 15360 0.633792 0.448704 9.24499 13.0892 23.5258 23.6261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 680 0.001024 512 2 650 15360 0.632896 0.446272 8.5568 13.0971 22.8445 22.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 680 0.001024 512 2 650 15200 0.643104 0.448512 8.55738 13.1024 22.8595 22.9624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 680 0.001024 512 2 650 15232 0.636416 0.448704 8.80506 13.1481 23.1517 23.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 680 0.001024 512 2 650 15360 0.636928 0.44736 8.99056 13.1102 23.3013 23.4004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 680 0.001024 512 2 650 14848 0.632928 0.449952 8.48643 12.9473 22.6303 22.7389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 680 0.001024 512 2 650 15360 0.635936 0.448512 8.71562 13.1688 23.0789 23.1803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 680 0.001024 512 2 650 15200 0.63952 0.45056 9.40931 13.1748 23.7871 23.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 680 0.001024 512 2 650 14336 0.626976 0.436224 10.0051 12.7004 23.8822 23.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 680 0.001024 512 2 660 15488 0.63696 0.452608 7.58163 13.2255 22.0114 22.1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 680 0.001024 512 2 660 15360 0.640768 0.45984 7.59603 13.159 21.9705 22.0713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 680 0.001024 512 2 660 15360 0.636096 0.45056 7.62259 13.2036 22.0252 22.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 680 0.001024 512 2 660 15232 0.638784 0.448352 7.63178 13.127 21.955 22.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 680 0.001024 512 2 660 15360 0.64272 0.451904 8.08659 13.2415 22.537 22.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 680 0.001024 512 2 660 15264 0.64016 0.452608 9.08435 13.1536 23.4382 23.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 680 0.001024 512 2 660 15040 0.634592 0.446688 8.8089 13.0811 23.0867 23.1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 680 0.001024 512 2 660 14976 0.632864 0.448512 9.33446 13.1029 23.6311 23.7302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 680 0.001024 512 2 660 15200 0.64 0.44832 9.56442 13.0942 23.8603 23.9596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 680 0.001024 512 2 660 15232 0.635424 0.44544 9.43638 13.1449 23.7755 23.8764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 680 0.001024 512 2 660 14880 0.643232 0.449888 9.21398 13.1221 23.5413 23.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 680 0.001024 512 2 660 14848 0.634528 0.445056 8.75408 12.9476 22.8892 22.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 680 0.001024 512 2 660 14592 0.643744 0.448544 9.56214 13.1557 23.9241 24.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 680 0.001024 512 2 660 15200 0.639552 0.448512 10.6198 13.1772 24.9929 25.0926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 680 0.001024 512 2 660 14336 0.622944 0.44032 9.15213 12.6975 23.0256 23.1237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 680 0.001024 512 2 660 15488 0.63632 0.451136 7.16829 13.2374 21.6037 21.7078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 680 0.001024 512 2 660 15360 0.641536 0.45504 8.04371 13.178 22.4285 22.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 680 0.001024 512 2 660 15360 0.63552 0.451424 7.60266 13.1884 21.9907 22.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 680 0.001024 512 2 660 15232 0.64048 0.44912 7.64582 13.1227 21.9691 22.0692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 680 0.001024 512 2 660 15360 0.64096 0.451328 7.72902 13.2484 22.1859 22.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 680 0.001024 512 2 660 15264 0.638144 0.451872 9.6512 13.148 23.9996 24.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 680 0.001024 512 2 660 14976 0.630688 0.44544 6.84144 13.0094 21.0425 21.1471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 680 0.001024 512 2 660 15040 0.633856 0.45056 9.43718 13.0844 23.7192 23.8187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 680 0.001024 512 2 660 14720 0.642144 0.450624 6.56474 13.1355 20.9062 21.0085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 680 0.001024 512 2 660 14976 0.63424 0.447104 8.61498 13.0946 22.9011 23.0011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 680 0.001024 512 2 660 14592 0.644352 0.450016 6.09142 13.1683 20.464 20.5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 680 0.001024 512 2 660 15200 0.641952 0.449728 9.02054 13.1117 23.3381 23.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 680 0.001024 512 2 660 15200 0.641024 0.452608 6.55072 13.1819 20.9427 21.0464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 680 0.001024 512 2 660 15232 0.63424 0.446368 11.3935 13.1564 25.7427 25.8454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 680 0.001024 512 2 660 14336 0.634976 0.444192 7.09014 12.9215 21.205 21.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 680 0.001024 512 2 660 14880 0.640448 0.448512 10.7955 13.1233 25.119 25.2167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 680 0.001024 512 2 660 14400 0.644288 0.45056 7.25078 13.1889 21.6472 21.7447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 680 0.001024 512 2 660 14848 0.631136 0.442368 10.5904 12.9541 24.7318 24.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 680 0.001024 512 2 660 14336 0.625888 0.437728 6.92077 12.7001 20.7968 20.9019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 680 0.001024 512 2 660 14592 0.646976 0.45024 9.11197 13.1593 23.481 23.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 680 0.001024 512 2 660 13824 0.632992 0.438272 6.28403 12.7736 20.2444 20.3434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 680 0.001024 512 2 660 15200 0.64128 0.45024 10.1134 13.1744 24.4892 24.5903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 680 0.001024 512 2 660 12800 0.612224 0.42096 6.32445 12.2207 19.695 19.7931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 680 0.001024 512 2 672 15232 0.640672 0.449408 7.26803 13.2269 21.6945 21.7934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 680 0.001024 512 2 672 15200 0.637344 0.452832 7.65706 13.1755 22.0365 22.1382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 680 0.001024 512 2 672 15168 0.638976 0.452416 7.58989 13.1922 21.9894 22.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 680 0.001024 512 2 672 14976 0.637088 0.44832 5.05005 13.093 19.3411 19.4394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 680 0.001024 512 2 672 15008 0.641568 0.44864 8.58499 13.1214 22.9066 23.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 680 0.001024 512 2 672 14784 0.643072 0.449856 5.59939 13.146 19.9465 20.0493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 680 0.001024 512 2 672 15104 0.6456 0.452032 8.3152 13.255 22.7778 22.8782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 680 0.001024 512 2 672 14336 0.637504 0.444288 5.44602 12.9441 19.5844 19.6878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 680 0.001024 512 2 672 14976 0.65296 0.454656 9.22698 13.1458 23.5966 23.6993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 680 0.001024 512 2 672 14400 0.633856 0.446464 6.54848 13.0104 20.7488 20.8527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 680 0.001024 512 2 672 15040 0.63408 0.447968 8.94771 13.0875 23.2315 23.3378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 680 0.001024 512 2 672 14720 0.639232 0.448352 6.39846 13.1346 20.7361 20.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 680 0.001024 512 2 672 14976 0.63472 0.448512 11.0144 13.1061 25.3137 25.4125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 680 0.001024 512 2 672 14592 0.6456 0.44832 7.02365 13.168 21.3948 21.4973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 680 0.001024 512 2 672 14800 0.64688 0.448512 10.8481 13.1091 25.1621 25.2641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 680 0.001024 512 2 672 14400 0.648416 0.45056 7.3401 13.1644 21.7154 21.8173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 680 0.001024 512 2 672 14784 0.640064 0.44704 10.418 13.1497 24.7625 24.8628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 680 0.001024 512 2 672 14336 0.635264 0.440512 6.85686 12.9356 20.9827 21.0842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 680 0.001024 512 2 672 14880 0.64 0.448512 10.0392 13.1119 24.3531 24.4541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 680 0.001024 512 2 672 14400 0.64336 0.448512 6.77645 13.2034 21.1798 21.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 680 0.001024 512 2 672 14336 0.637152 0.444 9.48307 12.9572 23.6342 23.7343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 680 0.001024 512 2 672 13312 0.634688 0.435008 6.16694 12.7036 20.0521 20.1515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 680 0.001024 512 2 650 15616 0.636992 0.450752 8.04605 13.2301 22.4754 22.5766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 680 0.001024 512 2 650 15520 0.640256 0.45056 7.28355 13.1659 21.6536 21.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 680 0.001024 512 2 650 15360 0.634688 0.448512 4.85014 13.0826 19.1264 19.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 680 0.001024 512 2 650 15552 0.636704 0.452608 7.81174 13.2018 22.212 22.3134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 680 0.001024 512 2 650 15360 0.633216 0.446592 5.2568 13.1087 19.5587 19.6585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 680 0.001024 512 2 650 15456 0.637664 0.448512 8.32717 13.1228 22.6477 22.7499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 680 0.001024 512 2 650 15232 0.636928 0.446944 5.42986 13.1437 19.7696 19.8717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 680 0.001024 512 2 650 15616 0.642752 0.453152 8.51782 13.2478 22.9716 23.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 680 0.001024 512 2 650 14848 0.634304 0.444416 5.61654 12.9465 19.7496 19.8496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 680 0.001024 512 2 650 15264 0.636928 0.45424 9.3433 13.1411 23.6868 23.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 680 0.001024 512 2 650 14976 0.631136 0.446688 6.55904 13.01 20.7587 20.8607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 680 0.001024 512 2 650 15360 0.630208 0.446656 8.97245 13.0866 23.2507 23.3476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 680 0.001024 512 2 650 15360 0.636864 0.449664 6.47869 13.1484 20.8234 20.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 680 0.001024 512 2 650 15360 0.631264 0.447616 10.8988 13.0916 25.1812 25.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 680 0.001024 512 2 650 15360 0.635872 0.450304 7.31706 13.1706 21.6866 21.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 680 0.001024 512 2 650 15200 0.641696 0.448768 10.9803 13.0974 25.2801 25.3809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 680 0.001024 512 2 650 15200 0.63952 0.45056 7.55331 13.1642 21.9199 22.0187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 680 0.001024 512 2 650 15232 0.63616 0.448608 9.94381 13.1574 24.2966 24.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 680 0.001024 512 2 650 14336 0.633504 0.442144 6.54573 12.923 20.6538 20.7585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 680 0.001024 512 2 650 15360 0.639264 0.446496 9.916 13.1091 24.2226 24.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 680 0.001024 512 2 650 15360 0.636352 0.44944 7.01629 13.1892 21.4042 21.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 680 0.001024 512 2 650 14848 0.634976 0.442752 9.5913 12.9559 23.7394 23.8391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 680 0.001024 512 2 650 14336 0.62368 0.43584 6.64554 12.6889 20.5015 20.6042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 680 0.001024 512 2 672 15360 0.638432 0.452672 7.29558 13.2269 21.7271 21.8255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 680 0.001024 512 2 672 15360 0.644224 0.451008 4.88246 13.2649 19.3544 19.4571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 680 0.001024 512 2 672 15200 0.638624 0.453056 7.41219 13.1628 21.7819 21.8817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 680 0.001024 512 2 672 15040 0.636896 0.447136 5.03021 13.0865 19.3148 19.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 680 0.001024 512 2 672 15168 0.640032 0.450496 8.19238 13.1929 22.5892 22.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 680 0.001024 512 2 672 14976 0.63696 0.450144 5.30358 13.0923 19.5935 19.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 680 0.001024 512 2 672 15008 0.641056 0.448512 7.65334 13.1115 21.9677 22.0691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 680 0.001024 512 2 672 14784 0.640992 0.447424 5.03894 13.1593 19.4019 19.5074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 680 0.001024 512 2 672 14112 0.641088 0.446848 4.15251 12.8882 18.2399 18.3415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 680 0.001024 512 2 672 15360 0.643616 0.452608 8.20026 13.246 22.6543 22.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 680 0.001024 512 2 672 14848 0.632928 0.443968 5.37501 12.9429 19.5079 19.6096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 680 0.001024 512 2 672 14592 0.64608 0.453696 4.6305 13.1586 19.0001 19.0997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 680 0.001024 512 2 672 14976 0.643648 0.45216 11.1257 13.1415 25.4734 25.5737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 680 0.001024 512 2 672 14400 0.636928 0.446144 6.90368 13.0046 21.1028 21.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 680 0.001024 512 2 672 14688 0.641504 0.448384 6.13638 13.0487 20.3814 20.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 680 0.001024 512 2 672 15040 0.63424 0.449792 10.6907 13.0961 24.9867 25.0878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 680 0.001024 512 2 672 14720 0.640672 0.447104 7.31101 13.134 21.641 21.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 680 0.001024 512 2 672 14400 0.647168 0.448512 5.88877 13.1849 20.2828 20.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 680 0.001024 512 2 672 14976 0.635008 0.448512 9.76118 13.2206 24.1766 24.2805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 680 0.001024 512 2 672 14592 0.643136 0.448512 6.73082 13.1616 21.0995 21.2029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 680 0.001024 512 2 672 13824 0.628512 0.441792 5.61968 12.7173 19.5176 19.6171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 680 0.001024 512 2 672 14800 0.644864 0.448256 9.9719 13.1111 24.2875 24.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 680 0.001024 512 2 672 14400 0.648448 0.452 6.89248 13.174 21.2801 21.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 680 0.001024 512 2 672 14400 0.651136 0.458176 5.88688 13.2297 20.3396 20.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 680 0.001024 512 2 672 14784 0.640896 0.44816 9.31347 13.1483 23.6659 23.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 680 0.001024 512 2 672 14336 0.63104 0.440128 6.51699 12.9232 20.6244 20.7217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 680 0.001024 512 2 672 13440 0.646688 0.44416 5.61664 13.0004 19.8201 19.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 680 0.001024 512 2 672 14880 0.641568 0.449312 9.76061 13.1211 24.084 24.1883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 680 0.001024 512 2 672 14400 0.642208 0.451232 6.73382 13.1884 21.1332 21.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 680 0.001024 512 2 672 14400 0.63888 0.442624 6.05949 12.9492 20.2042 20.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 680 0.001024 512 2 672 14848 0.6344 0.4432 9.19462 12.9537 23.3388 23.4373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 680 0.001024 512 2 672 14336 0.623168 0.436224 6.96944 12.6893 20.8296 20.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 680 0.001024 512 2 672 13824 0.634112 0.445632 6.06909 12.7814 20.0436 20.1452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 680 0.001024 512 2 680 15104 0.64112 0.452608 7.41126 13.2347 21.8528 21.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 680 0.001024 512 2 680 15104 0.643072 0.451936 5.03405 13.259 19.499 19.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 680 0.001024 512 2 680 15040 0.642016 0.451008 8.19357 13.1778 22.5769 22.6764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 680 0.001024 512 2 680 14720 0.637504 0.449184 5.48989 13.0827 19.773 19.8724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 680 0.001024 512 2 680 14880 0.6416 0.446208 4.70269 13.1121 19.0143 19.1141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 680 0.001024 512 2 680 14976 0.639168 0.452192 7.77651 13.1977 22.1755 22.2737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 680 0.001024 512 2 680 14592 0.641216 0.448512 5.10298 13.104 19.4106 19.5109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 680 0.001024 512 2 680 14400 0.637248 0.443264 4.28 13.0067 18.4766 18.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 680 0.001024 512 2 680 14784 0.641376 0.447584 10.1905 13.1121 24.5052 24.6047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 680 0.001024 512 2 680 14784 0.639584 0.448384 6.63222 13.1519 20.9848 21.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 680 0.001024 512 2 680 14112 0.639744 0.44128 5.41862 12.8965 19.5057 19.6082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 680 0.001024 512 2 680 15104 0.644864 0.456896 10.0922 13.258 24.5641 24.6673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 680 0.001024 512 2 680 14336 0.639712 0.442144 6.28774 12.947 20.4266 20.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 680 0.001024 512 2 680 14592 0.647296 0.454656 5.41242 13.1706 19.7996 19.9007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 680 0.001024 512 2 680 14976 0.641024 0.452608 10.0983 13.1567 24.461 24.5622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 680 0.001024 512 2 680 14400 0.638784 0.446464 6.92944 13.007 21.1358 21.2338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 680 0.001024 512 2 680 14688 0.64176 0.445696 6.2792 13.0447 20.5268 20.6249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 680 0.001024 512 2 680 13824 0.631232 0.437952 5.51235 12.7115 19.406 19.5035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 680 0.001024 512 2 680 14720 0.63632 0.449088 9.96102 13.0835 24.2407 24.3442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 680 0.001024 512 2 680 14720 0.642272 0.449344 7.01648 13.139 21.3639 21.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 680 0.001024 512 2 680 14400 0.648288 0.454304 5.88211 13.2049 20.2998 20.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 680 0.001024 512 2 680 14080 0.659456 0.456704 5.37005 13.2566 19.8542 19.9519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 680 0.001024 512 2 680 14592 0.637344 0.448352 9.47731 13.1117 23.7853 23.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 680 0.001024 512 2 680 14592 0.644896 0.450304 6.84701 13.1702 21.2257 21.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 680 0.001024 512 2 680 13824 0.629024 0.438592 5.63597 12.7236 19.5403 19.6387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 680 0.001024 512 2 680 13824 0.637376 0.440832 5.22102 12.7764 19.1888 19.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 680 0.001024 512 2 680 14800 0.64576 0.446464 9.69309 13.0963 23.9979 24.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 680 0.001024 512 2 680 14400 0.649952 0.4504 7.10454 13.1649 21.4836 21.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 680 0.001024 512 2 680 14400 0.657664 0.455232 6.12346 13.2428 20.5917 20.6909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 680 0.001024 512 2 680 12800 0.612672 0.421888 5.21738 12.2316 18.5949 18.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 680 0.001024 512 2 672 14848 0.64192 0.45152 7.95334 13.2381 22.3958 22.4936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 680 0.001024 512 2 672 14848 0.646944 0.45376 5.1193 13.2476 19.5799 19.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 680 0.001024 512 2 672 14592 0.639136 0.452608 4.31981 13.0924 18.6147 18.7167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 680 0.001024 512 2 672 14720 0.644864 0.452608 7.53565 13.1626 21.9045 22.0063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 680 0.001024 512 2 672 14400 0.643296 0.446784 5.00243 13.0823 19.2869 19.3866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 680 0.001024 512 2 672 14400 0.647488 0.448512 4.20781 13.1203 18.5368 18.6369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 680 0.001024 512 2 672 14784 0.6408 0.45056 9.94634 13.2037 24.3536 24.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 680 0.001024 512 2 672 14592 0.6384 0.448512 6.53046 13.1057 20.8319 20.9307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 680 0.001024 512 2 672 14400 0.635008 0.448384 5.38637 13.0055 19.5862 19.6868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 680 0.001024 512 2 672 14592 0.647136 0.45056 4.71824 13.1676 19.0932 19.1954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 680 0.001024 512 2 672 14560 0.645504 0.452096 9.33741 13.1083 23.657 23.7563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 680 0.001024 512 2 672 14336 0.64464 0.447744 6.14925 13.1503 20.502 20.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 680 0.001024 512 2 672 14112 0.641088 0.4456 5.30474 12.882 19.3875 19.4849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 680 0.001024 512 2 672 13440 0.64192 0.438272 4.60186 12.9232 18.719 18.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 680 0.001024 512 2 672 14848 0.648672 0.4528 9.20726 13.2541 23.6729 23.7735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 680 0.001024 512 2 672 14336 0.639808 0.44464 6.17773 12.9607 20.3342 20.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 680 0.001024 512 2 672 14592 0.644224 0.450336 5.25987 13.1716 19.6349 19.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 680 0.001024 512 2 672 13312 0.637952 0.43728 4.38272 12.6876 18.2583 18.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 680 0.001024 512 2 672 14688 0.645408 0.45056 9.46669 13.1393 23.814 23.9112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 680 0.001024 512 2 672 14400 0.638752 0.44608 6.5889 13.0086 20.7933 20.8939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 680 0.001024 512 2 672 13824 0.649312 0.45056 5.7585 13.059 20.0269 20.1315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 680 0.001024 512 2 672 13824 0.630752 0.438272 5.26125 12.7107 19.1524 19.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 680 0.001024 512 2 672 14400 0.644928 0.446848 9.3064 13.084 23.593 23.6952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 680 0.001024 512 2 672 14080 0.646752 0.45056 6.62701 13.148 20.9876 21.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 680 0.001024 512 2 672 14400 0.645088 0.452128 6.00026 13.2036 20.4128 20.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 680 0.001024 512 2 672 14080 0.658912 0.453792 5.61626 13.2441 20.0884 20.1912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 680 0.001024 512 2 650 15616 0.633952 0.45056 8.09168 13.2276 22.5144 22.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 680 0.001024 512 2 650 15616 0.640672 0.45088 5.44166 13.2589 19.902 20.0049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 680 0.001024 512 2 650 15360 0.633888 0.451136 4.58157 13.1029 18.8776 18.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 680 0.001024 512 2 650 15520 0.640096 0.454656 7.70051 13.1746 22.0815 22.1833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 680 0.001024 512 2 650 15360 0.6328 0.44832 5.14093 13.0956 19.4261 19.5296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 680 0.001024 512 2 650 15360 0.637568 0.447328 4.38141 13.1178 18.6953 18.7971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 680 0.001024 512 2 650 15360 0.634784 0.449664 3.99485 13.1483 18.3433 18.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 680 0.001024 512 2 650 15552 0.635328 0.452192 9.91213 13.2014 24.3132 24.4162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 680 0.001024 512 2 650 15360 0.63344 0.446528 6.388 13.1043 20.6861 20.7853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 680 0.001024 512 2 650 14976 0.633088 0.446464 5.24902 13.0099 19.451 19.5565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 680 0.001024 512 2 650 15360 0.63984 0.450176 4.8328 13.1687 19.2011 19.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 680 0.001024 512 2 650 15456 0.638784 0.44976 9.61078 13.1106 23.921 24.0196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 680 0.001024 512 2 650 15232 0.637344 0.447968 6.18912 13.1431 20.5313 20.6314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 680 0.001024 512 2 650 14784 0.632096 0.442368 5.16806 12.8859 19.2393 19.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 680 0.001024 512 2 650 14336 0.635552 0.441024 4.6937 12.9328 18.8173 18.9171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 680 0.001024 512 2 650 15616 0.63968 0.45488 9.20157 13.2575 23.6627 23.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 680 0.001024 512 2 650 14848 0.636512 0.442368 6.28698 12.9531 20.4322 20.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 680 0.001024 512 2 650 15360 0.641728 0.453504 5.59347 13.1691 19.9654 20.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 680 0.001024 512 2 650 14336 0.630784 0.43584 4.91776 12.6995 18.7944 18.8928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 680 0.001024 512 2 650 15264 0.637664 0.451296 9.77987 13.1533 24.1345 24.2358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 680 0.001024 512 2 650 14976 0.633056 0.444416 6.85194 13.0075 21.0478 21.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 680 0.001024 512 2 650 14688 0.640576 0.450528 6.03434 13.0472 20.2801 20.3813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 680 0.001024 512 2 650 13824 0.632128 0.435744 5.50707 12.7112 19.3956 19.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 680 0.001024 512 2 650 14400 0.643072 0.44224 5.58339 12.9463 19.73 19.8272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 680 0.001024 512 2 650 15360 0.632832 0.447488 9.49594 13.1002 23.7878 23.8858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 680 0.001024 512 2 650 15360 0.633568 0.447264 7.12154 13.1381 21.4542 21.5543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 680 0.001024 512 2 650 15360 0.638528 0.453792 6.31165 13.1951 20.7119 20.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 680 0.001024 512 2 650 15360 0.646848 0.452608 5.94179 13.2444 20.3945 20.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 680 0.001024 512 2 650 12800 0.61184 0.419616 5.37485 12.2298 18.7497 18.8477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 680 0.001024 512 2 660 15488 0.640896 0.451392 7.6879 13.2215 22.1134 22.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 680 0.001024 512 2 660 15360 0.643808 0.452608 5.12694 13.2505 19.5872 19.6874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 680 0.001024 512 2 660 14976 0.637088 0.44672 4.29482 13.103 18.5947 18.6991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 680 0.001024 512 2 660 14848 0.635072 0.4448 3.80547 12.9586 17.9553 18.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 680 0.001024 512 2 660 15360 0.63728 0.45104 9.85827 13.1642 24.2224 24.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 680 0.001024 512 2 660 15040 0.635168 0.446464 6.40816 13.0945 20.6958 20.8016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 680 0.001024 512 2 660 14880 0.641792 0.45056 5.43286 13.1214 19.7607 19.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 680 0.001024 512 2 660 14720 0.642912 0.45056 4.61078 13.1435 18.9609 19.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 680 0.001024 512 2 660 15360 0.636992 0.449248 9.49104 13.2052 23.8998 24.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 680 0.001024 512 2 660 14976 0.636704 0.4448 6.2368 13.1046 20.5391 20.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 680 0.001024 512 2 660 14976 0.635168 0.446752 5.26864 13.0099 19.4719 19.5727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 680 0.001024 512 2 660 14592 0.645664 0.447968 4.8032 13.1708 19.1781 19.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 680 0.001024 512 2 660 14400 0.65088 0.4488 4.09091 13.2036 18.5042 18.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 680 0.001024 512 2 660 15232 0.640896 0.448512 8.77638 13.1208 23.0947 23.1956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 680 0.001024 512 2 660 15232 0.637824 0.446784 5.9536 13.1512 20.3029 20.4022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 680 0.001024 512 2 660 14784 0.635104 0.4424 5.19488 12.8948 19.2819 19.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 680 0.001024 512 2 660 14336 0.6368 0.44032 4.45146 12.9404 18.582 18.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 680 0.001024 512 2 660 14560 0.645952 0.447296 4.2815 13.1103 18.5956 18.6922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 680 0.001024 512 2 660 15360 0.64304 0.452608 8.84477 13.2582 23.3128 23.4107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 680 0.001024 512 2 660 14848 0.635936 0.444384 6.01981 12.9463 20.1555 20.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 680 0.001024 512 2 660 14592 0.647168 0.448512 5.37834 13.1534 19.7396 19.8416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 680 0.001024 512 2 660 14336 0.62736 0.437984 4.87302 12.6884 18.74 18.8378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 680 0.001024 512 2 660 14080 0.652672 0.45024 4.74083 13.2492 19.2063 19.3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 680 0.001024 512 2 704 15232 0.64112 0.452512 7.89398 13.2232 22.3207 22.4234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 680 0.001024 512 2 704 15104 0.646304 0.45248 5.23194 13.258 19.6992 19.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 680 0.001024 512 2 704 14976 0.636448 0.451808 4.48026 13.0918 18.7704 18.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 680 0.001024 512 2 704 14336 0.645888 0.444192 3.96298 12.9547 18.1237 18.2308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 680 0.001024 512 2 704 15200 0.64288 0.452608 10.145 13.1649 24.5183 24.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 680 0.001024 512 2 704 15040 0.634944 0.447904 6.624 13.0964 20.9154 21.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 680 0.001024 512 2 704 14880 0.643904 0.452608 5.4897 13.1132 19.8103 19.9107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 680 0.001024 512 2 704 14720 0.64272 0.448544 4.77482 13.1499 19.128 19.2292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 680 0.001024 512 2 704 14400 0.651328 0.450816 4.46598 13.167 18.8484 18.9502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 680 0.001024 512 2 704 15168 0.637632 0.45088 9.71638 13.2066 24.1218 24.2262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 680 0.001024 512 2 704 14976 0.634784 0.44624 6.4199 13.0927 20.7052 20.7913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 680 0.001024 512 2 704 14400 0.639488 0.448512 5.16509 13.0071 19.3692 19.4758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 680 0.001024 512 2 704 14592 0.645184 0.448768 4.97664 13.1576 19.3385 19.4401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 680 0.001024 512 2 704 14400 0.648384 0.449824 4.13507 13.1967 18.5447 18.6483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 680 0.001024 512 2 704 15008 0.6424 0.447456 8.98688 13.1105 23.2973 23.4013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 680 0.001024 512 2 704 14784 0.64144 0.446912 6.01408 13.1583 20.3718 20.4726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 680 0.001024 512 2 704 14112 0.641088 0.44464 5.04096 12.893 19.1318 19.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 680 0.001024 512 2 704 14336 0.6368 0.442368 4.55725 12.9353 18.6805 18.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 680 0.001024 512 2 704 14560 0.64704 0.448224 4.37901 13.1079 18.6956 18.7938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 680 0.001024 512 2 704 15104 0.64512 0.45232 9.03638 13.2614 23.5053 23.6027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 680 0.001024 512 2 704 14336 0.64112 0.444416 6.22867 12.9587 20.3827 20.4838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 680 0.001024 512 2 704 14592 0.647072 0.455872 5.55014 13.1689 19.9342 20.0359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 680 0.001024 512 2 704 13312 0.633696 0.434176 4.72726 12.6993 18.6076 18.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 680 0.001024 512 2 704 14080 0.65712 0.452544 4.94854 13.2473 19.4151 19.5171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 680 0.001024 512 2 704 13824 0.64064 0.443488 4.62208 12.7817 18.6028 18.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 680 0.001024 512 2 768 14080 0.649664 0.453248 7.87875 13.2134 22.3063 22.4116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 680 0.001024 512 2 768 14080 0.653408 0.452608 8.76288 13.2259 23.209 23.3116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 680 0.001024 512 2 768 14080 0.657792 0.452736 6.19677 13.2591 20.6754 20.7749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 680 0.001024 512 2 768 13824 0.65136 0.448512 5.23699 13.0939 19.5428 19.6464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 680 0.001024 512 2 768 13312 0.650528 0.443616 4.71536 12.9515 18.8727 18.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 680 0.001024 512 2 768 13440 0.654144 0.45056 4.52298 13.1394 18.8811 18.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 680 0.001024 512 2 768 13824 0.654208 0.454656 4.64413 13.1583 19.0183 19.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 680 0.001024 512 2 768 13440 0.64912 0.445056 4.05501 12.9293 18.1913 18.2898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 680 0.001024 512 2 768 12288 0.645408 0.434304 3.83715 12.6991 17.7268 17.8264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 680 0.001024 512 2 660 14336 0.63712 0.441856 3.25251 12.9378 17.3803 17.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 680 0.001024 512 2 704 14336 0.637504 0.442848 3.42112 12.9353 17.5494 17.6557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 680 0.001024 512 2 650 14560 0.649728 0.448512 3.23632 13.1108 17.5517 17.6535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 680 0.001024 512 2 672 13440 0.658528 0.448608 3.07206 13.1106 17.4003 17.5029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 680 0.001024 512 2 672 14848 0.63296 0.442688 3.55632 12.9433 17.6876 17.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 680 0.001024 512 2 672 11520 0.612608 0.419616 4.4888 12.0656 17.699 17.7995
