FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TTLPULSE_IN\I";
2"CLK\I";
3"DELAY_VAL\I";
4"REFPULSE_OUT\I";
5"VCC5\G";
6"PLOADENABLE_TTL\I";
7"GND\G";
8"DELPULSE_OUT\I";
%"DS1023500"
"1","(0,3050)","0","ttl","I1";
;
$LOCATION"U90"
CDS_LMAN_SYM_OUTLINE"-175,125,175,-125"
CDS_LIB"ttl"
CDS_LOCATION"U90"
$SEC"1"
CDS_SEC"1";
"D/P2"
$PN"1"3;
"CLK/P1"2;
"Q/P0"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"LE* \B"
$PN"2"6;
"MS"
$PN"11"7;
"PS"
$PN"14"5;
"PWM"
$PN"9"4;
"OUT"
$PN"15"8;
"IN"
$PN"1"1;
END.
