# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'ov5642_if_lib.camera_configurator' instantiated in architecture 'arducam_if:arducam_if' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (13, 53): ')' expected.
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (13, 53): ';' expected.
# Error: COMP96_0019: ov5462_sccb_cntrl.vhd : (13, 53): Keyword 'end' expected.
# Error: COMP96_0016: ov5462_sccb_cntrl.vhd : (14, 2): Design unit declaration expected.
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (52, 22): ';' expected.
# Error: COMP96_0019: ov5462_sccb_cntrl.vhd : (52, 22): Keyword 'end' expected.
# Error: COMP96_0016: ov5462_sccb_cntrl.vhd : (52, 24): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (13, 53): ')' expected.
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (13, 53): ';' expected.
# Error: COMP96_0019: ov5462_sccb_cntrl.vhd : (13, 53): Keyword 'end' expected.
# Error: COMP96_0016: ov5462_sccb_cntrl.vhd : (14, 2): Design unit declaration expected.
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (55, 29): ';' expected.
# Error: COMP96_0025: ov5462_sccb_cntrl.vhd : (61, 31): Identifier or string literal expected.
# Error: COMP96_0019: ov5462_sccb_cntrl.vhd : (67, 2): Keyword 'end' expected.
# Error: COMP96_0016: ov5462_sccb_cntrl.vhd : (67, 7): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Error: COMP96_0591: ov5462_sccb_cntrl.vhd : (13, 52): Cannot remove 8 characters from the left and adjust the width of the expanded bit value "01111000" to 0. All removed characters must be zero when an unsigned base specifier is used. (IEEE 1076-2008, 15.8)
# Compile Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (26, 18): ')' expected.
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (26, 18): ';' expected.
# Error: COMP96_0019: ov5462_sccb_cntrl.vhd : (26, 20): Keyword 'end' expected.
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (26, 20): ';' expected.
# Error: COMP96_0016: ov5462_sccb_cntrl.vhd : (26, 26): Design unit declaration expected.
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (79, 4): ';' expected.
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (110, 4): ';' expected.
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (166, 29): ';' expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Error: COMP96_0591: ov5462_sccb_cntrl.vhd : (13, 52): Cannot remove 8 characters from the left and adjust the width of the expanded bit value "01111000" to 0. All removed characters must be zero when an unsigned base specifier is used. (IEEE 1076-2008, 15.8)
# Compile Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (26, 18): ')' expected.
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (26, 18): ';' expected.
# Error: COMP96_0019: ov5462_sccb_cntrl.vhd : (26, 20): Keyword 'end' expected.
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (26, 20): ';' expected.
# Error: COMP96_0016: ov5462_sccb_cntrl.vhd : (26, 26): Design unit declaration expected.
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: VLM_0036: The primary and the secondary unit must be compiled using the same language version (-93/-2002/-2008).
# Error: COMP96_0056: ov5462_sccb_cntrl.vhd : (30, 1): Cannot find referenced entity declaration "OV5462_SCCB_CNTRL".
# Compile failure 8 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Error: COMP96_0591: ov5462_sccb_cntrl.vhd : (13, 52): Cannot remove 8 characters from the left and adjust the width of the expanded bit value "01111000" to 0. All removed characters must be zero when an unsigned base specifier is used. (IEEE 1076-2008, 15.8)
# Compile Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (26, 18): ')' expected.
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (26, 18): ';' expected.
# Error: COMP96_0019: ov5462_sccb_cntrl.vhd : (26, 20): Keyword 'end' expected.
# Error: COMP96_0015: ov5462_sccb_cntrl.vhd : (26, 20): ';' expected.
# Error: COMP96_0016: ov5462_sccb_cntrl.vhd : (26, 26): Design unit declaration expected.
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: VLM_0036: The primary and the secondary unit must be compiled using the same language version (-93/-2002/-2008).
# Error: COMP96_0056: ov5462_sccb_cntrl.vhd : (30, 1): Cannot find referenced entity declaration "OV5462_SCCB_CNTRL".
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Error: COMP96_0591: ov5462_sccb_cntrl.vhd : (13, 52): Cannot remove 8 characters from the left and adjust the width of the expanded bit value "01111000" to 0. All removed characters must be zero when an unsigned base specifier is used. (IEEE 1076-2008, 15.8)
# Compile Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0367: ov5462_sccb_cntrl.vhd : (13, 52): Improper array length (0). Expected length is 8.
# Error: COMP96_0670: ov5462_sccb_cntrl.vhd : (18, 31): Type constraint does not match subtype indication. An array constraint can only constrain an array. (IEEE 1076-2008 5.3.2.1)
# Error: COMP96_0064: ov5462_sccb_cntrl.vhd : (18, 22): Unknown type.
# Error: COMP96_0670: ov5462_sccb_cntrl.vhd : (19, 30): Type constraint does not match subtype indication. An array constraint can only constrain an array. (IEEE 1076-2008 5.3.2.1)
# Error: COMP96_0064: ov5462_sccb_cntrl.vhd : (19, 21): Unknown type.
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: VLM_0036: The primary and the secondary unit must be compiled using the same language version (-93/-2002/-2008).
# Error: COMP96_0056: ov5462_sccb_cntrl.vhd : (30, 1): Cannot find referenced entity declaration "OV5462_SCCB_CNTRL".
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Error: COMP96_0591: ov5462_sccb_cntrl.vhd : (13, 52): Cannot remove 8 characters from the left and adjust the width of the expanded bit value "01111000" to 0. All removed characters must be zero when an unsigned base specifier is used. (IEEE 1076-2008, 15.8)
# Compile Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0367: ov5462_sccb_cntrl.vhd : (13, 52): Improper array length (0). Expected length is 8.
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: VLM_0036: The primary and the secondary unit must be compiled using the same language version (-93/-2002/-2008).
# Error: COMP96_0056: ov5462_sccb_cntrl.vhd : (30, 1): Cannot find referenced entity declaration "OV5462_SCCB_CNTRL".
# Compile failure 4 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Too many errors - compilation terminated
# Error: COMP96_0617: ov5462_sccb_cntrl.vhd : (53, 14): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC' to 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (74, 7): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (74, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (74, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (83, 7): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (83, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (83, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (92, 7): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (92, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (92, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (98, 7): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (98, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (98, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (105, 7): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (105, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (105, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (129, 3): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (129, 3): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (131, 3): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (131, 3): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (131, 19): Unknown identifier "sioc_counter".
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (135, 5): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (135, 5): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (138, 5): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (138, 5): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (141, 8): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (141, 8): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (141, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (142, 8): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (142, 8): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (142, 24): Unknown identifier "sioc_counter".
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (144, 8): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (144, 8): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (148, 8): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (148, 8): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (148, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (149, 8): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (149, 8): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (149, 24): Unknown identifier "sioc_counter".
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (151, 8): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (151, 8): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (155, 5): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (155, 5): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (157, 5): Unknown identifier "sioc_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (157, 5): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (182, 7): Unknown identifier "i_i2c_ena".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (182, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (182, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (190, 7): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (190, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (190, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (198, 7): Unknown identifier "bit_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (198, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (198, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (201, 24): Unknown identifier "PHASE_2".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (201, 24): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (201, 24): Undefined type of expression. Expected type 'siod_state_type'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (205, 7): Unknown identifier "bit_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (205, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (205, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (212, 7): Unknown identifier "bit_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (212, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (212, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (219, 7): Unknown identifier "bit_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (219, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (219, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (227, 7): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (227, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (227, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (245, 3): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (245, 3): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (247, 3): Unknown identifier "bit_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (247, 3): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (253, 3): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (253, 3): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (253, 20): Unknown identifier "siod_counter".
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (255, 3): Unknown identifier "bit_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (255, 3): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (255, 19): Unknown identifier "bit_counter".
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (263, 5): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (263, 5): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (265, 5): Unknown identifier "bit_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (265, 5): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (271, 8): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (271, 8): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (271, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (272, 6): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (272, 6): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (272, 22): Unknown identifier "siod_counter".
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (275, 6): Unknown identifier "siod_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (275, 6): Cannot find object declaration.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (279, 11): Unknown identifier "g_slave_address".
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (279, 42): Unknown identifier "g_slave_address".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (279, 42): Cannot find object declaration.
# Error: COMP96_0289: ov5462_sccb_cntrl.vhd : (279, 42): Prefix of index must be an array.
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (279, 11): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (279, 11): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (286, 9): Unknown identifier "bit_counter".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (286, 9): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (286, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 100 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0617: ov5462_sccb_cntrl.vhd : (57, 14): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC' to 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (186, 7): Unknown identifier "i_i2c_ena".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (186, 7): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (186, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (205, 24): Unknown identifier "PHASE_2".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (205, 24): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (205, 24): Undefined type of expression. Expected type 'siod_state_type'.
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (283, 11): Unknown identifier "g_slave_address".
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (283, 42): Unknown identifier "g_slave_address".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (283, 42): Cannot find object declaration.
# Error: COMP96_0289: ov5462_sccb_cntrl.vhd : (283, 42): Prefix of index must be an array.
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (283, 11): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (283, 11): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Compile failure 13 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (283, 11): Unknown identifier "g_slave_address".
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (283, 42): Unknown identifier "g_slave_address".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (283, 42): Cannot find object declaration.
# Error: COMP96_0289: ov5462_sccb_cntrl.vhd : (283, 42): Prefix of index must be an array.
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (283, 11): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (283, 11): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Compile failure 6 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: COMP96_0078: ov5462_sccb_cntrl.vhd : (283, 11): Unknown identifier "g_slave_address".
# Error: COMP96_0133: ov5462_sccb_cntrl.vhd : (283, 11): Cannot find object declaration.
# Error: COMP96_0077: ov5462_sccb_cntrl.vhd : (283, 11): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# arducam_if.bde: Updating instances of symbol 'OV5462_SCCB_CNTRL' from library 'ov5642_if_lib' (U1)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0015: camera_configurator.vhd : (70, 24): ';' expected.
# Error: COMP96_0025: camera_configurator.vhd : (77, 26): Identifier or string literal expected.
# Error: COMP96_0019: camera_configurator.vhd : (86, 2): Keyword 'end' expected.
# Error: COMP96_0016: camera_configurator.vhd : (86, 7): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0025: camera_configurator.vhd : (77, 26): Identifier or string literal expected.
# Error: COMP96_0019: camera_configurator.vhd : (86, 2): Keyword 'end' expected.
# Error: COMP96_0016: camera_configurator.vhd : (86, 7): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0025: camera_configurator.vhd : (88, 26): Identifier or string literal expected.
# Error: COMP96_0019: camera_configurator.vhd : (96, 2): Keyword 'end' expected.
# Error: COMP96_0016: camera_configurator.vhd : (96, 7): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0078: camera_configurator.vhd : (91, 2): Unknown identifier "i2c_ena".
# Error: COMP96_0133: camera_configurator.vhd : (91, 2): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (98, 4): Unknown identifier "i2c_ena".
# Error: COMP96_0133: camera_configurator.vhd : (98, 4): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (106, 4): Unknown identifier "i2c_ena".
# Error: COMP96_0133: camera_configurator.vhd : (106, 4): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (111, 4): Unknown identifier "i2c_ena".
# Error: COMP96_0133: camera_configurator.vhd : (111, 4): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (115, 8): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0078: camera_configurator.vhd : (116, 4): Unknown identifier "i2c_ena".
# Error: COMP96_0133: camera_configurator.vhd : (116, 4): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (118, 19): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0133: camera_configurator.vhd : (118, 19): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (118, 19): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (120, 19): Unknown identifier "DONE".
# Error: COMP96_0133: camera_configurator.vhd : (120, 19): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (120, 19): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (124, 8): Unknown identifier "DONE".
# Error: COMP96_0078: camera_configurator.vhd : (125, 7): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (125, 7): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (125, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: camera_configurator.vhd : (144, 3): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (144, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (145, 3): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (145, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (148, 3): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (148, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (148, 19): Unknown identifier "bram_address".
# Error: COMP96_0078: camera_configurator.vhd : (149, 3): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (149, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (149, 22): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (153, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (153, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (153, 21): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (154, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (154, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (157, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (157, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (157, 24): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (158, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (158, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (158, 21): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (159, 5): Unknown identifier "i2c_address".
# Error: COMP96_0133: camera_configurator.vhd : (159, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (163, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (163, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (163, 24): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (164, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (164, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (164, 21): Unknown identifier "address_counter".
# Error: COMP96_0367: camera_configurator.vhd : (165, 17): Improper array length (16). Expected length is 8.
# Error: COMP96_0078: camera_configurator.vhd : (168, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (168, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (169, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (169, 5): Cannot find object declaration.
# Compile failure 55 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0078: camera_configurator.vhd : (91, 2): Unknown identifier "i2c_ena".
# Error: COMP96_0133: camera_configurator.vhd : (91, 2): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (98, 4): Unknown identifier "i2c_ena".
# Error: COMP96_0133: camera_configurator.vhd : (98, 4): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (106, 4): Unknown identifier "i2c_ena".
# Error: COMP96_0133: camera_configurator.vhd : (106, 4): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (111, 4): Unknown identifier "i2c_ena".
# Error: COMP96_0133: camera_configurator.vhd : (111, 4): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (112, 18): Unknown identifier "SEND_ADDRESS".
# Error: COMP96_0133: camera_configurator.vhd : (112, 18): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (112, 18): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (115, 8): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0078: camera_configurator.vhd : (116, 4): Unknown identifier "i2c_ena".
# Error: COMP96_0133: camera_configurator.vhd : (116, 4): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (118, 19): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0133: camera_configurator.vhd : (118, 19): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (118, 19): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (125, 7): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (125, 7): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (125, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: camera_configurator.vhd : (144, 3): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (144, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (145, 3): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (145, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (148, 3): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (148, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (148, 19): Unknown identifier "bram_address".
# Error: COMP96_0078: camera_configurator.vhd : (149, 3): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (149, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (149, 22): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (153, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (153, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (153, 21): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (154, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (154, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (157, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (157, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (157, 24): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (158, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (158, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (158, 21): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (159, 5): Unknown identifier "i2c_address".
# Error: COMP96_0133: camera_configurator.vhd : (159, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (163, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (163, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (163, 24): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (164, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (164, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (164, 21): Unknown identifier "address_counter".
# Error: COMP96_0367: camera_configurator.vhd : (165, 17): Improper array length (16). Expected length is 8.
# Error: COMP96_0078: camera_configurator.vhd : (168, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (168, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (169, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (169, 5): Cannot find object declaration.
# Compile failure 54 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0078: camera_configurator.vhd : (112, 18): Unknown identifier "SEND_ADDRESS".
# Error: COMP96_0133: camera_configurator.vhd : (112, 18): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (112, 18): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (115, 8): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0078: camera_configurator.vhd : (118, 19): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0133: camera_configurator.vhd : (118, 19): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (118, 19): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (125, 7): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (125, 7): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (125, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: camera_configurator.vhd : (144, 3): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (144, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (145, 3): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (145, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (148, 3): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (148, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (148, 19): Unknown identifier "bram_address".
# Error: COMP96_0078: camera_configurator.vhd : (149, 3): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (149, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (149, 22): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (153, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (153, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (153, 21): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (154, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (154, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (157, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (157, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (157, 24): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (158, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (158, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (158, 21): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (159, 5): Unknown identifier "i2c_address".
# Error: COMP96_0133: camera_configurator.vhd : (159, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (163, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (163, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (163, 24): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (164, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (164, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (164, 21): Unknown identifier "address_counter".
# Error: COMP96_0367: camera_configurator.vhd : (165, 17): Improper array length (16). Expected length is 8.
# Error: COMP96_0078: camera_configurator.vhd : (168, 5): Unknown identifier "bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (168, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (169, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (169, 5): Cannot find object declaration.
# Compile failure 44 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0078: camera_configurator.vhd : (69, 34): Unknown identifier "bram_addr".
# Error: COMP96_0133: camera_configurator.vhd : (69, 34): Cannot find object declaration.
# Error: COMP96_0149: camera_configurator.vhd : (69, 34): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: camera_configurator.vhd : (112, 18): Unknown identifier "SEND_ADDRESS".
# Error: COMP96_0133: camera_configurator.vhd : (112, 18): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (112, 18): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (115, 8): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0078: camera_configurator.vhd : (118, 19): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0133: camera_configurator.vhd : (118, 19): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (118, 19): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (125, 7): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (125, 7): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (125, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: camera_configurator.vhd : (145, 3): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (145, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (149, 3): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (149, 3): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (149, 22): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (153, 21): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (153, 21): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (153, 21): Undefined type of expression. Expected type 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0078: camera_configurator.vhd : (154, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (154, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (157, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (157, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (157, 24): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (158, 21): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (158, 21): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (158, 21): Undefined type of expression. Expected type 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0078: camera_configurator.vhd : (159, 5): Unknown identifier "i2c_address".
# Error: COMP96_0133: camera_configurator.vhd : (159, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (163, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (163, 5): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (163, 24): Unknown identifier "address_counter".
# Error: COMP96_0078: camera_configurator.vhd : (164, 21): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (164, 21): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (164, 21): Undefined type of expression. Expected type 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0367: camera_configurator.vhd : (165, 17): Improper array length (16). Expected length is 8.
# Error: COMP96_0078: camera_configurator.vhd : (169, 5): Unknown identifier "address_counter".
# Error: COMP96_0133: camera_configurator.vhd : (169, 5): Cannot find object declaration.
# Compile failure 40 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0078: camera_configurator.vhd : (70, 34): Unknown identifier "bram_addr".
# Error: COMP96_0133: camera_configurator.vhd : (70, 34): Cannot find object declaration.
# Error: COMP96_0149: camera_configurator.vhd : (70, 34): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: camera_configurator.vhd : (113, 18): Unknown identifier "SEND_ADDRESS".
# Error: COMP96_0133: camera_configurator.vhd : (113, 18): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (113, 18): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (116, 8): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0078: camera_configurator.vhd : (119, 19): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0133: camera_configurator.vhd : (119, 19): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (119, 19): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (160, 5): Unknown identifier "i2c_address".
# Error: COMP96_0133: camera_configurator.vhd : (160, 5): Cannot find object declaration.
# Error: COMP96_0367: camera_configurator.vhd : (166, 17): Improper array length (16). Expected length is 8.
# Compile failure 13 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0078: camera_configurator.vhd : (70, 1): Unknown identifier "o_bram_address".
# Error: COMP96_0133: camera_configurator.vhd : (70, 1): Cannot find object declaration.
# Error: COMP96_0078: camera_configurator.vhd : (113, 18): Unknown identifier "SEND_ADDRESS".
# Error: COMP96_0133: camera_configurator.vhd : (113, 18): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (113, 18): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (116, 8): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0078: camera_configurator.vhd : (119, 19): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0133: camera_configurator.vhd : (119, 19): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (119, 19): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (160, 5): Unknown identifier "i2c_address".
# Error: COMP96_0133: camera_configurator.vhd : (160, 5): Cannot find object declaration.
# Error: COMP96_0367: camera_configurator.vhd : (166, 17): Improper array length (16). Expected length is 8.
# Compile failure 12 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0078: camera_configurator.vhd : (113, 18): Unknown identifier "SEND_ADDRESS".
# Error: COMP96_0133: camera_configurator.vhd : (113, 18): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (113, 18): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (116, 8): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0078: camera_configurator.vhd : (119, 19): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0133: camera_configurator.vhd : (119, 19): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (119, 19): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (160, 5): Unknown identifier "i2c_address".
# Error: COMP96_0133: camera_configurator.vhd : (160, 5): Cannot find object declaration.
# Error: COMP96_0367: camera_configurator.vhd : (166, 17): Improper array length (16). Expected length is 8.
# Compile failure 10 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0078: camera_configurator.vhd : (113, 18): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0133: camera_configurator.vhd : (113, 18): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (113, 18): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (116, 8): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0078: camera_configurator.vhd : (119, 19): Unknown identifier "SEND_ADDRESS_DATA".
# Error: COMP96_0133: camera_configurator.vhd : (119, 19): Cannot find object declaration.
# Error: COMP96_0077: camera_configurator.vhd : (119, 19): Undefined type of expression. Expected type 'state_type'.
# Error: COMP96_0078: camera_configurator.vhd : (160, 5): Unknown identifier "i2c_address".
# Error: COMP96_0133: camera_configurator.vhd : (160, 5): Cannot find object declaration.
# Error: COMP96_0367: camera_configurator.vhd : (166, 17): Improper array length (16). Expected length is 8.
# Compile failure 10 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0078: camera_configurator.vhd : (160, 5): Unknown identifier "i2c_address".
# Error: COMP96_0133: camera_configurator.vhd : (160, 5): Cannot find object declaration.
# Error: COMP96_0367: camera_configurator.vhd : (166, 17): Improper array length (16). Expected length is 8.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0078: camera_configurator.vhd : (73, 1): Unknown identifier "o_i2c_address".
# Error: COMP96_0133: camera_configurator.vhd : (73, 1): Cannot find object declaration.
# Error: COMP96_0367: camera_configurator.vhd : (166, 17): Improper array length (16). Expected length is 8.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Error: COMP96_0367: camera_configurator.vhd : (166, 17): Improper array length (16). Expected length is 8.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# arducam_if.bde: Updating instances of symbol 'camera_configurator' from library 'ov5642_if_lib' (CONFIG_CONTROLLER)
# sensor_to_monitor_node.bde: Updating instances of symbol 'arducam_if' from library 'ov5642_if_lib' (Arducam_B0019_Interface)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sensor_to_monitor_node.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 11 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd ..
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  46.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 11 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  63.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 11 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  46.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 11 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  62.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 11 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 11 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Error: ov5642_if_test.bde - 1 error(s), 9 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  62.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 11 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  63.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 11 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Error: ELBWRITE_0028: src/ov5462_sccb_cntrl.vhd : (272, 0): The unresolved signal "bit_counter" received values from multiple sources at 272 and 212 lines.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  63.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 11 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
runscript {.\simulation_env.pl}
runscript {.\simulation_env.pl}
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ov5642_if_test.bde: Updating instances of symbol 'OV5462_SCCB_CNTRL' from library 'ov5642_if_lib' (SCCB_CONTROLLER)
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# ov5642_if_test.bde: Updating instances of symbol 'camera_configurator' from library 'ov5642_if_lib' (CAMERA_CONFIG)
runscript {.\simulation_env.pl}
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
runscript {.\simulation_env.pl}
# arducam_if.bde: Updating instances of symbol 'OV5462_SCCB_CNTRL' from library 'ov5642_if_lib' (U1)
# ov5642_if_test.bde: Updating instances of symbol 'OV5462_SCCB_CNTRL' from library 'ov5642_if_lib' (SCCB_CONTROLLER)
# arducam_if.bde: Updating instances of symbol 'camera_configurator' from library 'ov5642_if_lib' (CONFIG_CONTROLLER)
# ov5642_if_test.bde: Updating instances of symbol 'camera_configurator' from library 'ov5642_if_lib' (CAMERA_CONFIG)
runscript {.\simulation_env.pl}
runscript {.\simulation_env.pl}
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0015: src/vga_sync.vhd : (107, 36): ')' expected.
# Error: COMP96_0019: src/vga_sync.vhd : (109, 7): Keyword 'then' expected.
# Error: COMP96_0019: src/vga_sync.vhd : (124, 7): Keyword 'process' expected.
# Error: COMP96_0015: src/vga_sync.vhd : (126, 8): ';' expected.
# Error: COMP96_0016: src/vga_sync.vhd : (126, 15): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0078: src/vga_sync.vhd : (58, 4): Unknown identifier "video_on".
# Error: COMP96_0133: src/vga_sync.vhd : (58, 4): Cannot find object declaration.
# Error: COMP96_0078: src/vga_sync.vhd : (66, 34): Unknown identifier "h_count_reg".
# Error: COMP96_0133: src/vga_sync.vhd : (66, 34): Cannot find object declaration.
# Error: COMP96_0149: src/vga_sync.vhd : (66, 34): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: src/vga_sync.vhd : (67, 34): Unknown identifier "v_count_reg".
# Error: COMP96_0133: src/vga_sync.vhd : (67, 34): Cannot find object declaration.
# Error: COMP96_0149: src/vga_sync.vhd : (67, 34): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: src/vga_sync.vhd : (68, 18): Unknown identifier "video_on".
# Error: COMP96_0133: src/vga_sync.vhd : (68, 18): Cannot find object declaration.
# Error: COMP96_0077: src/vga_sync.vhd : (68, 18): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0078: src/vga_sync.vhd : (107, 10): Unknown identifier "v_cout".
# Error: COMP96_0133: src/vga_sync.vhd : (107, 10): Cannot find object declaration.
# Error: COMP96_0077: src/vga_sync.vhd : (106, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 14 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0078: src/vga_sync.vhd : (68, 34): Unknown identifier "h_count_reg".
# Error: COMP96_0133: src/vga_sync.vhd : (68, 34): Cannot find object declaration.
# Error: COMP96_0149: src/vga_sync.vhd : (68, 34): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: src/vga_sync.vhd : (69, 34): Unknown identifier "v_count_reg".
# Error: COMP96_0133: src/vga_sync.vhd : (69, 34): Cannot find object declaration.
# Error: COMP96_0149: src/vga_sync.vhd : (69, 34): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: src/vga_sync.vhd : (109, 10): Unknown identifier "v_cout".
# Error: COMP96_0133: src/vga_sync.vhd : (109, 10): Cannot find object declaration.
# Error: COMP96_0077: src/vga_sync.vhd : (108, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 9 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0078: src/vga_sync.vhd : (109, 10): Unknown identifier "v_cout".
# Error: COMP96_0133: src/vga_sync.vhd : (109, 10): Cannot find object declaration.
# Error: COMP96_0077: src/vga_sync.vhd : (108, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# sensor_to_monitor_node.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (U1)
runscript {.\simulation_env.pl}
runscript {.\simulation_env.pl}
runscript {.\simulation_env.pl}
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Error: ov5642_if_test.bde - 3 error(s), 18 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Error: ov5642_if_test.bde - 2 error(s), 17 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Error: COMP96_0386: compile/ov5642_if_test.vhd : (333, 8): Actual parameter type in generic map does not match the generic formal type "ALMOST_FULL_OFFSET".
# Error: COMP96_0386: compile/ov5642_if_test.vhd : (334, 8): Actual parameter type in generic map does not match the generic formal type "ALMOST_EMPTY_OFFSET".
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
runscript {.\simulation_env.pl}
runscript {.\simulation_env.pl}
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
runscript {.\simulation_env.pl}
runscript {.\simulation_env.pl}
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  62.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0367: src/vga_sync.vhd : (65, 17): Improper array length (10). Expected length is 12.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0367: src/vga_sync.vhd : (65, 17): Improper array length (10). Expected length is 12.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  78.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0367: src/vga_sync.vhd : (65, 17): Improper array length (10). Expected length is 12.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  46.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0025: src/vga_sync.vhd : (78, 24): Identifier or string literal expected.
# Error: COMP96_0019: src/vga_sync.vhd : (83, 5): Keyword 'end' expected.
# Error: COMP96_0016: src/vga_sync.vhd : (84, 6): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  63.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 6 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0025: src/vga_sync.vhd : (78, 24): Identifier or string literal expected.
# Error: COMP96_0019: src/vga_sync.vhd : (83, 5): Keyword 'end' expected.
# Error: COMP96_0016: src/vga_sync.vhd : (84, 6): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0025: src/vga_sync.vhd : (78, 24): Identifier or string literal expected.
# Error: COMP96_0019: src/vga_sync.vhd : (83, 5): Keyword 'end' expected.
# Error: COMP96_0016: src/vga_sync.vhd : (84, 6): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0025: src/vga_sync.vhd : (79, 24): Identifier or string literal expected.
# Error: COMP96_0019: src/vga_sync.vhd : (84, 5): Keyword 'end' expected.
# Error: COMP96_0016: src/vga_sync.vhd : (85, 6): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# ov5642_if_test.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (VGA)
# sensor_to_monitor_node.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (U1)
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Warning: ELAB1_0026: compile/ov5642_if_test.vhd : (421, 0): There is no default binding for component "vga_sync". (Port "i_almost_empty" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
# ov5642_if_test.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (VGA)
# sensor_to_monitor_node.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (U1)
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  63.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/fifo_generator_v9_3.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/fifo_generator_v9_3.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.3 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/image_capture_control.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ov5642_if_test.bde: Updating instances of symbol 'image_capture_control' from library 'ov5642_if_lib' (IMAGE_CAPTURE_FSM)
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  62.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# Error: ELAB1_0011: compile/arducam_if.vhd : (187, 0): Port "i_not_almost_full" is on entity "image_capture_control" but not on the component declaration.
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
# Error: DO_001 in file ./activehdl_modelsim_launch.do line 1
# ov5642_if_test.bde: Updating instances of symbol 'image_capture_control' from library 'ov5642_if_lib' (IMAGE_CAPTURE_FSM)
# arducam_if.bde: Updating instances of symbol 'image_capture_control' from library 'ov5642_if_lib' (IMAGE_CONTROLLER)
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 17 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Error: COMP96_0207: compile/ov5642_if_test.vhd : (342, 0): No actual specified for local port "i_SDATA".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.3 [s]
# Error: DO_001 in file ./activehdl_modelsim_launch.do line 1
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 17 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Error: COMP96_0207: compile/ov5642_if_test.vhd : (342, 0): No actual specified for local port "i_SDATA".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  62.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 17 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Error: COMP96_0207: compile/ov5642_if_test.vhd : (342, 0): No actual specified for local port "i_SDATA".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
# Error: DO_001 in file ./activehdl_modelsim_launch.do line 1
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  63.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.5 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  78.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  62.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_clk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_clk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# vga_test.bde: Updating instances of symbol 'vga_clk' from library 'ov5642_if_lib' (U2)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_sim.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# Error: COMP96_0019: vga_sim.vhd : (71, 6): Keyword 'if' expected.
# Error: COMP96_0015: vga_sim.vhd : (71, 6): ';' expected.
# Error: COMP96_0019: vga_sim.vhd : (76, 5): Keyword 'process' expected.
# Error: COMP96_0019: vga_sim.vhd : (77, 0): Keyword 'end' expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_sim.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# Error: COMP96_0078: vga_sim.vhd : (42, 22): Unknown identifier "unsigned".
# Error: COMP96_0064: vga_sim.vhd : (42, 22): Unknown type.
# Error: COMP96_0078: vga_sim.vhd : (43, 19): Unknown identifier "unsigned".
# Error: COMP96_0064: vga_sim.vhd : (43, 19): Unknown type.
# Error: COMP96_0149: vga_sim.vhd : (47, 33): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: vga_sim.vhd : (59, 7): Unknown identifier "video_on".
# Error: COMP96_0133: vga_sim.vhd : (59, 7): Cannot find object declaration.
# Error: COMP96_0077: vga_sim.vhd : (59, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: vga_sim.vhd : (62, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 9 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_sim.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# Error: COMP96_0078: vga_sim.vhd : (60, 7): Unknown identifier "video_on".
# Error: COMP96_0133: vga_sim.vhd : (60, 7): Cannot find object declaration.
# Error: COMP96_0077: vga_sim.vhd : (60, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_sim.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Error: vga_test.bde - 2 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Error: vga_test.bde - 1 error(s), 0 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: vga_test.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Error: vga_test.bde - 1 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Error: vga_test.bde - 1 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/system_reset_manager.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Error: COMP96_0025: system_reset_manager.vhd : (47, 21): Identifier or string literal expected.
# Error: COMP96_0019: system_reset_manager.vhd : (52, 6): Keyword 'end' expected.
# Error: COMP96_0016: system_reset_manager.vhd : (53, 4): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/system_reset_manager.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sensor_to_monitor_node.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Error: sensor_to_monitor_node.bde - 2 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/arducam_if.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# sensor_to_monitor_node.bde: Updating instances of symbol 'arducam_if' from library 'ov5642_if_lib' (Arducam_B0019_Interface)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/arducam_if.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# sensor_to_monitor_node.bde: Updating instances of symbol 'arducam_if' from library 'ov5642_if_lib' (Arducam_B0019_Interface)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/arducam_if.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# sensor_to_monitor_node.bde: Updating instances of symbol 'arducam_if' from library 'ov5642_if_lib' (Arducam_B0019_Interface)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/hwrite_file.vhd $dsn/src/matlab_compare.vhd $dsn/src/dist_mem_gen_v7_2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/read_file.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/clk_wiz_v3_6.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/image_capture_control.vhd $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test_tb.vhd $dsn/src/FIFO_DUALCLOCK_MACRO.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  -relax $dsn/src/i2c_master.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/Network_Controller.vhd $dsn/src/bayer_demosaic.vhd $dsn/src/FIFO_NETWORK.bde $dsn/src/color_test.bde $dsn/src/BRAM_SDP_MACRO.vhd
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\..\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/system_reset_manager.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sim_clk_generator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/monitor_animate.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/fifo_generator_v9_3.vhd $dsn/src/arducam_if.bde $dsn/src/ov5642_if_test.bde $dsn/src/vga_sim.vhd $dsn/src/vga_clk.vhd $dsn/src/vga_test.bde $dsn/src/sensor_to_monitor_node.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Warning: sensor_to_monitor_node.bde - 0 error(s), 11 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\sensor_to_monitor_node.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\..\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: .\..\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\..\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\..\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# Error: COMP96_0100: sensor_to_monitor_node.bde(sensor_to_monitor_node.vhd) : (186, 8): Actual parameter type in port map does not match the type of the formal port 'o_IMAGE_DATA'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.6 [s]
# sensor_to_monitor_node.bde: Updating instances of symbol 'clk_wiz_v3_6' from library 'ov5642_if_lib' (PLL)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/clk_wiz_v3_6.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# sensor_to_monitor_node.bde: Updating instances of symbol 'clk_wiz_v3_6' from library 'ov5642_if_lib' (PLL)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sensor_to_monitor_node.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Warning: sensor_to_monitor_node.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\sensor_to_monitor_node.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# Error: COMP96_0100: sensor_to_monitor_node.bde(sensor_to_monitor_node.vhd) : (185, 8): Actual parameter type in port map does not match the type of the formal port 'o_IMAGE_DATA'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/arducam_if.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sensor_to_monitor_node.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Warning: sensor_to_monitor_node.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\sensor_to_monitor_node.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# Error: COMP96_0100: sensor_to_monitor_node.bde(sensor_to_monitor_node.vhd) : (185, 8): Actual parameter type in port map does not match the type of the formal port 'o_IMAGE_DATA'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/arducam_if.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# sensor_to_monitor_node.bde: Updating instances of symbol 'arducam_if' from library 'ov5642_if_lib' (Arducam_B0019_Interface)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sensor_to_monitor_node.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Warning: sensor_to_monitor_node.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\sensor_to_monitor_node.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/arducam_if.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sensor_to_monitor_node.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Warning: sensor_to_monitor_node.bde - 0 error(s), 15 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\sensor_to_monitor_node.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sensor_to_monitor_node.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Warning: sensor_to_monitor_node.bde - 0 error(s), 15 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\sensor_to_monitor_node.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
