-- generated by newgenasym Tue Apr 28 11:11:29 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity pxv1220s is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC);
end pxv1220s;
