<!doctype html>





























<html
  class="not-ready lg:text-base"
  style="--bg: #fff"
  lang="en-gb"
>
  <head>
  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta
    name="viewport"
    content="width=device-width, initial-scale=1, shrink-to-fit=no"
  />

  
  <title>Verilog Lint with Verilator - Project F</title>

  
  <meta name="theme-color" />

  
  
  
  
  <meta name="description" content="Hardware design can be unforgiving, so it pays to use any advantage you can get. Verilator is a Verilog simulator and C&#43;&#43; compiler that also supports linting: statically analysing your designs for issues. Not only can Verilator spot problems your synthesis tool might overlook, but it also runs quickly." />
  <meta name="author" content="Will Green" />
  

  
  
  
  
  
  
  <link rel="preload stylesheet" as="style" href="https://projectf.io/main.min.css" />

  
  
  
  
  
  <link rel="preload" as="image" href="https://projectf.io/theme.svg" />

  
  
  
  
  

  
  
  

  
  
  <script
    defer
    src="https://projectf.io/highlight.min.js"
    onload="hljs.initHighlightingOnLoad();"
  ></script>
  

  
  
  

  
  <link rel="icon" href="https://projectf.io/favicon.ico" />
  <link rel="apple-touch-icon" href="https://projectf.io/apple-touch-icon.png" />

  
  <meta name="generator" content="Hugo 0.128.2">

  
  
  
  
  
  
  


  
  
  <meta itemprop="name" content="Verilog Lint with Verilator">
  <meta itemprop="description" content="Hardware design can be unforgiving, so it pays to use any advantage you can get. Verilator is a Verilog simulator and C&#43;&#43; compiler that also supports linting: statically analysing your designs for issues. Not only can Verilator spot problems your synthesis tool might overlook, but it also runs quickly.">
  <meta itemprop="datePublished" content="2020-12-31T00:00:00+00:00">
  <meta itemprop="dateModified" content="2024-06-14T00:00:00+00:00">
  <meta itemprop="wordCount" content="892">
  <meta itemprop="image" content="https://projectf.io/img/posts/verilog-lint-with-verilator/social-card.png">
  <meta itemprop="keywords" content="Testing,Verilator">
  
  <meta property="og:url" content="https://projectf.io/posts/verilog-lint-with-verilator/">
  <meta property="og:site_name" content="Project F">
  <meta property="og:title" content="Verilog Lint with Verilator">
  <meta property="og:description" content="Hardware design can be unforgiving, so it pays to use any advantage you can get. Verilator is a Verilog simulator and C&#43;&#43; compiler that also supports linting: statically analysing your designs for issues. Not only can Verilator spot problems your synthesis tool might overlook, but it also runs quickly.">
  <meta property="og:locale" content="en_gb">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2020-12-31T00:00:00+00:00">
    <meta property="article:modified_time" content="2024-06-14T00:00:00+00:00">
    <meta property="article:tag" content="Testing">
    <meta property="article:tag" content="Verilator">
    <meta property="og:image" content="https://projectf.io/img/posts/verilog-lint-with-verilator/social-card.png">

  
  
  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:image" content="https://projectf.io/img/posts/verilog-lint-with-verilator/social-card.png">
  <meta name="twitter:title" content="Verilog Lint with Verilator">
  <meta name="twitter:description" content="Hardware design can be unforgiving, so it pays to use any advantage you can get. Verilator is a Verilog simulator and C&#43;&#43; compiler that also supports linting: statically analysing your designs for issues. Not only can Verilator spot problems your synthesis tool might overlook, but it also runs quickly.">

  
  
  
  <link rel="canonical" href="https://projectf.io/posts/verilog-lint-with-verilator/" />
  
  
</head>

  <body class="text-black duration-200 ease-out dark:text-white">
    <header
  
  class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"
  
  >
  <div class="relative z-50 mr-auto flex items-center">
    <a
      class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold"
      href="https://projectf.io/"
      >Project F</a
    >
    <div
      class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.svg)_left_center/cover_no-repeat] dark:invert dark:[background-position:right]"
      role="button"
      aria-label="Dark"
    ></div>
  </div>

  <div
    class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden"
    role="button"
    aria-label="Menu"
  ></div>

  

  <script>
    
    const htmlClass = document.documentElement.classList;
    setTimeout(() => {
      htmlClass.remove('not-ready');
    }, 10);

    
    const btnMenu = document.querySelector('.btn-menu');
    btnMenu.addEventListener('click', () => {
      htmlClass.toggle('open');
    });

    
    const metaTheme = document.querySelector('meta[name="theme-color"]');
    const lightBg = '#fff'.replace(/"/g, '');
    const setDark = (isDark) => {
      metaTheme.setAttribute('content', isDark ? '#000' : lightBg);
      htmlClass[isDark ? 'add' : 'remove']('dark');
      localStorage.setItem('dark', isDark);
    };

    
    const darkScheme = window.matchMedia('(prefers-color-scheme: dark)');
    if (htmlClass.contains('dark')) {
      setDark(true);
    } else {
      const darkVal = localStorage.getItem('dark');
      setDark(darkVal ? darkVal === 'true' : darkScheme.matches);
    }

    
    darkScheme.addEventListener('change', (event) => {
      setDark(event.matches);
    });

    
    const btnDark = document.querySelector('.btn-dark');
    btnDark.addEventListener('click', () => {
      setDark(localStorage.getItem('dark') !== 'true');
    });
  </script>

  <div
    class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"
  >
    
    
    <nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6">
      
      <a
        class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal"
        href="/"
        >Home</a
      >
      
      <a
        class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal"
        href="/about/"
        >About</a
      >
      
      <a
        class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal"
        href="/contact/"
        >Contact</a
      >
      
      <a
        class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal"
        href="/sponsor/"
        >Sponsor</a
      >
      
    </nav>
    

    
  </div>
</header>


    <main
      
      class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"
      
    >
      

<article>
  <header class="mb-4">
    <h1 class="!my-0 pb-2.5">Verilog Lint with Verilator</h1>

    
    <div class="text-sm antialiased opacity-60">
      
      Published
      <time>31 Dec 2020</time>
      
      <span class="mx-1">&middot;</span>
      <span>Updated
      <time>14 Jun 2024</time></span>
      
      
    </div>
    
  </header>

  <section><p>Hardware design can be unforgiving, so it pays to use any advantage you can get. <strong><a href="https://www.veripool.org/wiki/verilator">Verilator</a></strong> is a Verilog simulator and C++ compiler that also supports linting: statically analysing your designs for issues. Not only can Verilator spot problems your synthesis tool might overlook, but it also runs quickly. Verilator is also great for <a href="/posts/verilog-sim-verilator-sdl/">graphics simulation with SDL</a>.</p>
<h2 id="installing-verilator">Installing Verilator</h2>
<h3 id="linux">Linux</h3>
<p>Verilator is available in most Linux distribution repos and will run on <a href="https://docs.microsoft.com/en-us/windows/wsl/install-win10">Windows Subsystem for Linux</a>.</p>
<p>For Debian and Ubuntu-based distros, you can install Verilator with apt:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-shell" data-lang="shell"><span style="display:flex;"><span>apt update
</span></span><span style="display:flex;"><span>apt install verilator
</span></span></code></pre></div><h3 id="macos">macOS</h3>
<p>On macOS, you can install a recent version of Verilator via the <a href="https://brew.sh/">Homebrew</a> package manager:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-shell" data-lang="shell"><span style="display:flex;"><span>brew install verilator
</span></span></code></pre></div><p>To install Verilator for other platforms, such as FreeBSD, see the official <a href="https://www.veripool.org/projects/verilator/wiki/Installing">Verilator install guide</a>.</p>
<h2 id="basic-linting">Basic Linting</h2>
<p>For a standalone module, linting is simplicity itself:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-shell" data-lang="shell"><span style="display:flex;"><span>verilator --lint-only -Wall foo.v
</span></span></code></pre></div><p><code>--lint-only</code> - tells Verilator to lint but not to generate any simulation output<br>
<code>-Wall</code> - turns on extra stylistic checks</p>
<p>If all is well, you&rsquo;ll see no messages from Verilator.</p>
<p>If Verilator finds a potential issue, it provides clear advice, including how to disable the warning. The Verilator manual includes the <a href="https://www.veripool.org/wiki/verilator/Manual-verilator#ERRORS-AND-WARNINGS">list of possible warnings</a>.</p>
<p>Let&rsquo;s create a simple &ldquo;add&rdquo; module with a couple of problems, then lint it:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">`default_nettype</span> none
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">module</span> add (
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span>  <span style="color:#66d9ef">wire</span> clk,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span>  <span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] x,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span>  <span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] y,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> z,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> c
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> clk) <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        z <span style="color:#f92672">&lt;=</span> x <span style="color:#f92672">+</span> y;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-plaintext" data-lang="plaintext"><span style="display:flex;"><span>$ verilator --lint-only -Wall add.v
</span></span><span style="display:flex;"><span>%Warning-WIDTH: add.v:12:11: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 4 bits.
</span></span><span style="display:flex;"><span>                           : ... In instance add
</span></span><span style="display:flex;"><span>   12 |         z &lt;= x + y;
</span></span><span style="display:flex;"><span>      |           ^~
</span></span><span style="display:flex;"><span>                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
</span></span><span style="display:flex;"><span>%Warning-UNDRIVEN: add.v:8:16: Signal is not driven: &#39;c&#39;
</span></span><span style="display:flex;"><span>                             : ... In instance add
</span></span><span style="display:flex;"><span>    8 |     output reg c
</span></span><span style="display:flex;"><span>      |                ^
</span></span><span style="display:flex;"><span>%Error: Exiting due to 2 warning(s)
</span></span></code></pre></div><p>The first problem is with widths: <code>x</code> and <code>y</code> are 4 bits wide, but <code>z</code> has no explicit width, so is only 1 bit wide.</p>
<p>We could ignore the width warning by doing this:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> clk) <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        <span style="color:#75715e">/* verilator lint_off WIDTH */</span>
</span></span><span style="display:flex;"><span>        z <span style="color:#f92672">&lt;=</span> x <span style="color:#f92672">+</span> y;
</span></span><span style="display:flex;"><span>        <span style="color:#75715e">/* verilator lint_on WIDTH */</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">end</span>
</span></span></code></pre></div><p>But this hides the problem without doing anything about it.</p>
<p>Instead, we can fix it by setting the width of <code>z</code> to 4 bits:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] z,
</span></span></code></pre></div><p>While this removes the Verilator warning, it may not have fixed the problem completely.</p>
<p>For example, what happens if <code>x</code> and <code>y</code> are both <code>4'b1000</code>? Our addition overflows, leaving <code>z</code> with the value <code>4'b0000</code>. This example illustrates one of the limitations of linting: it can look at the widths of different signals but can&rsquo;t account for all the logic applied to them.</p>
<p>So, as well as fixing the width of <code>z</code>, we can use <code>c</code> as a carry signal, which also resolves the &ldquo;Signal is not driven&rdquo; warning:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> clk) <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        {c,z} <span style="color:#f92672">&lt;=</span> x <span style="color:#f92672">+</span> y;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">end</span>
</span></span></code></pre></div><h2 id="dependencies-and-paths">Dependencies and Paths</h2>
<p>What happens if a module depends on another? Verilator will search the current path for matching modules. If you want to add additional directories to the module search path, we can use <code>-I</code>. For example, if <code>top.v</code> depends on modules in the <code>../maths</code> directory:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-shell" data-lang="shell"><span style="display:flex;"><span>verilator --lint-only -Wall -I../maths top.v
</span></span></code></pre></div><p>You can use multiple <code>-I</code> arguments to include multiple directories.</p>
<h2 id="black-boxes-and-null-modules">Black Boxes and Null Modules</h2>
<p>Most designs depend on vendor primitives or IP cores for which you don&rsquo;t have the source, for example using a PLL to generate a clock. When you try to lint a module that refers to a vendor primitive, you&rsquo;ll get an error such as this:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-plaintext" data-lang="plaintext"><span style="display:flex;"><span>%Error: clock_pix.sv:29:5: Cannot find file containing module: &#39;MMCME2_BASE&#39;
</span></span><span style="display:flex;"><span>   29 |     MMCME2_BASE #(
</span></span><span style="display:flex;"><span>      |     ^~~~~~~~~~~
</span></span><span style="display:flex;"><span>%Error: clock_pix.sv:29:5: This may be because there&#39;s no search path specified with -I&lt;dir&gt;.
</span></span><span style="display:flex;"><span>   29 |     MMCME2_BASE #(
</span></span><span style="display:flex;"><span>      |     ^~~~~~~~~~~
</span></span><span style="display:flex;"><span>        ... Looked in:
</span></span><span style="display:flex;"><span>             MMCME2_BASE
</span></span><span style="display:flex;"><span>             MMCME2_BASE.v
</span></span><span style="display:flex;"><span>             MMCME2_BASE.sv
</span></span><span style="display:flex;"><span>             obj_dir/MMCME2_BASE
</span></span><span style="display:flex;"><span>             obj_dir/MMCME2_BASE.v
</span></span><span style="display:flex;"><span>             obj_dir/MMCME2_BASE.sv
</span></span></code></pre></div><p>Your first thought is probably to find a way to exclude <code>MMCME2_BASE</code> from the lint. Alas, Verilog <a href="https://www.veripool.org/boards/2/topics/2241?r=2255">&ldquo;can&rsquo;t be linted without elaboration, which requires the whole design&rdquo;</a>. We can get around this by creating a null module for the primitive. A null module includes the IO but none of the logic.</p>
<p>For example, I&rsquo;ve created a null module for Xilinx&rsquo;s BUFG primitive:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> BUFG (
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span>  <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> I,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">output</span>      <span style="color:#66d9ef">logic</span> O
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// NULL MODULE
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><p>Creating null modules is slightly tedious, but lets you lint your entire design. To use the null module ensure it&rsquo;s in Verilator&rsquo;s search path (see the previous section).</p>
<h2 id="linting-waivers">Linting Waivers</h2>
<p>If you need to silence linter warnings on larger designs, or those using third-party source, then <code>/* verilator lint_off */</code> comments may be impractical. Starting with Verilator 4.028, you can create waiver files to handle warnings without touching the source. To learn more, see Stefan Wallentowitz&rsquo;s post <a href="https://wallento.cs.hm.edu/post/20200612-verilator-waivers/">Verilator Waivers</a>.</p>
<h2 id="linting-shell-script">Linting Shell Script</h2>
<p>If you have many top modules and/or include directories you can automate checking with a Makefile or a simple shell script.</p>
<p>The following shell script lints all top modules in the same directory as the script:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-shell" data-lang="shell"><span style="display:flex;"><span><span style="color:#75715e">#!/bin/sh
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span>DIR<span style="color:#f92672">=</span><span style="color:#e6db74">`</span>dirname $0<span style="color:#e6db74">`</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>echo <span style="color:#e6db74">&#34;## Linting top modules in </span><span style="color:#e6db74">${</span>DIR<span style="color:#e6db74">}</span><span style="color:#e6db74">&#34;</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">for</span> f in <span style="color:#e6db74">${</span>DIR<span style="color:#e6db74">}</span>/top_*<span style="color:#ae81ff">\.</span>*v; <span style="color:#66d9ef">do</span>
</span></span><span style="display:flex;"><span>    echo <span style="color:#e6db74">&#34;##   Checking </span><span style="color:#e6db74">${</span>f<span style="color:#e6db74">}</span><span style="color:#e6db74">&#34;</span>;
</span></span><span style="display:flex;"><span>    verilator --lint-only -Wall -I<span style="color:#e6db74">${</span>DIR<span style="color:#e6db74">}</span> -I<span style="color:#e6db74">${</span>DIR<span style="color:#e6db74">}</span>/../common $f;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">done</span>
</span></span></code></pre></div><p>Adjust the <code>-I</code> parameters to suit your setup. The glob <code>top_*\.*v</code> selects <code>.v</code> and <code>.sv</code> files.</p>
</section>

  
  
  <footer class="mt-12 flex flex-wrap">
     
    <a
      class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]"
      href="https://projectf.io/tags/testing"
      >testing</a
    >
     
    <a
      class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]"
      href="https://projectf.io/tags/verilator"
      >verilator</a
    >
    
  </footer>
  

  
  

  
  

  
  

  

  
</article>


    </main>

    <footer
  
  class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"
  
>
  <div class="mr-auto">
    <a class="link" href="https://projectf.io/">Project F</a>: FPGA and RISC-V. Only hardware makes it possible!
    &copy; 2025 Will Green. 
  </div>
</footer>

  </body>
</html>
