

================================================================
== Vivado HLS Report for 'get_total_vegetation_3'
================================================================
* Date:           Wed Mar 18 11:34:11 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 10.802 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    28802|    28802| 1.440 ms | 1.440 ms |  28803|  28803| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                       |                        |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                Instance               |         Module         |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------------+------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_get_total_vegetation_1_fu_18       |get_total_vegetation_1  |    28802|    28802| 1.440 ms | 1.440 ms |  28802|  28802|   none  |
        |grp_get_total_vegetation_fu_24         |get_total_vegetation    |    28802|    28802| 1.440 ms | 1.440 ms |  28802|  28802|   none  |
        |call_ln0_get_total_vegetation_2_fu_30  |get_total_vegetation_2  |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        +---------------------------------------+------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%p_Val2_loc_channel = call fastcc i24 @get_total_vegetation([57600 x i8]* %img_in_data_V)"   --->   Operation 5 'call' 'p_Val2_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%p_Val2_loc_channel = call fastcc i24 @get_total_vegetation([57600 x i8]* %img_in_data_V)"   --->   Operation 6 'call' 'p_Val2_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [2/2] (0.00ns)   --->   "%p_Val2_19_loc_chan = call fastcc i24 @get_total_vegetation.1([57600 x i8]* %img_in_data_V)"   --->   Operation 7 'call' 'p_Val2_19_loc_chan' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>

State 4 <SV = 3> <Delay = 10.8>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_1.h:119]   --->   Operation 8 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/2] (0.00ns)   --->   "%p_Val2_19_loc_chan = call fastcc i24 @get_total_vegetation.1([57600 x i8]* %img_in_data_V)"   --->   Operation 9 'call' 'p_Val2_19_loc_chan' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 10 [1/1] (10.8ns)   --->   "call fastcc void @get_total_vegetation.2(i24 %p_Val2_loc_channel, i24 %p_Val2_19_loc_chan, i24* %agg_result_V)"   --->   Operation 10 'call' <Predicate = true> <Delay = 10.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_1.h:128]   --->   Operation 11 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_loc_channel         (call                ) [ 00011]
specdataflowpipeline_ln119 (specdataflowpipeline) [ 00000]
p_Val2_19_loc_chan         (call                ) [ 00000]
call_ln0                   (call                ) [ 00000]
ret_ln128                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_total_vegetation"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_total_vegetation.1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_total_vegetation.2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="grp_get_total_vegetation_1_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="24" slack="0"/>
<pin id="20" dir="0" index="1" bw="8" slack="0"/>
<pin id="21" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_19_loc_chan/3 "/>
</bind>
</comp>

<comp id="24" class="1004" name="grp_get_total_vegetation_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="24" slack="0"/>
<pin id="26" dir="0" index="1" bw="8" slack="0"/>
<pin id="27" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_loc_channel/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="call_ln0_get_total_vegetation_2_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="24" slack="2"/>
<pin id="33" dir="0" index="2" bw="24" slack="0"/>
<pin id="34" dir="0" index="3" bw="24" slack="0"/>
<pin id="35" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="39" class="1005" name="p_Val2_loc_channel_reg_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="24" slack="2"/>
<pin id="41" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="36"><net_src comp="16" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="18" pin="2"/><net_sink comp="30" pin=2"/></net>

<net id="38"><net_src comp="0" pin="0"/><net_sink comp="30" pin=3"/></net>

<net id="42"><net_src comp="24" pin="2"/><net_sink comp="39" pin=0"/></net>

<net id="43"><net_src comp="39" pin="1"/><net_sink comp="30" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_V | {4 }
 - Input state : 
	Port: get_total_vegetation.3 : img_in_data_V | {1 2 3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		call_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |    grp_get_total_vegetation_1_fu_18   |    0    |  3.538  |    97   |   120   |
|   call   |     grp_get_total_vegetation_fu_24    |    0    |  3.538  |    95   |   118   |
|          | call_ln0_get_total_vegetation_2_fu_30 |    4    |    0    |    0    |    55   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    4    |  7.076  |   192   |   293   |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|p_Val2_loc_channel_reg_39|   24   |
+-------------------------+--------+
|          Total          |   24   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    7   |   192  |   293  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    7   |   216  |   293  |
+-----------+--------+--------+--------+--------+
