[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/3SigsSensList/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 122
LIB: work
FILE: ${SURELOG_DIR}/tests/3SigsSensList/dut.sv
n<> u<121> t<Top_level_rule> c<1> l<1:1> el<37:1>
  n<> u<1> t<Null_rule> p<121> s<120> l<1:1>
  n<> u<120> t<Source_text> p<121> c<119> l<1:1> el<36:10>
    n<> u<119> t<Description> p<120> c<118> l<1:1> el<36:10>
      n<> u<118> t<Module_declaration> p<119> c<27> l<1:1> el<36:10>
        n<> u<27> t<Module_ansi_header> p<118> c<2> s<116> l<1:1> el<6:3>
          n<module> u<2> t<Module_keyword> p<27> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<27> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<27> s<26> l<1:12> el<1:12>
          n<> u<26> t<Port_declaration_list> p<27> c<11> l<1:12> el<6:2>
            n<> u<11> t<Ansi_port_declaration> p<26> c<9> s<18> l<3:1> el<3:21>
              n<> u<9> t<Net_port_header> p<11> c<5> s<10> l<3:1> el<3:11>
                n<> u<5> t<PortDir_Inp> p<9> s<8> l<3:1> el<3:6>
                n<> u<8> t<Net_port_type> p<9> c<6> l<3:7> el<3:11>
                  n<> u<6> t<NetType_Wire> p<8> s<7> l<3:7> el<3:11>
                  n<> u<7> t<Data_type_or_implicit> p<8> l<3:18> el<3:18>
              n<clk> u<10> t<STRING_CONST> p<11> l<3:18> el<3:21>
            n<> u<18> t<Ansi_port_declaration> p<26> c<16> s<25> l<4:1> el<4:21>
              n<> u<16> t<Net_port_header> p<18> c<12> s<17> l<4:1> el<4:11>
                n<> u<12> t<PortDir_Inp> p<16> s<15> l<4:1> el<4:6>
                n<> u<15> t<Net_port_type> p<16> c<13> l<4:7> el<4:11>
                  n<> u<13> t<NetType_Wire> p<15> s<14> l<4:7> el<4:11>
                  n<> u<14> t<Data_type_or_implicit> p<15> l<4:18> el<4:18>
              n<rst> u<17> t<STRING_CONST> p<18> l<4:18> el<4:21>
            n<> u<25> t<Ansi_port_declaration> p<26> c<23> l<5:1> el<5:17>
              n<> u<23> t<Net_port_header> p<25> c<19> s<24> l<5:1> el<5:11>
                n<> u<19> t<PortDir_Inp> p<23> s<22> l<5:1> el<5:6>
                n<> u<22> t<Net_port_type> p<23> c<20> l<5:7> el<5:11>
                  n<> u<20> t<NetType_Wire> p<22> s<21> l<5:7> el<5:11>
                  n<> u<21> t<Data_type_or_implicit> p<22> l<5:12> el<5:12>
              n<start> u<24> t<STRING_CONST> p<25> l<5:12> el<5:17>
        n<> u<116> t<Non_port_module_item> p<118> c<115> s<117> l<24:1> el<34:4>
          n<> u<115> t<Module_or_generate_item> p<116> c<114> l<24:1> el<34:4>
            n<> u<114> t<Module_common_item> p<115> c<113> l<24:1> el<34:4>
              n<> u<113> t<Always_construct> p<114> c<28> l<24:1> el<34:4>
                n<> u<28> t<ALWAYS> p<113> s<112> l<24:1> el<24:7>
                n<> u<112> t<Statement> p<113> c<111> l<24:8> el<34:4>
                  n<> u<111> t<Statement_item> p<112> c<110> l<24:8> el<34:4>
                    n<> u<110> t<Procedural_timing_control_statement> p<111> c<52> l<24:8> el<34:4>
                      n<> u<52> t<Procedural_timing_control> p<110> c<51> s<109> l<24:8> el<24:55>
                        n<> u<51> t<Event_control> p<52> c<50> l<24:8> el<24:55>
                          n<> u<50> t<Event_expression> p<51> c<42> l<24:11> el<24:54>
                            n<> u<42> t<Event_expression> p<50> c<34> s<43> l<24:11> el<24:37>
                              n<> u<34> t<Event_expression> p<42> c<29> s<35> l<24:11> el<24:22>
                                n<> u<29> t<Edge_Posedge> p<34> s<33> l<24:11> el<24:18>
                                n<> u<33> t<Expression> p<34> c<32> l<24:19> el<24:22>
                                  n<> u<32> t<Primary> p<33> c<31> l<24:19> el<24:22>
                                    n<> u<31> t<Primary_literal> p<32> c<30> l<24:19> el<24:22>
                                      n<clk> u<30> t<STRING_CONST> p<31> l<24:19> el<24:22>
                              n<> u<35> t<Or_operator> p<42> s<41> l<24:23> el<24:25>
                              n<> u<41> t<Event_expression> p<42> c<36> l<24:26> el<24:37>
                                n<> u<36> t<Edge_Posedge> p<41> s<40> l<24:26> el<24:33>
                                n<> u<40> t<Expression> p<41> c<39> l<24:34> el<24:37>
                                  n<> u<39> t<Primary> p<40> c<38> l<24:34> el<24:37>
                                    n<> u<38> t<Primary_literal> p<39> c<37> l<24:34> el<24:37>
                                      n<rst> u<37> t<STRING_CONST> p<38> l<24:34> el<24:37>
                            n<> u<43> t<Or_operator> p<50> s<49> l<24:38> el<24:40>
                            n<> u<49> t<Event_expression> p<50> c<44> l<24:41> el<24:54>
                              n<> u<44> t<Edge_Posedge> p<49> s<48> l<24:41> el<24:48>
                              n<> u<48> t<Expression> p<49> c<47> l<24:49> el<24:54>
                                n<> u<47> t<Primary> p<48> c<46> l<24:49> el<24:54>
                                  n<> u<46> t<Primary_literal> p<47> c<45> l<24:49> el<24:54>
                                    n<start> u<45> t<STRING_CONST> p<46> l<24:49> el<24:54>
                      n<> u<109> t<Statement_or_null> p<110> c<108> l<25:1> el<34:4>
                        n<> u<108> t<Statement> p<109> c<107> l<25:1> el<34:4>
                          n<> u<107> t<Statement_item> p<108> c<106> l<25:1> el<34:4>
                            n<> u<106> t<Seq_block> p<107> c<104> l<25:1> el<34:4>
                              n<> u<104> t<Statement_or_null> p<106> c<103> s<105> l<26:2> el<33:5>
                                n<> u<103> t<Statement> p<104> c<102> l<26:2> el<33:5>
                                  n<> u<102> t<Statement_item> p<103> c<101> l<26:2> el<33:5>
                                    n<> u<101> t<Conditional_statement> p<102> c<64> l<26:2> el<33:5>
                                      n<> u<64> t<Cond_predicate> p<101> c<63> s<82> l<26:5> el<26:16>
                                        n<> u<63> t<Expression_or_cond_pattern> p<64> c<62> l<26:5> el<26:16>
                                          n<> u<62> t<Expression> p<63> c<56> l<26:5> el<26:16>
                                            n<> u<56> t<Expression> p<62> c<55> s<61> l<26:5> el<26:8>
                                              n<> u<55> t<Primary> p<56> c<54> l<26:5> el<26:8>
                                                n<> u<54> t<Primary_literal> p<55> c<53> l<26:5> el<26:8>
                                                  n<rst> u<53> t<STRING_CONST> p<54> l<26:5> el<26:8>
                                            n<> u<61> t<BinOp_BitwOr> p<62> s<60> l<26:9> el<26:10>
                                            n<> u<60> t<Expression> p<62> c<59> l<26:11> el<26:16>
                                              n<> u<59> t<Primary> p<60> c<58> l<26:11> el<26:16>
                                                n<> u<58> t<Primary_literal> p<59> c<57> l<26:11> el<26:16>
                                                  n<start> u<57> t<STRING_CONST> p<58> l<26:11> el<26:16>
                                      n<> u<82> t<Statement_or_null> p<101> c<81> s<100> l<27:2> el<29:5>
                                        n<> u<81> t<Statement> p<82> c<80> l<27:2> el<29:5>
                                          n<> u<80> t<Statement_item> p<81> c<79> l<27:2> el<29:5>
                                            n<> u<79> t<Seq_block> p<80> c<77> l<27:2> el<29:5>
                                              n<> u<77> t<Statement_or_null> p<79> c<76> s<78> l<28:4> el<28:20>
                                                n<> u<76> t<Statement> p<77> c<75> l<28:4> el<28:20>
                                                  n<> u<75> t<Statement_item> p<76> c<74> l<28:4> el<28:20>
                                                    n<> u<74> t<Nonblocking_assignment> p<75> c<69> l<28:4> el<28:19>
                                                      n<> u<69> t<Variable_lvalue> p<74> c<66> s<73> l<28:4> el<28:14>
                                                        n<> u<66> t<Ps_or_hierarchical_identifier> p<69> c<65> s<68> l<28:4> el<28:14>
                                                          n<outputLine> u<65> t<STRING_CONST> p<66> l<28:4> el<28:14>
                                                        n<> u<68> t<Select> p<69> c<67> l<28:15> el<28:15>
                                                          n<> u<67> t<Bit_select> p<68> l<28:15> el<28:15>
                                                      n<> u<73> t<Expression> p<74> c<72> l<28:18> el<28:19>
                                                        n<> u<72> t<Primary> p<73> c<71> l<28:18> el<28:19>
                                                          n<> u<71> t<Primary_literal> p<72> c<70> l<28:18> el<28:19>
                                                            n<0> u<70> t<INT_CONST> p<71> l<28:18> el<28:19>
                                              n<> u<78> t<END> p<79> l<29:2> el<29:5>
                                      n<> u<100> t<Statement_or_null> p<101> c<99> l<31:2> el<33:5>
                                        n<> u<99> t<Statement> p<100> c<98> l<31:2> el<33:5>
                                          n<> u<98> t<Statement_item> p<99> c<97> l<31:2> el<33:5>
                                            n<> u<97> t<Seq_block> p<98> c<95> l<31:2> el<33:5>
                                              n<> u<95> t<Statement_or_null> p<97> c<94> s<96> l<32:3> el<32:25>
                                                n<> u<94> t<Statement> p<95> c<93> l<32:3> el<32:25>
                                                  n<> u<93> t<Statement_item> p<94> c<92> l<32:3> el<32:25>
                                                    n<> u<92> t<Nonblocking_assignment> p<93> c<87> l<32:3> el<32:24>
                                                      n<> u<87> t<Variable_lvalue> p<92> c<84> s<91> l<32:3> el<32:19>
                                                        n<> u<84> t<Ps_or_hierarchical_identifier> p<87> c<83> s<86> l<32:3> el<32:19>
                                                          n<yScaleAmountNext> u<83> t<STRING_CONST> p<84> l<32:3> el<32:19>
                                                        n<> u<86> t<Select> p<87> c<85> l<32:20> el<32:20>
                                                          n<> u<85> t<Bit_select> p<86> l<32:20> el<32:20>
                                                      n<> u<91> t<Expression> p<92> c<90> l<32:23> el<32:24>
                                                        n<> u<90> t<Primary> p<91> c<89> l<32:23> el<32:24>
                                                          n<> u<89> t<Primary_literal> p<90> c<88> l<32:23> el<32:24>
                                                            n<0> u<88> t<INT_CONST> p<89> l<32:23> el<32:24>
                                              n<> u<96> t<END> p<97> l<33:2> el<33:5>
                              n<> u<105> t<END> p<106> l<34:1> el<34:4>
        n<> u<117> t<ENDMODULE> p<118> l<36:1> el<36:10>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/3SigsSensList/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             2
Begin                                                  3
Constant                                               2
Design                                                 1
EventControl                                           1
Identifier                                             1
IfElse                                                 1
LogicNet                                               3
LogicTypespec                                          6
Module                                                 1
ModuleTypespec                                         1
Operation                                              6
Port                                                   3
RefObj                                                 7
RefTypespec                                            6
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/3SigsSensList/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: , line:3:7, endln:3:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:7, endln:3:11
  |vpiImportTypespec:
  \_LogicNet: (work@dut.clk), line:3:18, endln:3:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.clk), line:3:7, endln:3:11
      |vpiParent:
      \_LogicNet: (work@dut.clk), line:3:18, endln:3:21
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_LogicTypespec: , line:3:7, endln:3:11
    |vpiName:clk
    |vpiFullName:work@dut.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.rst), line:4:18, endln:4:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.rst), line:4:7, endln:4:11
      |vpiParent:
      \_LogicNet: (work@dut.rst), line:4:18, endln:4:21
      |vpiFullName:work@dut.rst
      |vpiActual:
      \_LogicTypespec: , line:3:7, endln:3:11
    |vpiName:rst
    |vpiFullName:work@dut.rst
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.start), line:5:12, endln:5:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.start), line:5:7, endln:5:11
      |vpiParent:
      \_LogicNet: (work@dut.start), line:5:12, endln:5:17
      |vpiFullName:work@dut.start
      |vpiActual:
      \_LogicTypespec: , line:3:7, endln:3:11
    |vpiName:start
    |vpiFullName:work@dut.start
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.clk), line:3:18, endln:3:21
  |vpiNet:
  \_LogicNet: (work@dut.rst), line:4:18, endln:4:21
  |vpiNet:
  \_LogicNet: (work@dut.start), line:5:12, endln:5:17
  |vpiPort:
  \_Port: (clk), line:3:18, endln:3:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.clk), line:3:7, endln:3:11
      |vpiParent:
      \_Port: (clk), line:3:18, endln:3:21
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_LogicTypespec: , line:3:7, endln:3:11
  |vpiPort:
  \_Port: (rst), line:4:18, endln:4:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:rst
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.rst), line:4:7, endln:4:11
      |vpiParent:
      \_Port: (rst), line:4:18, endln:4:21
      |vpiFullName:work@dut.rst
      |vpiActual:
      \_LogicTypespec: , line:3:7, endln:3:11
  |vpiPort:
  \_Port: (start), line:5:12, endln:5:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:start
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.start), line:5:7, endln:5:11
      |vpiParent:
      \_Port: (start), line:5:12, endln:5:17
      |vpiFullName:work@dut.start
      |vpiActual:
      \_LogicTypespec: , line:3:7, endln:3:11
  |vpiProcess:
  \_Always: , line:24:1, endln:34:4
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiStmt:
    \_EventControl: , line:24:8, endln:24:55
      |vpiParent:
      \_Always: , line:24:1, endln:34:4
      |vpiCondition:
      \_Operation: , line:24:11, endln:24:54
        |vpiParent:
        \_EventControl: , line:24:8, endln:24:55
        |vpiOpType:35
        |vpiOperand:
        \_Operation: , line:24:11, endln:24:37
          |vpiParent:
          \_Operation: , line:24:11, endln:24:54
          |vpiOpType:35
          |vpiOperand:
          \_Operation: , line:24:11, endln:24:22
            |vpiParent:
            \_Operation: , line:24:11, endln:24:37
            |vpiOpType:39
            |vpiOperand:
            \_RefObj: (work@dut.clk), line:24:19, endln:24:22
              |vpiParent:
              \_Operation: , line:24:11, endln:24:22
              |vpiName:clk
              |vpiFullName:work@dut.clk
              |vpiActual:
              \_LogicNet: (work@dut.clk), line:3:18, endln:3:21
          |vpiOperand:
          \_Operation: , line:24:26, endln:24:37
            |vpiParent:
            \_Operation: , line:24:11, endln:24:37
            |vpiOpType:39
            |vpiOperand:
            \_RefObj: (work@dut.rst), line:24:34, endln:24:37
              |vpiParent:
              \_Operation: , line:24:26, endln:24:37
              |vpiName:rst
              |vpiFullName:work@dut.rst
              |vpiActual:
              \_LogicNet: (work@dut.rst), line:4:18, endln:4:21
        |vpiOperand:
        \_Operation: , line:24:41, endln:24:54
          |vpiParent:
          \_Operation: , line:24:11, endln:24:54
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@dut.start), line:24:49, endln:24:54
            |vpiParent:
            \_Operation: , line:24:41, endln:24:54
            |vpiName:start
            |vpiFullName:work@dut.start
            |vpiActual:
            \_LogicNet: (work@dut.start), line:5:12, endln:5:17
      |vpiStmt:
      \_Begin: (work@dut), line:25:1, endln:34:4
        |vpiParent:
        \_EventControl: , line:24:8, endln:24:55
        |vpiFullName:work@dut
        |vpiStmt:
        \_IfElse: , line:26:2, endln:33:5
          |vpiParent:
          \_Begin: (work@dut), line:25:1, endln:34:4
          |vpiCondition:
          \_Operation: , line:26:5, endln:26:16
            |vpiParent:
            \_IfElse: , line:26:2, endln:33:5
            |vpiOpType:29
            |vpiOperand:
            \_RefObj: (work@dut.rst), line:26:5, endln:26:8
              |vpiParent:
              \_Operation: , line:26:5, endln:26:16
              |vpiName:rst
              |vpiFullName:work@dut.rst
              |vpiActual:
              \_LogicNet: (work@dut.rst), line:4:18, endln:4:21
            |vpiOperand:
            \_RefObj: (work@dut.start), line:26:11, endln:26:16
              |vpiParent:
              \_Operation: , line:26:5, endln:26:16
              |vpiName:start
              |vpiFullName:work@dut.start
              |vpiActual:
              \_LogicNet: (work@dut.start), line:5:12, endln:5:17
          |vpiStmt:
          \_Begin: (work@dut), line:27:2, endln:29:5
            |vpiParent:
            \_IfElse: , line:26:2, endln:33:5
            |vpiFullName:work@dut
            |vpiImportTypespec:
            \_LogicNet: (work@dut.outputLine), line:28:4, endln:28:14
              |vpiParent:
              \_Begin: (work@dut), line:27:2, endln:29:5
              |vpiName:outputLine
              |vpiFullName:work@dut.outputLine
              |vpiNetType:1
            |vpiStmt:
            \_Assignment: , line:28:4, endln:28:19
              |vpiParent:
              \_Begin: (work@dut), line:27:2, endln:29:5
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:28:18, endln:28:19
                |vpiParent:
                \_Assignment: , line:28:4, endln:28:19
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@dut.outputLine), line:28:4, endln:28:14
                |vpiParent:
                \_Assignment: , line:28:4, endln:28:19
                |vpiName:outputLine
                |vpiFullName:work@dut.outputLine
                |vpiActual:
                \_LogicNet: (work@dut.outputLine), line:28:4, endln:28:14
          |vpiElseStmt:
          \_Begin: (work@dut), line:31:2, endln:33:5
            |vpiParent:
            \_IfElse: , line:26:2, endln:33:5
            |vpiFullName:work@dut
            |vpiImportTypespec:
            \_LogicNet: (work@dut.yScaleAmountNext), line:32:3, endln:32:19
              |vpiParent:
              \_Begin: (work@dut), line:31:2, endln:33:5
              |vpiName:yScaleAmountNext
              |vpiFullName:work@dut.yScaleAmountNext
              |vpiNetType:1
            |vpiStmt:
            \_Assignment: , line:32:3, endln:32:24
              |vpiParent:
              \_Begin: (work@dut), line:31:2, endln:33:5
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:32:23, endln:32:24
                |vpiParent:
                \_Assignment: , line:32:3, endln:32:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@dut.yScaleAmountNext), line:32:3, endln:32:19
                |vpiParent:
                \_Assignment: , line:32:3, endln:32:24
                |vpiName:yScaleAmountNext
                |vpiFullName:work@dut.yScaleAmountNext
                |vpiActual:
                \_LogicNet: (work@dut.yScaleAmountNext), line:32:3, endln:32:19
    |vpiAlwaysType:1
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
