#IncludeRegexLine: ^[ 	]*#[ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

/home/veronia/EDA/graywolf-master/src/date/date.c
date.h
-

/home/veronia/EDA/graywolf-master/src/mincut/globals.h
stdio.h
-
math.h
-

/home/veronia/EDA/graywolf-master/src/mincut/main.c
stdio.h
-
signal.h
-
yalecad/base.h
-
yalecad/cleanup.h
-
yalecad/file.h
-
yalecad/message.h
-
yalecad/debug.h
-
globals.h
/home/veronia/EDA/graywolf-master/src/mincut/globals.h
config-build.h
/home/veronia/EDA/graywolf-master/src/mincut/config-build.h

/home/veronia/EDA/graywolf-master/src/mincut/output.c
string.h
-
globals.h
/home/veronia/EDA/graywolf-master/src/mincut/globals.h
yalecad/base.h
-
yalecad/message.h
-
yalecad/hash.h
-
yalecad/yreadpar.h
-

/home/veronia/EDA/graywolf-master/src/mincut/readcells.c
string.h
-
yalecad/base.h
-
yalecad/message.h
-
yalecad/debug.h
-
yalecad/string.h
-
globals.h
/home/veronia/EDA/graywolf-master/src/mincut/globals.h
readcells_l.h
/home/veronia/EDA/graywolf-master/src/mincut/readcells_l.h

/home/veronia/EDA/graywolf-master/src/mincut/readcells_l.h
stdio.h
-
stdio.h
/home/veronia/EDA/graywolf-master/src/mincut/stdio.h

include/config-build.h

include/yalecad/base.h
stdio.h
-
stdlib.h
-
math.h
-
yalecad/mac.h
-
limits.h
-
yalecad/okmalloc.h
-

include/yalecad/cleanup.h
signal.h
-
yalecad/base.h
-

include/yalecad/debug.h
yalecad/message.h
-

include/yalecad/file.h
yalecad/base.h
-

include/yalecad/hash.h
yalecad/base.h
-

include/yalecad/mac.h
limits.h
-
float.h
-

include/yalecad/message.h
yalecad/base.h
-

include/yalecad/okmalloc.h

include/yalecad/rbtree.h
yalecad/base.h
-

include/yalecad/string.h
yalecad/base.h
-

include/yalecad/yreadpar.h
yalecad/base.h
-
yalecad/rbtree.h
-

src/mincut/./date.h

