
#Begin clock constraint
define_clock -name {PWM_Generator_Verilog|clk} {p:PWM_Generator_Verilog|clk} -period 11.165 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 5.583 -route 0.000 
#End clock constraint
