name: i2s_reg
description: Generated by bouffalo-data-parser from Bouffalo source code
size_bytes: 0x100
registers:
  - name: i2s_config
    description: I2S configuration
    offset_bytes: 0x0
    size_bytes: 0x4
    fieldset: i2s_config
  - name: i2s_int_sts
    description: I2S interrupt status
    offset_bytes: 0x4
    size_bytes: 0x4
    fieldset: i2s_int_sts
  - name: i2s_bclk_config
    description: I2S clock configuration
    offset_bytes: 0x10
    size_bytes: 0x4
    fieldset: i2s_bclk_config
  - name: i2s_fifo_config_0
    description: I2S FIFO configuration0
    offset_bytes: 0x80
    size_bytes: 0x4
    fieldset: i2s_fifo_config_0
  - name: i2s_fifo_config_1
    description: I2S DMA FIFO configuration
    offset_bytes: 0x84
    size_bytes: 0x4
    fieldset: i2s_fifo_config_1
  - name: i2s_fifo_wdata
    description: I2S FIFO write data
    offset_bytes: 0x88
    size_bytes: 0x4
    fieldset: i2s_fifo_wdata
  - name: i2s_fifo_rdata
    description: I2S FIFO read data
    offset_bytes: 0x8c
    size_bytes: 0x4
    fieldset: i2s_fifo_rdata
  - name: i2s_io_config
    description: I2S IO configuration
    offset_bytes: 0xfc
    size_bytes: 0x4
    fieldset: i2s_io_config
fieldsets:
  - name: i2s_config
    description: ""
    fields:
      - name: cr_i2s_m_en
        description: Enable signal of I2S Master function, cannot enable both
          csr_i2s_m_en & csr_i2s_s_en
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: cr_i2s_s_en
        description: Enable signal of I2S Slave function, cannot enable both
          csr_i2s_m_en & csr_i2s_s_en
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: cr_i2s_txd_en
        description: Enable signal of I2S TXD signal
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: cr_i2s_rxd_en
        description: Enable signal of I2S RXD signal
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: cr_mono_mode
        description: >-
          1'b0: Stereo mode, 1'b1: Mono mode

          Note: csr_mono_mode & csr_fifo_lr_merge should NOT be enabled at the
          same time
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: cr_mute_mode
        description: "1'b0: Normal mode, 1'b1: Mute mode"
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: cr_fs_1t_mode
        description: "1'b0: FS high/low is even, 1'b1: FS only asserts for 1 cycle"
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: cr_fs_4ch_mode
        description: >-
          1'b0: FS 2-channel mode, 1'b1: FS 4-channel mode (DSP mode only)

          Note: cr_fs_3ch_mode & cr_fs_4ch_mode should NOT be enabled at the
          same time

          Note: When 4-channel mode is enabled, frame_size must equal data_size
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: cr_fs_3ch_mode
        description: >-
          1'b0: FS 2-channel mode, 1'b1: FS 3-channel mode (DSP mode only)

          Note: cr_fs_3ch_mode & cr_fs_4ch_mode should NOT be enabled at the
          same time

          Note: cr_mono_mode & cr_fifo_lr_merge will be invalid in 3-channel
          mode

          Note: When 3-channel mode is enabled, frame_size must equal data_size
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: reserved_9_11
        description: ""
        size_bits: 3
        offset_bits: 9
        reset_value: 0x0
        access: rsvd
      - name: cr_frame_size
        description: |-
          Frame size of each channel
          2'd0: 8, 2'd1: 16, 2'd2: 24, 2'd3: 32 (cycles)
        size_bits: 2
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: cr_data_size
        description: |-
          Data bit width of each channel
          2'd0: 8, 2'd1: 16, 2'd2: 24, 2'd3: 32 (bits)
        size_bits: 2
        offset_bits: 14
        reset_value: 0x1
        access: r/w
      - name: cr_i2s_mode
        description: "2'd0: Left-Justified, 2'd1: Right-Justified, 2'd2: DSP, 2'd3:
          Reserved"
        size_bits: 2
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: cr_endian
        description: |-
          Data endian (bit reverse)
          1'b0: MSB goes out first, 1'b1: LSB goes out first
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: cr_mono_rx_ch
        description: |-
          RX mono mode channel select signal
          1'b0: L-channel
          1'b1: R-channel
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: r/w
      - name: cr_ofs_cnt
        description: |-
          Offset cycle count (unit: cycle of I2S BCLK)
          5'd0: 1 cycle
          5'd1: 2 cycles
          …
        size_bits: 5
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: cr_ofs_en
        description: |-
          Offset enable
          1'b0: Disabled, 1'b1: Enabled
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: reserved_26_31
        description: ""
        size_bits: 6
        offset_bits: 26
        reset_value: 0x0
        access: rsvd
  - name: i2s_int_sts
    description: ""
    fields:
      - name: i2s_txf_int
        description: I2S TX FIFO ready (tx_fifo_cnt > tx_fifo_th) interrupt,
          auto-cleared when data is pushed
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: i2s_rxf_int
        description: I2S RX FIFO ready (rx_fifo_cnt > rx_fifo_th) interrupt,
          auto-cleared when data is popped
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: i2s_fer_int
        description: I2S TX/RX FIFO error interrupt, auto-cleared when FIFO
          overflow/underflow error flag is cleared
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: reserved_3_7
        description: ""
        size_bits: 5
        offset_bits: 3
        reset_value: 0x0
        access: rsvd
      - name: cr_i2s_txf_mask
        description: Interrupt mask of i2s_txf_int
        size_bits: 1
        offset_bits: 8
        reset_value: 0x1
        access: r/w
      - name: cr_i2s_rxf_mask
        description: Interrupt mask of i2s_rxf_int
        size_bits: 1
        offset_bits: 9
        reset_value: 0x1
        access: r/w
      - name: cr_i2s_fer_mask
        description: Interrupt mask of i2s_fer_int
        size_bits: 1
        offset_bits: 10
        reset_value: 0x1
        access: r/w
      - name: reserved_11_23
        description: ""
        size_bits: 13
        offset_bits: 11
        reset_value: 0x0
        access: rsvd
      - name: cr_i2s_txf_en
        description: Interrupt enable of i2s_txf_int
        size_bits: 1
        offset_bits: 24
        reset_value: 0x1
        access: r/w
      - name: cr_i2s_rxf_en
        description: Interrupt enable of i2s_rxf_int
        size_bits: 1
        offset_bits: 25
        reset_value: 0x1
        access: r/w
      - name: cr_i2s_fer_en
        description: Interrupt enable of i2s_fer_int
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: reserved_27_31
        description: ""
        size_bits: 5
        offset_bits: 27
        reset_value: 0x0
        access: rsvd
  - name: i2s_bclk_config
    description: ""
    fields:
      - name: cr_bclk_div_l
        description: "I2S BCLK active low period (unit: cycle of i2s_clk)"
        size_bits: 12
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reserved_12_15
        description: ""
        size_bits: 4
        offset_bits: 12
        reset_value: 0x0
        access: rsvd
      - name: cr_bclk_div_h
        description: "I2S BCLK active high period (unit: cycle of i2s_clk)"
        size_bits: 12
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reserved_28_31
        description: ""
        size_bits: 4
        offset_bits: 28
        reset_value: 0x0
        access: rsvd
  - name: i2s_fifo_config_0
    description: ""
    fields:
      - name: i2s_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: i2s_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: tx_fifo_clr
        description: Clear signal of TX FIFO
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: w1c
      - name: rx_fifo_clr
        description: Clear signal of RX FIFO
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: w1c
      - name: tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r
      - name: rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r
      - name: cr_fifo_lr_merge
        description: >-
          Each FIFO entry contains both L/R channel data if this bit is enabled

          Can only be enabled if data size is 8 or 16 bits

          Note: cr_fifo_lr_merge &cr_mono_mode should NOT be enabled at the same
          time

          Note: cr_fifo_lr_merge &cr_fifo_l_shift should NOT be enabled at the
          same time
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: cr_fifo_lr_exchg
        description: >-
          The position of L/R channel data within each entry is exchanged if
          this bit is enabled

          Can only be enabled if data size is 8 or 16 bits and csr_fifo_lr_merge
          is enabled
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r/w
      - name: cr_fifo_24b_lj
        description: |-
          FIFO 24-bit data left-justified mode
          1'b0: Right-justified, {8'h0, data[23:0]}
          1'b1: Left-justified, {data[23:0], 8'h0}
          Note: Valid only when cr_data_size = 2'd2 (24-bit)
        size_bits: 1
        offset_bits: 10
        reset_value: 0x0
        access: r/w
      - name: reserved_11_31
        description: ""
        size_bits: 21
        offset_bits: 11
        reset_value: 0x0
        access: rsvd
  - name: i2s_fifo_config_1
    description: ""
    fields:
      - name: tx_fifo_cnt
        description: TX FIFO available count
        size_bits: 5
        offset_bits: 0
        reset_value: 0x10
        access: r
      - name: reserved_5_7
        description: ""
        size_bits: 3
        offset_bits: 5
        reset_value: 0x0
        access: rsvd
      - name: rx_fifo_cnt
        description: RX FIFO available count
        size_bits: 5
        offset_bits: 8
        reset_value: 0x0
        access: r
      - name: reserved_13_15
        description: ""
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: tx_fifo_th
        description: TX FIFO threshold, dma_tx_req will not be asserted if tx_fifo_cnt
          is less than this value
        size_bits: 4
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_20_23
        description: ""
        size_bits: 4
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: rx_fifo_th
        description: RX FIFO threshold, dma_rx_req will not be asserted if tx_fifo_cnt
          is less than this value
        size_bits: 4
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: reserved_28_31
        description: ""
        size_bits: 4
        offset_bits: 28
        reset_value: 0x0
        access: rsvd
  - name: i2s_fifo_wdata
    description: ""
    fields:
      - name: i2s_fifo_wdata
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: w
  - name: i2s_fifo_rdata
    description: ""
    fields:
      - name: i2s_fifo_rdata
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: i2s_io_config
    description: ""
    fields:
      - name: cr_i2s_txd_inv
        description: |-
          Inverse TXD signal
          0: No inverse, 1: Inverse
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: cr_i2s_rxd_inv
        description: |-
          Inverse RXD signal
          0: No inverse, 1: Inverse
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: cr_i2s_fs_inv
        description: |-
          Inverse FS signal
          0: No inverse, 1: Inverse
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: cr_i2s_bclk_inv
        description: |-
          Inverse BCLK signal
          0: No inverse, 1: Inverse
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: cr_deg_cnt
        description: |-
          Deglitch cycle count (unit: cycle of I2S kernel clock)
          3'd0: 1 cycle
          3'd1: 2 cycles
          …
        size_bits: 3
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: cr_deg_en
        description: |-
          Deglitch enable (for all th input pins)
          1'b0: Disabled, 1'b1: Enabled
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
