vendor_name = ModelSim
source_file = 1, C:/altera/13.1/vhdl_quartus/v_1_basic_logic_gates/v_1_2_or_gate/or_gate.vhd
source_file = 1, C:/altera/13.1/vhdl_quartus/v_1_basic_logic_gates/v_1_2_or_gate/db/or_gate.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = or_gate
instance = comp, \c~output\, c~output, or_gate, 1
instance = comp, \b~input\, b~input, or_gate, 1
instance = comp, \a~input\, a~input, or_gate, 1
instance = comp, \c~0\, c~0, or_gate, 1
