#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Oct 18 18:15:49 2025
# Process ID         : 2339583
# Current directory  : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1
# Command line       : vivado
# Log file           : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/vivado.log
# Journal file       : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/vivado.jou
# Running On         : ieng6-309.ucsd.edu
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.1
# Processor Detail   : Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz
# CPU Frequency      : 2194.843 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 67426 MB
# Swap memory        : 1023 MB
# Total Virtual      : 68450 MB
# Available Virtual  : 64555 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project mul_lab1 /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1 -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/common/Xilinx_Vitis/Vivado/2024.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7866.672 ; gain = 186.969 ; free physical = 52241 ; free virtual = 60645
create_bd_design "design_1"
Wrote  : </home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul.comp/hls/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul.comp/hls/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:mul:1.0 mul_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/mul_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins mul_0/s_axi_control]
Slave segment '/mul_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
make_wrapper -files [get_files /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
Wrote  : </home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8151.293 ; gain = 95.250 ; free physical = 52018 ; free virtual = 60476
add_files -norecurse /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mul_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_mul_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_50M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mul_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_50M_0
[Sat Oct 18 18:34:11 2025] Launched design_1_rst_ps7_0_50M_0_synth_1, design_1_mul_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_rst_ps7_0_50M_0_synth_1: /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_mul_0_0_synth_1: /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.runs/design_1_mul_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.runs/synth_1/runme.log
[Sat Oct 18 18:34:11 2025] Launched impl_1...
Run output will be captured here: /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 8858.480 ; gain = 563.156 ; free physical = 51869 ; free virtual = 60354
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:]
