;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 0
	CMP -207, @-10
	ADD 270, 0
	CMP 1, <-1
	DJN -1, #-122
	CMP 1, <-1
	DJN -1, #-122
	MOV -651, @-336
	SLT -16, 9
	SUB @-127, 100
	CMP -101, 103
	SUB #19, @220
	SUB #19, @220
	SUB #117, 140
	SPL -100, -300
	ADD 170, <1
	ADD 170, <1
	SUB @19, @10
	SLT 20, @-2
	SUB <0, @90
	SUB @-127, 100
	SPL 6, #302
	ADD 170, <1
	MOV -1, <-320
	SUB @-121, 906
	MOV -1, <-320
	MOV -1, <-320
	SLT 20, @-2
	SLT 20, @-2
	MOV -651, @-336
	SUB 402, -100
	SUB 170, <1
	SUB #19, @220
	SPL 66, #302
	CMP -207, <-120
	ADD 170, <1
	SUB -16, 9
	SPL -702, 80
	SPL -702, 80
	ADD 170, <1
	ADD 170, <1
	SPL 0, #-502
	MOV -1, <-20
	MOV -7, <-20
	ADD 170, <1
