QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 17:21:41 on Oct 15,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/Fetch.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/mux2t1.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/register_file.vhd proj/src/TopLevel/decoder_5t32.vhd proj/src/TopLevel/Barrel_Shifter.vhd proj/src/TopLevel/register_N.vhd proj/src/TopLevel/mux_32t1.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/xorg2.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(31): (vcom-1615) Existing package body 'RISCV_types(body)' at line 31 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package NUMERIC_STD
-- Compiling entity fetch
-- Compiling architecture structural of fetch
** Error: proj/src/TopLevel/Fetch.vhd(84): (vcom-1136) Unknown identifier "i_PC_Next".
** Note: proj/src/TopLevel/Fetch.vhd(122): VHDL Compiler exiting
End time: 17:21:41 on Oct 15,2025, Elapsed time: 0:00:00
Errors: 1, Warnings: 2
