

================================================================
== Vitis HLS Report for 'Array2xfMat_64_0_2160_3840_1_s'
================================================================
* Date:           Wed Jun 29 08:15:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.657 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       88|  8294487|  0.293 us|  27.646 ms|   88|  8294487|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+----------+-----------+-----+---------+----------+
        |                     |           |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
        |       Instance      |   Module  |   min   |   max   |    min   |    max    | min |   max   |   Type   |
        +---------------------+-----------+---------+---------+----------+-----------+-----+---------+----------+
        |grp_Axi2Mat_1_fu_92  |Axi2Mat_1  |       86|  8294485|  0.287 us|  27.646 ms|   10|  8294409|  dataflow|
        +---------------------+-----------+---------+---------+----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     7|    2553|    4400|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     7|    2561|    4489|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------+---------+----+------+------+-----+
    |       Instance      |   Module  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------+-----------+---------+----+------+------+-----+
    |grp_Axi2Mat_1_fu_92  |Axi2Mat_1  |        0|   7|  2553|  4400|    0|
    +---------------------+-----------+---------+----+------+------+-----+
    |Total                |           |        0|   7|  2553|  4400|    0|
    +---------------------+-----------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Axi2Mat_1_fu_92_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Axi2Mat_1_fu_92_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|   6|           3|           3|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |imgInput_y_cols_c_blk_n  |   9|          2|    1|          2|
    |imgInput_y_data81_write  |   9|          2|    1|          2|
    |imgInput_y_rows_c_blk_n  |   9|          2|    1|          2|
    |m_axi_gmem1_ARVALID      |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY       |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  83|         18|    8|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  3|   0|    3|          0|
    |ap_done_reg                               |  1|   0|    1|          0|
    |ap_sync_reg_grp_Axi2Mat_1_fu_92_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_Axi2Mat_1_fu_92_ap_ready  |  1|   0|    1|          0|
    |grp_Axi2Mat_1_fu_92_ap_start_reg          |  1|   0|    1|          0|
    |start_once_reg                            |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  8|   0|    8|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  Array2xfMat<64, 0, 2160, 3840, 1>|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  Array2xfMat<64, 0, 2160, 3840, 1>|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  Array2xfMat<64, 0, 2160, 3840, 1>|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|  Array2xfMat<64, 0, 2160, 3840, 1>|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  Array2xfMat<64, 0, 2160, 3840, 1>|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  Array2xfMat<64, 0, 2160, 3840, 1>|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  Array2xfMat<64, 0, 2160, 3840, 1>|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  Array2xfMat<64, 0, 2160, 3840, 1>|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|  Array2xfMat<64, 0, 2160, 3840, 1>|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|  Array2xfMat<64, 0, 2160, 3840, 1>|  return value|
|m_axi_gmem1_AWVALID               |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY               |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR                |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID                  |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN                 |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE                |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST               |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK                |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE               |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT                |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS                 |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION              |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER                |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID                |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY                |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA                 |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB                 |  out|    8|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST                 |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID                   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER                 |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID               |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY               |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR                |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID                  |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN                 |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE                |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST               |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK                |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE               |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT                |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS                 |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION              |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER                |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID                |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY                |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA                 |   in|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST                 |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID                   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM              |   in|    9|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER                 |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP                 |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID                |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY                |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP                 |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID                   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER                 |   in|    1|       m_axi|                              gmem1|       pointer|
|srcPtr                            |   in|   64|     ap_none|                             srcPtr|        scalar|
|p_read                            |   in|   32|     ap_none|                             p_read|        scalar|
|p_read1                           |   in|   32|     ap_none|                            p_read1|        scalar|
|imgInput_y_data81_din             |  out|    8|     ap_fifo|                  imgInput_y_data81|       pointer|
|imgInput_y_data81_num_data_valid  |   in|    2|     ap_fifo|                  imgInput_y_data81|       pointer|
|imgInput_y_data81_fifo_cap        |   in|    2|     ap_fifo|                  imgInput_y_data81|       pointer|
|imgInput_y_data81_full_n          |   in|    1|     ap_fifo|                  imgInput_y_data81|       pointer|
|imgInput_y_data81_write           |  out|    1|     ap_fifo|                  imgInput_y_data81|       pointer|
|stride                            |   in|   32|     ap_none|                             stride|        scalar|
|imgInput_y_rows_c_din             |  out|   32|     ap_fifo|                  imgInput_y_rows_c|       pointer|
|imgInput_y_rows_c_num_data_valid  |   in|    2|     ap_fifo|                  imgInput_y_rows_c|       pointer|
|imgInput_y_rows_c_fifo_cap        |   in|    2|     ap_fifo|                  imgInput_y_rows_c|       pointer|
|imgInput_y_rows_c_full_n          |   in|    1|     ap_fifo|                  imgInput_y_rows_c|       pointer|
|imgInput_y_rows_c_write           |  out|    1|     ap_fifo|                  imgInput_y_rows_c|       pointer|
|imgInput_y_cols_c_din             |  out|   32|     ap_fifo|                  imgInput_y_cols_c|       pointer|
|imgInput_y_cols_c_num_data_valid  |   in|    2|     ap_fifo|                  imgInput_y_cols_c|       pointer|
|imgInput_y_cols_c_fifo_cap        |   in|    2|     ap_fifo|                  imgInput_y_cols_c|       pointer|
|imgInput_y_cols_c_full_n          |   in|    1|     ap_fifo|                  imgInput_y_cols_c|       pointer|
|imgInput_y_cols_c_write           |  out|    1|     ap_fifo|                  imgInput_y_cols_c|       pointer|
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+

