
FDCAN_Bootloader_Host.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006128  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  080061e4  080061e4  000161e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063f4  080063f4  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080063f4  080063f4  000163f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063fc  080063fc  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063fc  080063fc  000163fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006400  08006400  00016400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a530  2000006c  08006470  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000a59c  08006470  0002a59c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010a5c  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002afa  00000000  00000000  00030b33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d80  00000000  00000000  00033630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a45  00000000  00000000  000343b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d910  00000000  00000000  00034df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011ba5  00000000  00000000  00052705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b8464  00000000  00000000  000642aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003650  00000000  00000000  0011c710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0011fd60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000006c 	.word	0x2000006c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080061cc 	.word	0x080061cc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000070 	.word	0x20000070
 8000100:	080061cc 	.word	0x080061cc

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	; (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	; (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			; (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	; (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000634:	4b20      	ldr	r3, [pc, #128]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000636:	4a21      	ldr	r2, [pc, #132]	; (80006bc <MX_FDCAN1_Init+0x8c>)
 8000638:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800063a:	4b1f      	ldr	r3, [pc, #124]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 800063c:	2200      	movs	r2, #0
 800063e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8000640:	4b1d      	ldr	r3, [pc, #116]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000642:	22c0      	movs	r2, #192	; 0xc0
 8000644:	0092      	lsls	r2, r2, #2
 8000646:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000648:	4b1b      	ldr	r3, [pc, #108]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800064e:	4b1a      	ldr	r3, [pc, #104]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000650:	2201      	movs	r2, #1
 8000652:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000654:	4b18      	ldr	r3, [pc, #96]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000656:	2200      	movs	r2, #0
 8000658:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800065a:	4b17      	ldr	r3, [pc, #92]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 800065c:	2200      	movs	r2, #0
 800065e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 8;
 8000660:	4b15      	ldr	r3, [pc, #84]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000662:	2208      	movs	r2, #8
 8000664:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 8000666:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000668:	2203      	movs	r2, #3
 800066a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 12;
 800066c:	4b12      	ldr	r3, [pc, #72]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 800066e:	220c      	movs	r2, #12
 8000670:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 8000672:	4b11      	ldr	r3, [pc, #68]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000674:	2203      	movs	r2, #3
 8000676:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 8000678:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 800067a:	2202      	movs	r2, #2
 800067c:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 800067e:	4b0e      	ldr	r3, [pc, #56]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000680:	2203      	movs	r2, #3
 8000682:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 12;
 8000684:	4b0c      	ldr	r3, [pc, #48]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000686:	220c      	movs	r2, #12
 8000688:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 800068a:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 800068c:	2203      	movs	r2, #3
 800068e:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8000690:	4b09      	ldr	r3, [pc, #36]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000692:	2201      	movs	r2, #1
 8000694:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000696:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 8000698:	2200      	movs	r2, #0
 800069a:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 800069e:	2200      	movs	r2, #0
 80006a0:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80006a2:	4b05      	ldr	r3, [pc, #20]	; (80006b8 <MX_FDCAN1_Init+0x88>)
 80006a4:	0018      	movs	r0, r3
 80006a6:	f000 fee5 	bl	8001474 <HAL_FDCAN_Init>
 80006aa:	1e03      	subs	r3, r0, #0
 80006ac:	d001      	beq.n	80006b2 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80006ae:	f000 fa99 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	200000a0 	.word	0x200000a0
 80006bc:	40006400 	.word	0x40006400

080006c0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80006c0:	b590      	push	{r4, r7, lr}
 80006c2:	b09d      	sub	sp, #116	; 0x74
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c8:	235c      	movs	r3, #92	; 0x5c
 80006ca:	18fb      	adds	r3, r7, r3
 80006cc:	0018      	movs	r0, r3
 80006ce:	2314      	movs	r3, #20
 80006d0:	001a      	movs	r2, r3
 80006d2:	2100      	movs	r1, #0
 80006d4:	f004 ffce 	bl	8005674 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006d8:	2410      	movs	r4, #16
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	0018      	movs	r0, r3
 80006de:	234c      	movs	r3, #76	; 0x4c
 80006e0:	001a      	movs	r2, r3
 80006e2:	2100      	movs	r1, #0
 80006e4:	f004 ffc6 	bl	8005674 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a26      	ldr	r2, [pc, #152]	; (8000788 <HAL_FDCAN_MspInit+0xc8>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d146      	bne.n	8000780 <HAL_FDCAN_MspInit+0xc0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	2280      	movs	r2, #128	; 0x80
 80006f6:	0492      	lsls	r2, r2, #18
 80006f8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	2200      	movs	r2, #0
 80006fe:	649a      	str	r2, [r3, #72]	; 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000700:	193b      	adds	r3, r7, r4
 8000702:	0018      	movs	r0, r3
 8000704:	f002 fc6a 	bl	8002fdc <HAL_RCCEx_PeriphCLKConfig>
 8000708:	1e03      	subs	r3, r0, #0
 800070a:	d001      	beq.n	8000710 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800070c:	f000 fa6a 	bl	8000be4 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000710:	4b1e      	ldr	r3, [pc, #120]	; (800078c <HAL_FDCAN_MspInit+0xcc>)
 8000712:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000714:	4b1d      	ldr	r3, [pc, #116]	; (800078c <HAL_FDCAN_MspInit+0xcc>)
 8000716:	2180      	movs	r1, #128	; 0x80
 8000718:	0149      	lsls	r1, r1, #5
 800071a:	430a      	orrs	r2, r1
 800071c:	63da      	str	r2, [r3, #60]	; 0x3c
 800071e:	4b1b      	ldr	r3, [pc, #108]	; (800078c <HAL_FDCAN_MspInit+0xcc>)
 8000720:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000722:	2380      	movs	r3, #128	; 0x80
 8000724:	015b      	lsls	r3, r3, #5
 8000726:	4013      	ands	r3, r2
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800072c:	4b17      	ldr	r3, [pc, #92]	; (800078c <HAL_FDCAN_MspInit+0xcc>)
 800072e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000730:	4b16      	ldr	r3, [pc, #88]	; (800078c <HAL_FDCAN_MspInit+0xcc>)
 8000732:	2108      	movs	r1, #8
 8000734:	430a      	orrs	r2, r1
 8000736:	635a      	str	r2, [r3, #52]	; 0x34
 8000738:	4b14      	ldr	r3, [pc, #80]	; (800078c <HAL_FDCAN_MspInit+0xcc>)
 800073a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800073c:	2208      	movs	r2, #8
 800073e:	4013      	ands	r3, r2
 8000740:	60bb      	str	r3, [r7, #8]
 8000742:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000744:	215c      	movs	r1, #92	; 0x5c
 8000746:	187b      	adds	r3, r7, r1
 8000748:	2203      	movs	r2, #3
 800074a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074c:	187b      	adds	r3, r7, r1
 800074e:	2202      	movs	r2, #2
 8000750:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000758:	187b      	adds	r3, r7, r1
 800075a:	2200      	movs	r2, #0
 800075c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2203      	movs	r2, #3
 8000762:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000764:	187b      	adds	r3, r7, r1
 8000766:	4a0a      	ldr	r2, [pc, #40]	; (8000790 <HAL_FDCAN_MspInit+0xd0>)
 8000768:	0019      	movs	r1, r3
 800076a:	0010      	movs	r0, r2
 800076c:	f001 fd56 	bl	800221c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 0, 0);
 8000770:	2200      	movs	r2, #0
 8000772:	2100      	movs	r1, #0
 8000774:	2015      	movs	r0, #21
 8000776:	f000 fd83 	bl	8001280 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 800077a:	2015      	movs	r0, #21
 800077c:	f000 fd95 	bl	80012aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000780:	46c0      	nop			; (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	b01d      	add	sp, #116	; 0x74
 8000786:	bd90      	pop	{r4, r7, pc}
 8000788:	40006400 	.word	0x40006400
 800078c:	40021000 	.word	0x40021000
 8000790:	50000c00 	.word	0x50000c00

08000794 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000794:	b590      	push	{r4, r7, lr}
 8000796:	b08b      	sub	sp, #44	; 0x2c
 8000798:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079a:	2414      	movs	r4, #20
 800079c:	193b      	adds	r3, r7, r4
 800079e:	0018      	movs	r0, r3
 80007a0:	2314      	movs	r3, #20
 80007a2:	001a      	movs	r2, r3
 80007a4:	2100      	movs	r1, #0
 80007a6:	f004 ff65 	bl	8005674 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007aa:	4b41      	ldr	r3, [pc, #260]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007ae:	4b40      	ldr	r3, [pc, #256]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007b0:	2120      	movs	r1, #32
 80007b2:	430a      	orrs	r2, r1
 80007b4:	635a      	str	r2, [r3, #52]	; 0x34
 80007b6:	4b3e      	ldr	r3, [pc, #248]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007ba:	2220      	movs	r2, #32
 80007bc:	4013      	ands	r3, r2
 80007be:	613b      	str	r3, [r7, #16]
 80007c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	4b3b      	ldr	r3, [pc, #236]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007c6:	4b3a      	ldr	r3, [pc, #232]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007c8:	2101      	movs	r1, #1
 80007ca:	430a      	orrs	r2, r1
 80007cc:	635a      	str	r2, [r3, #52]	; 0x34
 80007ce:	4b38      	ldr	r3, [pc, #224]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007d2:	2201      	movs	r2, #1
 80007d4:	4013      	ands	r3, r2
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007da:	4b35      	ldr	r3, [pc, #212]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007de:	4b34      	ldr	r3, [pc, #208]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007e0:	2102      	movs	r1, #2
 80007e2:	430a      	orrs	r2, r1
 80007e4:	635a      	str	r2, [r3, #52]	; 0x34
 80007e6:	4b32      	ldr	r3, [pc, #200]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007ea:	2202      	movs	r2, #2
 80007ec:	4013      	ands	r3, r2
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f2:	4b2f      	ldr	r3, [pc, #188]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007f6:	4b2e      	ldr	r3, [pc, #184]	; (80008b0 <MX_GPIO_Init+0x11c>)
 80007f8:	2104      	movs	r1, #4
 80007fa:	430a      	orrs	r2, r1
 80007fc:	635a      	str	r2, [r3, #52]	; 0x34
 80007fe:	4b2c      	ldr	r3, [pc, #176]	; (80008b0 <MX_GPIO_Init+0x11c>)
 8000800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000802:	2204      	movs	r2, #4
 8000804:	4013      	ands	r3, r2
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800080a:	4b29      	ldr	r3, [pc, #164]	; (80008b0 <MX_GPIO_Init+0x11c>)
 800080c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800080e:	4b28      	ldr	r3, [pc, #160]	; (80008b0 <MX_GPIO_Init+0x11c>)
 8000810:	2108      	movs	r1, #8
 8000812:	430a      	orrs	r2, r1
 8000814:	635a      	str	r2, [r3, #52]	; 0x34
 8000816:	4b26      	ldr	r3, [pc, #152]	; (80008b0 <MX_GPIO_Init+0x11c>)
 8000818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800081a:	2208      	movs	r2, #8
 800081c:	4013      	ands	r3, r2
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_R_Pin|LED_G_Pin|RELAY_CTRL_Pin|FDCAN1_EN_Pin, GPIO_PIN_RESET);
 8000822:	4924      	ldr	r1, [pc, #144]	; (80008b4 <MX_GPIO_Init+0x120>)
 8000824:	23a0      	movs	r3, #160	; 0xa0
 8000826:	05db      	lsls	r3, r3, #23
 8000828:	2200      	movs	r2, #0
 800082a:	0018      	movs	r0, r3
 800082c:	f001 fe62 	bl	80024f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FDCAN1_STB_GPIO_Port, FDCAN1_STB_Pin, GPIO_PIN_RESET);
 8000830:	4b21      	ldr	r3, [pc, #132]	; (80008b8 <MX_GPIO_Init+0x124>)
 8000832:	2200      	movs	r2, #0
 8000834:	2180      	movs	r1, #128	; 0x80
 8000836:	0018      	movs	r0, r3
 8000838:	f001 fe5c 	bl	80024f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|RELAY_CTRL_Pin|FDCAN1_EN_Pin;
 800083c:	193b      	adds	r3, r7, r4
 800083e:	4a1d      	ldr	r2, [pc, #116]	; (80008b4 <MX_GPIO_Init+0x120>)
 8000840:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000842:	193b      	adds	r3, r7, r4
 8000844:	2201      	movs	r2, #1
 8000846:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	193b      	adds	r3, r7, r4
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084e:	193b      	adds	r3, r7, r4
 8000850:	2200      	movs	r2, #0
 8000852:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000854:	193a      	adds	r2, r7, r4
 8000856:	23a0      	movs	r3, #160	; 0xa0
 8000858:	05db      	lsls	r3, r3, #23
 800085a:	0011      	movs	r1, r2
 800085c:	0018      	movs	r0, r3
 800085e:	f001 fcdd 	bl	800221c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FDCAN1_ERR_Pin;
 8000862:	193b      	adds	r3, r7, r4
 8000864:	2240      	movs	r2, #64	; 0x40
 8000866:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000868:	193b      	adds	r3, r7, r4
 800086a:	2200      	movs	r2, #0
 800086c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800086e:	193b      	adds	r3, r7, r4
 8000870:	2201      	movs	r2, #1
 8000872:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(FDCAN1_ERR_GPIO_Port, &GPIO_InitStruct);
 8000874:	193b      	adds	r3, r7, r4
 8000876:	4a10      	ldr	r2, [pc, #64]	; (80008b8 <MX_GPIO_Init+0x124>)
 8000878:	0019      	movs	r1, r3
 800087a:	0010      	movs	r0, r2
 800087c:	f001 fcce 	bl	800221c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FDCAN1_STB_Pin;
 8000880:	0021      	movs	r1, r4
 8000882:	187b      	adds	r3, r7, r1
 8000884:	2280      	movs	r2, #128	; 0x80
 8000886:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2201      	movs	r2, #1
 800088c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2200      	movs	r2, #0
 8000898:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(FDCAN1_STB_GPIO_Port, &GPIO_InitStruct);
 800089a:	187b      	adds	r3, r7, r1
 800089c:	4a06      	ldr	r2, [pc, #24]	; (80008b8 <MX_GPIO_Init+0x124>)
 800089e:	0019      	movs	r1, r3
 80008a0:	0010      	movs	r0, r2
 80008a2:	f001 fcbb 	bl	800221c <HAL_GPIO_Init>

}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	46bd      	mov	sp, r7
 80008aa:	b00b      	add	sp, #44	; 0x2c
 80008ac:	bd90      	pop	{r4, r7, pc}
 80008ae:	46c0      	nop			; (mov r8, r8)
 80008b0:	40021000 	.word	0x40021000
 80008b4:	00008203 	.word	0x00008203
 80008b8:	50000800 	.word	0x50000800

080008bc <__io_putchar>:

#ifdef __cplusplus
extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3 , (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80008c4:	2301      	movs	r3, #1
 80008c6:	425b      	negs	r3, r3
 80008c8:	1d39      	adds	r1, r7, #4
 80008ca:	4804      	ldr	r0, [pc, #16]	; (80008dc <__io_putchar+0x20>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	f002 fe17 	bl	8003500 <HAL_UART_Transmit>
    return ch;
 80008d2:	687b      	ldr	r3, [r7, #4]
}
 80008d4:	0018      	movs	r0, r3
 80008d6:	46bd      	mov	sp, r7
 80008d8:	b002      	add	sp, #8
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20000108 	.word	0x20000108

080008e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008e2:	b0d9      	sub	sp, #356	; 0x164
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008e6:	f000 fb5f 	bl	8000fa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ea:	f000 f91d 	bl	8000b28 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  int i,ack,count;
  uint32_t address;
  uint32_t add;
  uint8_t data[256]={0};
 80008ee:	4b87      	ldr	r3, [pc, #540]	; (8000b0c <main+0x22c>)
 80008f0:	24b0      	movs	r4, #176	; 0xb0
 80008f2:	0064      	lsls	r4, r4, #1
 80008f4:	191b      	adds	r3, r3, r4
 80008f6:	19db      	adds	r3, r3, r7
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	3304      	adds	r3, #4
 80008fe:	22fc      	movs	r2, #252	; 0xfc
 8000900:	2100      	movs	r1, #0
 8000902:	0018      	movs	r0, r3
 8000904:	f004 feb6 	bl	8005674 <memset>
  uint8_t data_e[64]={0};
 8000908:	4b81      	ldr	r3, [pc, #516]	; (8000b10 <main+0x230>)
 800090a:	191b      	adds	r3, r3, r4
 800090c:	19db      	adds	r3, r3, r7
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	3304      	adds	r3, #4
 8000914:	223c      	movs	r2, #60	; 0x3c
 8000916:	2100      	movs	r1, #0
 8000918:	0018      	movs	r0, r3
 800091a:	f004 feab 	bl	8005674 <memset>
  uint8_t txdata_w[5] = {0x08,0x01,0x00,0x00,0xFF};
 800091e:	4b7d      	ldr	r3, [pc, #500]	; (8000b14 <main+0x234>)
 8000920:	0020      	movs	r0, r4
 8000922:	181b      	adds	r3, r3, r0
 8000924:	19db      	adds	r3, r3, r7
 8000926:	4a7c      	ldr	r2, [pc, #496]	; (8000b18 <main+0x238>)
 8000928:	6811      	ldr	r1, [r2, #0]
 800092a:	6019      	str	r1, [r3, #0]
 800092c:	7912      	ldrb	r2, [r2, #4]
 800092e:	711a      	strb	r2, [r3, #4]
  uint8_t txdata_e[2] = {0x00};
 8000930:	4b7a      	ldr	r3, [pc, #488]	; (8000b1c <main+0x23c>)
 8000932:	181b      	adds	r3, r3, r0
 8000934:	19db      	adds	r3, r3, r7
 8000936:	2200      	movs	r2, #0
 8000938:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800093a:	f7ff ff2b 	bl	8000794 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 800093e:	f7ff fe77 	bl	8000630 <MX_FDCAN1_Init>
  MX_USART3_UART_Init();
 8000942:	f000 fa4f 	bl	8000de4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("host\n");
 8000946:	4b76      	ldr	r3, [pc, #472]	; (8000b20 <main+0x240>)
 8000948:	0018      	movs	r0, r3
 800094a:	f004 fd97 	bl	800547c <puts>
  FDCAN_Enable();
 800094e:	f004 f913 	bl	8004b78 <FDCAN_Enable>
  HAL_Delay(1000);
 8000952:	23fa      	movs	r3, #250	; 0xfa
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	0018      	movs	r0, r3
 8000958:	f000 fbac 	bl	80010b4 <HAL_Delay>
//  FDCAN_ReadMemory();
  /* USER CODE END 2 */

  /* Infinite loop */
	/* USER CODE BEGIN WHILE */
    FDCAN_GetCommand();
 800095c:	f004 faaa 	bl	8004eb4 <FDCAN_GetCommand>
    FDCAN_GetID();
 8000960:	f004 fb24 	bl	8004fac <FDCAN_GetID>

    count=0;
 8000964:	2300      	movs	r3, #0
 8000966:	22ac      	movs	r2, #172	; 0xac
 8000968:	0052      	lsls	r2, r2, #1
 800096a:	18ba      	adds	r2, r7, r2
 800096c:	6013      	str	r3, [r2, #0]
    for(i=1;i<64;i+=2)
 800096e:	2301      	movs	r3, #1
 8000970:	22ae      	movs	r2, #174	; 0xae
 8000972:	0052      	lsls	r2, r2, #1
 8000974:	18ba      	adds	r2, r7, r2
 8000976:	6013      	str	r3, [r2, #0]
 8000978:	e01a      	b.n	80009b0 <main+0xd0>
    {
    	data_e[i] = 0x20+count++;
 800097a:	21ac      	movs	r1, #172	; 0xac
 800097c:	0049      	lsls	r1, r1, #1
 800097e:	187b      	adds	r3, r7, r1
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	1c5a      	adds	r2, r3, #1
 8000984:	1879      	adds	r1, r7, r1
 8000986:	600a      	str	r2, [r1, #0]
 8000988:	b2db      	uxtb	r3, r3
 800098a:	3320      	adds	r3, #32
 800098c:	b2d9      	uxtb	r1, r3
 800098e:	4b60      	ldr	r3, [pc, #384]	; (8000b10 <main+0x230>)
 8000990:	22b0      	movs	r2, #176	; 0xb0
 8000992:	0052      	lsls	r2, r2, #1
 8000994:	189b      	adds	r3, r3, r2
 8000996:	19da      	adds	r2, r3, r7
 8000998:	20ae      	movs	r0, #174	; 0xae
 800099a:	0040      	lsls	r0, r0, #1
 800099c:	183b      	adds	r3, r7, r0
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	18d3      	adds	r3, r2, r3
 80009a2:	1c0a      	adds	r2, r1, #0
 80009a4:	701a      	strb	r2, [r3, #0]
    for(i=1;i<64;i+=2)
 80009a6:	183b      	adds	r3, r7, r0
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	3302      	adds	r3, #2
 80009ac:	183a      	adds	r2, r7, r0
 80009ae:	6013      	str	r3, [r2, #0]
 80009b0:	23ae      	movs	r3, #174	; 0xae
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	18fb      	adds	r3, r7, r3
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b3f      	cmp	r3, #63	; 0x3f
 80009ba:	ddde      	ble.n	800097a <main+0x9a>
    }

    txdata_e[1] = 0x11;
 80009bc:	4b57      	ldr	r3, [pc, #348]	; (8000b1c <main+0x23c>)
 80009be:	22b0      	movs	r2, #176	; 0xb0
 80009c0:	0052      	lsls	r2, r2, #1
 80009c2:	189b      	adds	r3, r3, r2
 80009c4:	19db      	adds	r3, r3, r7
 80009c6:	2211      	movs	r2, #17
 80009c8:	705a      	strb	r2, [r3, #1]

    FDCAN_EraseMemory(txdata_e,data_e);
 80009ca:	2310      	movs	r3, #16
 80009cc:	18fa      	adds	r2, r7, r3
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	0011      	movs	r1, r2
 80009d2:	0018      	movs	r0, r3
 80009d4:	f004 fb94 	bl	8005100 <FDCAN_EraseMemory>
    HAL_Delay(1000);
 80009d8:	23fa      	movs	r3, #250	; 0xfa
 80009da:	009b      	lsls	r3, r3, #2
 80009dc:	0018      	movs	r0, r3
 80009de:	f000 fb69 	bl	80010b4 <HAL_Delay>

    address = 0x08010000;
 80009e2:	4b50      	ldr	r3, [pc, #320]	; (8000b24 <main+0x244>)
 80009e4:	22aa      	movs	r2, #170	; 0xaa
 80009e6:	0052      	lsls	r2, r2, #1
 80009e8:	18ba      	adds	r2, r7, r2
 80009ea:	6013      	str	r3, [r2, #0]
    for(int j=0;j<23;j++)
 80009ec:	2300      	movs	r3, #0
 80009ee:	22a8      	movs	r2, #168	; 0xa8
 80009f0:	0052      	lsls	r2, r2, #1
 80009f2:	18ba      	adds	r2, r7, r2
 80009f4:	6013      	str	r3, [r2, #0]
 80009f6:	e07f      	b.n	8000af8 <main+0x218>
    {
    	count=0;
 80009f8:	2300      	movs	r3, #0
 80009fa:	22ac      	movs	r2, #172	; 0xac
 80009fc:	0052      	lsls	r2, r2, #1
 80009fe:	18ba      	adds	r2, r7, r2
 8000a00:	6013      	str	r3, [r2, #0]
    	memset(data, 0, sizeof(data));
 8000a02:	2380      	movs	r3, #128	; 0x80
 8000a04:	005a      	lsls	r2, r3, #1
 8000a06:	2350      	movs	r3, #80	; 0x50
 8000a08:	18fb      	adds	r3, r7, r3
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	f004 fe31 	bl	8005674 <memset>
    	for(i=0;i<64;i++)
 8000a12:	2300      	movs	r3, #0
 8000a14:	22ae      	movs	r2, #174	; 0xae
 8000a16:	0052      	lsls	r2, r2, #1
 8000a18:	18ba      	adds	r2, r7, r2
 8000a1a:	6013      	str	r3, [r2, #0]
 8000a1c:	e048      	b.n	8000ab0 <main+0x1d0>
		{
			data[count++] = (uint8_t)(*(__IO uint32_t *)(address));
 8000a1e:	24aa      	movs	r4, #170	; 0xaa
 8000a20:	0064      	lsls	r4, r4, #1
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	6819      	ldr	r1, [r3, #0]
 8000a28:	20ac      	movs	r0, #172	; 0xac
 8000a2a:	0040      	lsls	r0, r0, #1
 8000a2c:	183b      	adds	r3, r7, r0
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	1c5a      	adds	r2, r3, #1
 8000a32:	183d      	adds	r5, r7, r0
 8000a34:	602a      	str	r2, [r5, #0]
 8000a36:	b2c9      	uxtb	r1, r1
 8000a38:	4a34      	ldr	r2, [pc, #208]	; (8000b0c <main+0x22c>)
 8000a3a:	25b0      	movs	r5, #176	; 0xb0
 8000a3c:	006d      	lsls	r5, r5, #1
 8000a3e:	1952      	adds	r2, r2, r5
 8000a40:	19d2      	adds	r2, r2, r7
 8000a42:	54d1      	strb	r1, [r2, r3]
			data[count++] = (uint8_t)(*(__IO uint32_t *)(address)>>8);
 8000a44:	193b      	adds	r3, r7, r4
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	0a19      	lsrs	r1, r3, #8
 8000a4c:	183b      	adds	r3, r7, r0
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	1c5a      	adds	r2, r3, #1
 8000a52:	183e      	adds	r6, r7, r0
 8000a54:	6032      	str	r2, [r6, #0]
 8000a56:	b2c9      	uxtb	r1, r1
 8000a58:	4a2c      	ldr	r2, [pc, #176]	; (8000b0c <main+0x22c>)
 8000a5a:	1952      	adds	r2, r2, r5
 8000a5c:	19d2      	adds	r2, r2, r7
 8000a5e:	54d1      	strb	r1, [r2, r3]
			data[count++] = (uint8_t)(*(__IO uint32_t *)(address)>>16);
 8000a60:	193b      	adds	r3, r7, r4
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	0c19      	lsrs	r1, r3, #16
 8000a68:	183b      	adds	r3, r7, r0
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	1c5a      	adds	r2, r3, #1
 8000a6e:	183e      	adds	r6, r7, r0
 8000a70:	6032      	str	r2, [r6, #0]
 8000a72:	b2c9      	uxtb	r1, r1
 8000a74:	4a25      	ldr	r2, [pc, #148]	; (8000b0c <main+0x22c>)
 8000a76:	1952      	adds	r2, r2, r5
 8000a78:	19d2      	adds	r2, r2, r7
 8000a7a:	54d1      	strb	r1, [r2, r3]
			data[count++] = (uint8_t)(*(__IO uint32_t *)(address)>>24);
 8000a7c:	193b      	adds	r3, r7, r4
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	0e19      	lsrs	r1, r3, #24
 8000a84:	183b      	adds	r3, r7, r0
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	1c5a      	adds	r2, r3, #1
 8000a8a:	1838      	adds	r0, r7, r0
 8000a8c:	6002      	str	r2, [r0, #0]
 8000a8e:	b2c9      	uxtb	r1, r1
 8000a90:	4a1e      	ldr	r2, [pc, #120]	; (8000b0c <main+0x22c>)
 8000a92:	1952      	adds	r2, r2, r5
 8000a94:	19d2      	adds	r2, r2, r7
 8000a96:	54d1      	strb	r1, [r2, r3]
			address+=4;
 8000a98:	193b      	adds	r3, r7, r4
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	193a      	adds	r2, r7, r4
 8000aa0:	6013      	str	r3, [r2, #0]
    	for(i=0;i<64;i++)
 8000aa2:	22ae      	movs	r2, #174	; 0xae
 8000aa4:	0052      	lsls	r2, r2, #1
 8000aa6:	18bb      	adds	r3, r7, r2
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	18ba      	adds	r2, r7, r2
 8000aae:	6013      	str	r3, [r2, #0]
 8000ab0:	23ae      	movs	r3, #174	; 0xae
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	18fb      	adds	r3, r7, r3
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2b3f      	cmp	r3, #63	; 0x3f
 8000aba:	ddb0      	ble.n	8000a1e <main+0x13e>
		}
    	FDCAN_WriteMemory(txdata_w,data);
 8000abc:	2350      	movs	r3, #80	; 0x50
 8000abe:	18fa      	adds	r2, r7, r3
 8000ac0:	2308      	movs	r3, #8
 8000ac2:	18fb      	adds	r3, r7, r3
 8000ac4:	0011      	movs	r1, r2
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f004 fac0 	bl	800504c <FDCAN_WriteMemory>
    	txdata_w[2]++;
 8000acc:	4b11      	ldr	r3, [pc, #68]	; (8000b14 <main+0x234>)
 8000ace:	21b0      	movs	r1, #176	; 0xb0
 8000ad0:	0049      	lsls	r1, r1, #1
 8000ad2:	185b      	adds	r3, r3, r1
 8000ad4:	19db      	adds	r3, r3, r7
 8000ad6:	789b      	ldrb	r3, [r3, #2]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	b2da      	uxtb	r2, r3
 8000adc:	4b0d      	ldr	r3, [pc, #52]	; (8000b14 <main+0x234>)
 8000ade:	185b      	adds	r3, r3, r1
 8000ae0:	19db      	adds	r3, r3, r7
 8000ae2:	709a      	strb	r2, [r3, #2]
    	HAL_Delay(100);
 8000ae4:	2064      	movs	r0, #100	; 0x64
 8000ae6:	f000 fae5 	bl	80010b4 <HAL_Delay>
    for(int j=0;j<23;j++)
 8000aea:	22a8      	movs	r2, #168	; 0xa8
 8000aec:	0052      	lsls	r2, r2, #1
 8000aee:	18bb      	adds	r3, r7, r2
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	3301      	adds	r3, #1
 8000af4:	18ba      	adds	r2, r7, r2
 8000af6:	6013      	str	r3, [r2, #0]
 8000af8:	23a8      	movs	r3, #168	; 0xa8
 8000afa:	005b      	lsls	r3, r3, #1
 8000afc:	18fb      	adds	r3, r7, r3
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2b16      	cmp	r3, #22
 8000b02:	dc00      	bgt.n	8000b06 <main+0x226>
 8000b04:	e778      	b.n	80009f8 <main+0x118>
    }

    FDCAN_Go();
 8000b06:	f004 fb47 	bl	8005198 <FDCAN_Go>

	while (1)
 8000b0a:	e7fe      	b.n	8000b0a <main+0x22a>
 8000b0c:	fffffef0 	.word	0xfffffef0
 8000b10:	fffffeb0 	.word	0xfffffeb0
 8000b14:	fffffea8 	.word	0xfffffea8
 8000b18:	080061ec 	.word	0x080061ec
 8000b1c:	fffffea4 	.word	0xfffffea4
 8000b20:	080061e4 	.word	0x080061e4
 8000b24:	08010000 	.word	0x08010000

08000b28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b28:	b590      	push	{r4, r7, lr}
 8000b2a:	b095      	sub	sp, #84	; 0x54
 8000b2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b2e:	2414      	movs	r4, #20
 8000b30:	193b      	adds	r3, r7, r4
 8000b32:	0018      	movs	r0, r3
 8000b34:	233c      	movs	r3, #60	; 0x3c
 8000b36:	001a      	movs	r2, r3
 8000b38:	2100      	movs	r1, #0
 8000b3a:	f004 fd9b 	bl	8005674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b3e:	1d3b      	adds	r3, r7, #4
 8000b40:	0018      	movs	r0, r3
 8000b42:	2310      	movs	r3, #16
 8000b44:	001a      	movs	r2, r3
 8000b46:	2100      	movs	r1, #0
 8000b48:	f004 fd94 	bl	8005674 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b4c:	2380      	movs	r3, #128	; 0x80
 8000b4e:	009b      	lsls	r3, r3, #2
 8000b50:	0018      	movs	r0, r3
 8000b52:	f001 fced 	bl	8002530 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b56:	193b      	adds	r3, r7, r4
 8000b58:	2202      	movs	r2, #2
 8000b5a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b5c:	193b      	adds	r3, r7, r4
 8000b5e:	2280      	movs	r2, #128	; 0x80
 8000b60:	0052      	lsls	r2, r2, #1
 8000b62:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000b64:	0021      	movs	r1, r4
 8000b66:	187b      	adds	r3, r7, r1
 8000b68:	2200      	movs	r2, #0
 8000b6a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b6c:	187b      	adds	r3, r7, r1
 8000b6e:	2240      	movs	r2, #64	; 0x40
 8000b70:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b72:	187b      	adds	r3, r7, r1
 8000b74:	2202      	movs	r2, #2
 8000b76:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b78:	187b      	adds	r3, r7, r1
 8000b7a:	2202      	movs	r2, #2
 8000b7c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000b7e:	187b      	adds	r3, r7, r1
 8000b80:	2200      	movs	r2, #0
 8000b82:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000b84:	187b      	adds	r3, r7, r1
 8000b86:	2208      	movs	r2, #8
 8000b88:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	2280      	movs	r2, #128	; 0x80
 8000b8e:	0292      	lsls	r2, r2, #10
 8000b90:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	2280      	movs	r2, #128	; 0x80
 8000b96:	0492      	lsls	r2, r2, #18
 8000b98:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	2280      	movs	r2, #128	; 0x80
 8000b9e:	0592      	lsls	r2, r2, #22
 8000ba0:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba2:	187b      	adds	r3, r7, r1
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f001 fd0f 	bl	80025c8 <HAL_RCC_OscConfig>
 8000baa:	1e03      	subs	r3, r0, #0
 8000bac:	d001      	beq.n	8000bb2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000bae:	f000 f819 	bl	8000be4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb2:	1d3b      	adds	r3, r7, #4
 8000bb4:	2207      	movs	r2, #7
 8000bb6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	2202      	movs	r2, #2
 8000bbc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bc4:	1d3b      	adds	r3, r7, #4
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2102      	movs	r1, #2
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f002 f85a 	bl	8002c88 <HAL_RCC_ClockConfig>
 8000bd4:	1e03      	subs	r3, r0, #0
 8000bd6:	d001      	beq.n	8000bdc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000bd8:	f000 f804 	bl	8000be4 <Error_Handler>
  }
}
 8000bdc:	46c0      	nop			; (mov r8, r8)
 8000bde:	46bd      	mov	sp, r7
 8000be0:	b015      	add	sp, #84	; 0x54
 8000be2:	bd90      	pop	{r4, r7, pc}

08000be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be8:	b672      	cpsid	i
}
 8000bea:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bec:	e7fe      	b.n	8000bec <Error_Handler+0x8>
	...

08000bf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bf6:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <HAL_MspInit+0x4c>)
 8000bf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bfa:	4b10      	ldr	r3, [pc, #64]	; (8000c3c <HAL_MspInit+0x4c>)
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	430a      	orrs	r2, r1
 8000c00:	641a      	str	r2, [r3, #64]	; 0x40
 8000c02:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <HAL_MspInit+0x4c>)
 8000c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c06:	2201      	movs	r2, #1
 8000c08:	4013      	ands	r3, r2
 8000c0a:	607b      	str	r3, [r7, #4]
 8000c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <HAL_MspInit+0x4c>)
 8000c10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c12:	4b0a      	ldr	r3, [pc, #40]	; (8000c3c <HAL_MspInit+0x4c>)
 8000c14:	2180      	movs	r1, #128	; 0x80
 8000c16:	0549      	lsls	r1, r1, #21
 8000c18:	430a      	orrs	r2, r1
 8000c1a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c1c:	4b07      	ldr	r3, [pc, #28]	; (8000c3c <HAL_MspInit+0x4c>)
 8000c1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c20:	2380      	movs	r3, #128	; 0x80
 8000c22:	055b      	lsls	r3, r3, #21
 8000c24:	4013      	ands	r3, r2
 8000c26:	603b      	str	r3, [r7, #0]
 8000c28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000c2a:	23c0      	movs	r3, #192	; 0xc0
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f000 fa64 	bl	80010fc <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c34:	46c0      	nop			; (mov r8, r8)
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b002      	add	sp, #8
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	40021000 	.word	0x40021000

08000c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c44:	e7fe      	b.n	8000c44 <NMI_Handler+0x4>

08000c46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c4a:	e7fe      	b.n	8000c4a <HardFault_Handler+0x4>

08000c4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c50:	46c0      	nop			; (mov r8, r8)
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c64:	f000 fa0a 	bl	800107c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c68:	46c0      	nop			; (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
	...

08000c70 <TIM16_FDCAN_IT0_IRQHandler>:

/**
  * @brief This function handles TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt.
  */
void TIM16_FDCAN_IT0_IRQHandler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 0 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000c74:	4b03      	ldr	r3, [pc, #12]	; (8000c84 <TIM16_FDCAN_IT0_IRQHandler+0x14>)
 8000c76:	0018      	movs	r0, r3
 8000c78:	f001 f85e 	bl	8001d38 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 1 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 1 */
}
 8000c7c:	46c0      	nop			; (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	200000a0 	.word	0x200000a0

08000c88 <USART3_4_5_6_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4, USART5, USART6, LPUART1 globlal Interrupts (combined with EXTI 28).
  */
void USART3_4_5_6_LPUART1_IRQHandler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000c8c:	4b03      	ldr	r3, [pc, #12]	; (8000c9c <USART3_4_5_6_LPUART1_IRQHandler+0x14>)
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f002 fcda 	bl	8003648 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 1 */
}
 8000c94:	46c0      	nop			; (mov r8, r8)
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	20000108 	.word	0x20000108

08000ca0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cac:	2300      	movs	r3, #0
 8000cae:	617b      	str	r3, [r7, #20]
 8000cb0:	e00a      	b.n	8000cc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cb2:	e000      	b.n	8000cb6 <_read+0x16>
 8000cb4:	bf00      	nop
 8000cb6:	0001      	movs	r1, r0
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	1c5a      	adds	r2, r3, #1
 8000cbc:	60ba      	str	r2, [r7, #8]
 8000cbe:	b2ca      	uxtb	r2, r1
 8000cc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	697a      	ldr	r2, [r7, #20]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	dbf0      	blt.n	8000cb2 <_read+0x12>
  }

  return len;
 8000cd0:	687b      	ldr	r3, [r7, #4]
}
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b006      	add	sp, #24
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b086      	sub	sp, #24
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	60f8      	str	r0, [r7, #12]
 8000ce2:	60b9      	str	r1, [r7, #8]
 8000ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	617b      	str	r3, [r7, #20]
 8000cea:	e009      	b.n	8000d00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	1c5a      	adds	r2, r3, #1
 8000cf0:	60ba      	str	r2, [r7, #8]
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	0018      	movs	r0, r3
 8000cf6:	f7ff fde1 	bl	80008bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	617b      	str	r3, [r7, #20]
 8000d00:	697a      	ldr	r2, [r7, #20]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	429a      	cmp	r2, r3
 8000d06:	dbf1      	blt.n	8000cec <_write+0x12>
  }
  return len;
 8000d08:	687b      	ldr	r3, [r7, #4]
}
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	b006      	add	sp, #24
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <_close>:

int _close(int file)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b082      	sub	sp, #8
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	425b      	negs	r3, r3
}
 8000d1e:	0018      	movs	r0, r3
 8000d20:	46bd      	mov	sp, r7
 8000d22:	b002      	add	sp, #8
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
 8000d2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	2280      	movs	r2, #128	; 0x80
 8000d34:	0192      	lsls	r2, r2, #6
 8000d36:	605a      	str	r2, [r3, #4]
  return 0;
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	b002      	add	sp, #8
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <_isatty>:

int _isatty(int file)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b082      	sub	sp, #8
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d4a:	2301      	movs	r3, #1
}
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	b002      	add	sp, #8
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	0018      	movs	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b004      	add	sp, #16
 8000d68:	bd80      	pop	{r7, pc}
	...

08000d6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b086      	sub	sp, #24
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d74:	4a14      	ldr	r2, [pc, #80]	; (8000dc8 <_sbrk+0x5c>)
 8000d76:	4b15      	ldr	r3, [pc, #84]	; (8000dcc <_sbrk+0x60>)
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d80:	4b13      	ldr	r3, [pc, #76]	; (8000dd0 <_sbrk+0x64>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d102      	bne.n	8000d8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d88:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <_sbrk+0x64>)
 8000d8a:	4a12      	ldr	r2, [pc, #72]	; (8000dd4 <_sbrk+0x68>)
 8000d8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d8e:	4b10      	ldr	r3, [pc, #64]	; (8000dd0 <_sbrk+0x64>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	18d3      	adds	r3, r2, r3
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d207      	bcs.n	8000dac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d9c:	f004 fcc0 	bl	8005720 <__errno>
 8000da0:	0003      	movs	r3, r0
 8000da2:	220c      	movs	r2, #12
 8000da4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000da6:	2301      	movs	r3, #1
 8000da8:	425b      	negs	r3, r3
 8000daa:	e009      	b.n	8000dc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dac:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <_sbrk+0x64>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000db2:	4b07      	ldr	r3, [pc, #28]	; (8000dd0 <_sbrk+0x64>)
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	18d2      	adds	r2, r2, r3
 8000dba:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <_sbrk+0x64>)
 8000dbc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
}
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	b006      	add	sp, #24
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20024000 	.word	0x20024000
 8000dcc:	00000400 	.word	0x00000400
 8000dd0:	20000104 	.word	0x20000104
 8000dd4:	2000a5a0 	.word	0x2000a5a0

08000dd8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ddc:	46c0      	nop			; (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000de8:	4b23      	ldr	r3, [pc, #140]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000dea:	4a24      	ldr	r2, [pc, #144]	; (8000e7c <MX_USART3_UART_Init+0x98>)
 8000dec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000dee:	4b22      	ldr	r3, [pc, #136]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000df0:	22e1      	movs	r2, #225	; 0xe1
 8000df2:	0252      	lsls	r2, r2, #9
 8000df4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000df6:	4b20      	ldr	r3, [pc, #128]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000dfc:	4b1e      	ldr	r3, [pc, #120]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e02:	4b1d      	ldr	r3, [pc, #116]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e08:	4b1b      	ldr	r3, [pc, #108]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e0a:	220c      	movs	r2, #12
 8000e0c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0e:	4b1a      	ldr	r3, [pc, #104]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e14:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e1a:	4b17      	ldr	r3, [pc, #92]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e20:	4b15      	ldr	r3, [pc, #84]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e26:	4b14      	ldr	r3, [pc, #80]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e2c:	4b12      	ldr	r3, [pc, #72]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f002 fb10 	bl	8003454 <HAL_UART_Init>
 8000e34:	1e03      	subs	r3, r0, #0
 8000e36:	d001      	beq.n	8000e3c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000e38:	f7ff fed4 	bl	8000be4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e3c:	4b0e      	ldr	r3, [pc, #56]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e3e:	2100      	movs	r1, #0
 8000e40:	0018      	movs	r0, r3
 8000e42:	f003 fd63 	bl	800490c <HAL_UARTEx_SetTxFifoThreshold>
 8000e46:	1e03      	subs	r3, r0, #0
 8000e48:	d001      	beq.n	8000e4e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000e4a:	f7ff fecb 	bl	8000be4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e4e:	4b0a      	ldr	r3, [pc, #40]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e50:	2100      	movs	r1, #0
 8000e52:	0018      	movs	r0, r3
 8000e54:	f003 fd9a 	bl	800498c <HAL_UARTEx_SetRxFifoThreshold>
 8000e58:	1e03      	subs	r3, r0, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000e5c:	f7ff fec2 	bl	8000be4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000e60:	4b05      	ldr	r3, [pc, #20]	; (8000e78 <MX_USART3_UART_Init+0x94>)
 8000e62:	0018      	movs	r0, r3
 8000e64:	f003 fd18 	bl	8004898 <HAL_UARTEx_DisableFifoMode>
 8000e68:	1e03      	subs	r3, r0, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000e6c:	f7ff feba 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e70:	46c0      	nop			; (mov r8, r8)
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	20000108 	.word	0x20000108
 8000e7c:	40004800 	.word	0x40004800

08000e80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e80:	b590      	push	{r4, r7, lr}
 8000e82:	b09d      	sub	sp, #116	; 0x74
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e88:	235c      	movs	r3, #92	; 0x5c
 8000e8a:	18fb      	adds	r3, r7, r3
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	2314      	movs	r3, #20
 8000e90:	001a      	movs	r2, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	f004 fbee 	bl	8005674 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e98:	2410      	movs	r4, #16
 8000e9a:	193b      	adds	r3, r7, r4
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	234c      	movs	r3, #76	; 0x4c
 8000ea0:	001a      	movs	r2, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	f004 fbe6 	bl	8005674 <memset>
  if(uartHandle->Instance==USART3)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a26      	ldr	r2, [pc, #152]	; (8000f48 <HAL_UART_MspInit+0xc8>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d146      	bne.n	8000f40 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000eb2:	193b      	adds	r3, r7, r4
 8000eb4:	2204      	movs	r2, #4
 8000eb6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000eb8:	193b      	adds	r3, r7, r4
 8000eba:	2200      	movs	r2, #0
 8000ebc:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ebe:	193b      	adds	r3, r7, r4
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	f002 f88b 	bl	8002fdc <HAL_RCCEx_PeriphCLKConfig>
 8000ec6:	1e03      	subs	r3, r0, #0
 8000ec8:	d001      	beq.n	8000ece <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000eca:	f7ff fe8b 	bl	8000be4 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ece:	4b1f      	ldr	r3, [pc, #124]	; (8000f4c <HAL_UART_MspInit+0xcc>)
 8000ed0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ed2:	4b1e      	ldr	r3, [pc, #120]	; (8000f4c <HAL_UART_MspInit+0xcc>)
 8000ed4:	2180      	movs	r1, #128	; 0x80
 8000ed6:	02c9      	lsls	r1, r1, #11
 8000ed8:	430a      	orrs	r2, r1
 8000eda:	63da      	str	r2, [r3, #60]	; 0x3c
 8000edc:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <HAL_UART_MspInit+0xcc>)
 8000ede:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ee0:	2380      	movs	r3, #128	; 0x80
 8000ee2:	02db      	lsls	r3, r3, #11
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eea:	4b18      	ldr	r3, [pc, #96]	; (8000f4c <HAL_UART_MspInit+0xcc>)
 8000eec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eee:	4b17      	ldr	r3, [pc, #92]	; (8000f4c <HAL_UART_MspInit+0xcc>)
 8000ef0:	2102      	movs	r1, #2
 8000ef2:	430a      	orrs	r2, r1
 8000ef4:	635a      	str	r2, [r3, #52]	; 0x34
 8000ef6:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <HAL_UART_MspInit+0xcc>)
 8000ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000efa:	2202      	movs	r2, #2
 8000efc:	4013      	ands	r3, r2
 8000efe:	60bb      	str	r3, [r7, #8]
 8000f00:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f02:	215c      	movs	r1, #92	; 0x5c
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	22c0      	movs	r2, #192	; 0xc0
 8000f08:	0112      	lsls	r2, r2, #4
 8000f0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0c:	187b      	adds	r3, r7, r1
 8000f0e:	2202      	movs	r2, #2
 8000f10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f12:	187b      	adds	r3, r7, r1
 8000f14:	2200      	movs	r2, #0
 8000f16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8000f1e:	187b      	adds	r3, r7, r1
 8000f20:	2204      	movs	r2, #4
 8000f22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	4a0a      	ldr	r2, [pc, #40]	; (8000f50 <HAL_UART_MspInit+0xd0>)
 8000f28:	0019      	movs	r1, r3
 8000f2a:	0010      	movs	r0, r2
 8000f2c:	f001 f976 	bl	800221c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 2, 0);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2102      	movs	r1, #2
 8000f34:	201d      	movs	r0, #29
 8000f36:	f000 f9a3 	bl	8001280 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 8000f3a:	201d      	movs	r0, #29
 8000f3c:	f000 f9b5 	bl	80012aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f40:	46c0      	nop			; (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	b01d      	add	sp, #116	; 0x74
 8000f46:	bd90      	pop	{r4, r7, pc}
 8000f48:	40004800 	.word	0x40004800
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	50000400 	.word	0x50000400

08000f54 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f54:	480d      	ldr	r0, [pc, #52]	; (8000f8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f56:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f58:	f7ff ff3e 	bl	8000dd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f5c:	480c      	ldr	r0, [pc, #48]	; (8000f90 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f5e:	490d      	ldr	r1, [pc, #52]	; (8000f94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f60:	4a0d      	ldr	r2, [pc, #52]	; (8000f98 <LoopForever+0xe>)
  movs r3, #0
 8000f62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f64:	e002      	b.n	8000f6c <LoopCopyDataInit>

08000f66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f6a:	3304      	adds	r3, #4

08000f6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f70:	d3f9      	bcc.n	8000f66 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f72:	4a0a      	ldr	r2, [pc, #40]	; (8000f9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f74:	4c0a      	ldr	r4, [pc, #40]	; (8000fa0 <LoopForever+0x16>)
  movs r3, #0
 8000f76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f78:	e001      	b.n	8000f7e <LoopFillZerobss>

08000f7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f7c:	3204      	adds	r2, #4

08000f7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f80:	d3fb      	bcc.n	8000f7a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f82:	f004 fbd3 	bl	800572c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f86:	f7ff fcab 	bl	80008e0 <main>

08000f8a <LoopForever>:

LoopForever:
  b LoopForever
 8000f8a:	e7fe      	b.n	8000f8a <LoopForever>
  ldr   r0, =_estack
 8000f8c:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f94:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000f98:	08006404 	.word	0x08006404
  ldr r2, =_sbss
 8000f9c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000fa0:	2000a59c 	.word	0x2000a59c

08000fa4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fa4:	e7fe      	b.n	8000fa4 <ADC1_COMP_IRQHandler>
	...

08000fa8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fae:	1dfb      	adds	r3, r7, #7
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb4:	4b0b      	ldr	r3, [pc, #44]	; (8000fe4 <HAL_Init+0x3c>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	; (8000fe4 <HAL_Init+0x3c>)
 8000fba:	2180      	movs	r1, #128	; 0x80
 8000fbc:	0049      	lsls	r1, r1, #1
 8000fbe:	430a      	orrs	r2, r1
 8000fc0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fc2:	2003      	movs	r0, #3
 8000fc4:	f000 f810 	bl	8000fe8 <HAL_InitTick>
 8000fc8:	1e03      	subs	r3, r0, #0
 8000fca:	d003      	beq.n	8000fd4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000fcc:	1dfb      	adds	r3, r7, #7
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
 8000fd2:	e001      	b.n	8000fd8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000fd4:	f7ff fe0c 	bl	8000bf0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fd8:	1dfb      	adds	r3, r7, #7
 8000fda:	781b      	ldrb	r3, [r3, #0]
}
 8000fdc:	0018      	movs	r0, r3
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b002      	add	sp, #8
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40022000 	.word	0x40022000

08000fe8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fe8:	b590      	push	{r4, r7, lr}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ff0:	230f      	movs	r3, #15
 8000ff2:	18fb      	adds	r3, r7, r3
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ff8:	4b1d      	ldr	r3, [pc, #116]	; (8001070 <HAL_InitTick+0x88>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d02b      	beq.n	8001058 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001000:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <HAL_InitTick+0x8c>)
 8001002:	681c      	ldr	r4, [r3, #0]
 8001004:	4b1a      	ldr	r3, [pc, #104]	; (8001070 <HAL_InitTick+0x88>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	0019      	movs	r1, r3
 800100a:	23fa      	movs	r3, #250	; 0xfa
 800100c:	0098      	lsls	r0, r3, #2
 800100e:	f7ff f883 	bl	8000118 <__udivsi3>
 8001012:	0003      	movs	r3, r0
 8001014:	0019      	movs	r1, r3
 8001016:	0020      	movs	r0, r4
 8001018:	f7ff f87e 	bl	8000118 <__udivsi3>
 800101c:	0003      	movs	r3, r0
 800101e:	0018      	movs	r0, r3
 8001020:	f000 f953 	bl	80012ca <HAL_SYSTICK_Config>
 8001024:	1e03      	subs	r3, r0, #0
 8001026:	d112      	bne.n	800104e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b03      	cmp	r3, #3
 800102c:	d80a      	bhi.n	8001044 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800102e:	6879      	ldr	r1, [r7, #4]
 8001030:	2301      	movs	r3, #1
 8001032:	425b      	negs	r3, r3
 8001034:	2200      	movs	r2, #0
 8001036:	0018      	movs	r0, r3
 8001038:	f000 f922 	bl	8001280 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800103c:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <HAL_InitTick+0x90>)
 800103e:	687a      	ldr	r2, [r7, #4]
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	e00d      	b.n	8001060 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001044:	230f      	movs	r3, #15
 8001046:	18fb      	adds	r3, r7, r3
 8001048:	2201      	movs	r2, #1
 800104a:	701a      	strb	r2, [r3, #0]
 800104c:	e008      	b.n	8001060 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800104e:	230f      	movs	r3, #15
 8001050:	18fb      	adds	r3, r7, r3
 8001052:	2201      	movs	r2, #1
 8001054:	701a      	strb	r2, [r3, #0]
 8001056:	e003      	b.n	8001060 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001058:	230f      	movs	r3, #15
 800105a:	18fb      	adds	r3, r7, r3
 800105c:	2201      	movs	r2, #1
 800105e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001060:	230f      	movs	r3, #15
 8001062:	18fb      	adds	r3, r7, r3
 8001064:	781b      	ldrb	r3, [r3, #0]
}
 8001066:	0018      	movs	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	b005      	add	sp, #20
 800106c:	bd90      	pop	{r4, r7, pc}
 800106e:	46c0      	nop			; (mov r8, r8)
 8001070:	20000008 	.word	0x20000008
 8001074:	20000000 	.word	0x20000000
 8001078:	20000004 	.word	0x20000004

0800107c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001080:	4b05      	ldr	r3, [pc, #20]	; (8001098 <HAL_IncTick+0x1c>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	001a      	movs	r2, r3
 8001086:	4b05      	ldr	r3, [pc, #20]	; (800109c <HAL_IncTick+0x20>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	18d2      	adds	r2, r2, r3
 800108c:	4b03      	ldr	r3, [pc, #12]	; (800109c <HAL_IncTick+0x20>)
 800108e:	601a      	str	r2, [r3, #0]
}
 8001090:	46c0      	nop			; (mov r8, r8)
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	20000008 	.word	0x20000008
 800109c:	2000019c 	.word	0x2000019c

080010a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  return uwTick;
 80010a4:	4b02      	ldr	r3, [pc, #8]	; (80010b0 <HAL_GetTick+0x10>)
 80010a6:	681b      	ldr	r3, [r3, #0]
}
 80010a8:	0018      	movs	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	46c0      	nop			; (mov r8, r8)
 80010b0:	2000019c 	.word	0x2000019c

080010b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010bc:	f7ff fff0 	bl	80010a0 <HAL_GetTick>
 80010c0:	0003      	movs	r3, r0
 80010c2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	3301      	adds	r3, #1
 80010cc:	d005      	beq.n	80010da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ce:	4b0a      	ldr	r3, [pc, #40]	; (80010f8 <HAL_Delay+0x44>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	001a      	movs	r2, r3
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	189b      	adds	r3, r3, r2
 80010d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	f7ff ffe0 	bl	80010a0 <HAL_GetTick>
 80010e0:	0002      	movs	r2, r0
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d8f7      	bhi.n	80010dc <HAL_Delay+0x28>
  {
  }
}
 80010ec:	46c0      	nop			; (mov r8, r8)
 80010ee:	46c0      	nop			; (mov r8, r8)
 80010f0:	46bd      	mov	sp, r7
 80010f2:	b004      	add	sp, #16
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	46c0      	nop			; (mov r8, r8)
 80010f8:	20000008 	.word	0x20000008

080010fc <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001104:	4b06      	ldr	r3, [pc, #24]	; (8001120 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a06      	ldr	r2, [pc, #24]	; (8001124 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800110a:	4013      	ands	r3, r2
 800110c:	0019      	movs	r1, r3
 800110e:	4b04      	ldr	r3, [pc, #16]	; (8001120 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	430a      	orrs	r2, r1
 8001114:	601a      	str	r2, [r3, #0]
}
 8001116:	46c0      	nop			; (mov r8, r8)
 8001118:	46bd      	mov	sp, r7
 800111a:	b002      	add	sp, #8
 800111c:	bd80      	pop	{r7, pc}
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	40010000 	.word	0x40010000
 8001124:	fffff9ff 	.word	0xfffff9ff

08001128 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	0002      	movs	r2, r0
 8001130:	1dfb      	adds	r3, r7, #7
 8001132:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001134:	1dfb      	adds	r3, r7, #7
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b7f      	cmp	r3, #127	; 0x7f
 800113a:	d809      	bhi.n	8001150 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800113c:	1dfb      	adds	r3, r7, #7
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	001a      	movs	r2, r3
 8001142:	231f      	movs	r3, #31
 8001144:	401a      	ands	r2, r3
 8001146:	4b04      	ldr	r3, [pc, #16]	; (8001158 <__NVIC_EnableIRQ+0x30>)
 8001148:	2101      	movs	r1, #1
 800114a:	4091      	lsls	r1, r2
 800114c:	000a      	movs	r2, r1
 800114e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001150:	46c0      	nop			; (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b002      	add	sp, #8
 8001156:	bd80      	pop	{r7, pc}
 8001158:	e000e100 	.word	0xe000e100

0800115c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800115c:	b590      	push	{r4, r7, lr}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	0002      	movs	r2, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	1dfb      	adds	r3, r7, #7
 8001168:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800116a:	1dfb      	adds	r3, r7, #7
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b7f      	cmp	r3, #127	; 0x7f
 8001170:	d828      	bhi.n	80011c4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001172:	4a2f      	ldr	r2, [pc, #188]	; (8001230 <__NVIC_SetPriority+0xd4>)
 8001174:	1dfb      	adds	r3, r7, #7
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	b25b      	sxtb	r3, r3
 800117a:	089b      	lsrs	r3, r3, #2
 800117c:	33c0      	adds	r3, #192	; 0xc0
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	589b      	ldr	r3, [r3, r2]
 8001182:	1dfa      	adds	r2, r7, #7
 8001184:	7812      	ldrb	r2, [r2, #0]
 8001186:	0011      	movs	r1, r2
 8001188:	2203      	movs	r2, #3
 800118a:	400a      	ands	r2, r1
 800118c:	00d2      	lsls	r2, r2, #3
 800118e:	21ff      	movs	r1, #255	; 0xff
 8001190:	4091      	lsls	r1, r2
 8001192:	000a      	movs	r2, r1
 8001194:	43d2      	mvns	r2, r2
 8001196:	401a      	ands	r2, r3
 8001198:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	019b      	lsls	r3, r3, #6
 800119e:	22ff      	movs	r2, #255	; 0xff
 80011a0:	401a      	ands	r2, r3
 80011a2:	1dfb      	adds	r3, r7, #7
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	0018      	movs	r0, r3
 80011a8:	2303      	movs	r3, #3
 80011aa:	4003      	ands	r3, r0
 80011ac:	00db      	lsls	r3, r3, #3
 80011ae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011b0:	481f      	ldr	r0, [pc, #124]	; (8001230 <__NVIC_SetPriority+0xd4>)
 80011b2:	1dfb      	adds	r3, r7, #7
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	b25b      	sxtb	r3, r3
 80011b8:	089b      	lsrs	r3, r3, #2
 80011ba:	430a      	orrs	r2, r1
 80011bc:	33c0      	adds	r3, #192	; 0xc0
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011c2:	e031      	b.n	8001228 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011c4:	4a1b      	ldr	r2, [pc, #108]	; (8001234 <__NVIC_SetPriority+0xd8>)
 80011c6:	1dfb      	adds	r3, r7, #7
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	0019      	movs	r1, r3
 80011cc:	230f      	movs	r3, #15
 80011ce:	400b      	ands	r3, r1
 80011d0:	3b08      	subs	r3, #8
 80011d2:	089b      	lsrs	r3, r3, #2
 80011d4:	3306      	adds	r3, #6
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	18d3      	adds	r3, r2, r3
 80011da:	3304      	adds	r3, #4
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	1dfa      	adds	r2, r7, #7
 80011e0:	7812      	ldrb	r2, [r2, #0]
 80011e2:	0011      	movs	r1, r2
 80011e4:	2203      	movs	r2, #3
 80011e6:	400a      	ands	r2, r1
 80011e8:	00d2      	lsls	r2, r2, #3
 80011ea:	21ff      	movs	r1, #255	; 0xff
 80011ec:	4091      	lsls	r1, r2
 80011ee:	000a      	movs	r2, r1
 80011f0:	43d2      	mvns	r2, r2
 80011f2:	401a      	ands	r2, r3
 80011f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	019b      	lsls	r3, r3, #6
 80011fa:	22ff      	movs	r2, #255	; 0xff
 80011fc:	401a      	ands	r2, r3
 80011fe:	1dfb      	adds	r3, r7, #7
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	0018      	movs	r0, r3
 8001204:	2303      	movs	r3, #3
 8001206:	4003      	ands	r3, r0
 8001208:	00db      	lsls	r3, r3, #3
 800120a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800120c:	4809      	ldr	r0, [pc, #36]	; (8001234 <__NVIC_SetPriority+0xd8>)
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	001c      	movs	r4, r3
 8001214:	230f      	movs	r3, #15
 8001216:	4023      	ands	r3, r4
 8001218:	3b08      	subs	r3, #8
 800121a:	089b      	lsrs	r3, r3, #2
 800121c:	430a      	orrs	r2, r1
 800121e:	3306      	adds	r3, #6
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	18c3      	adds	r3, r0, r3
 8001224:	3304      	adds	r3, #4
 8001226:	601a      	str	r2, [r3, #0]
}
 8001228:	46c0      	nop			; (mov r8, r8)
 800122a:	46bd      	mov	sp, r7
 800122c:	b003      	add	sp, #12
 800122e:	bd90      	pop	{r4, r7, pc}
 8001230:	e000e100 	.word	0xe000e100
 8001234:	e000ed00 	.word	0xe000ed00

08001238 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	1e5a      	subs	r2, r3, #1
 8001244:	2380      	movs	r3, #128	; 0x80
 8001246:	045b      	lsls	r3, r3, #17
 8001248:	429a      	cmp	r2, r3
 800124a:	d301      	bcc.n	8001250 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800124c:	2301      	movs	r3, #1
 800124e:	e010      	b.n	8001272 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <SysTick_Config+0x44>)
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	3a01      	subs	r2, #1
 8001256:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001258:	2301      	movs	r3, #1
 800125a:	425b      	negs	r3, r3
 800125c:	2103      	movs	r1, #3
 800125e:	0018      	movs	r0, r3
 8001260:	f7ff ff7c 	bl	800115c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <SysTick_Config+0x44>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800126a:	4b04      	ldr	r3, [pc, #16]	; (800127c <SysTick_Config+0x44>)
 800126c:	2207      	movs	r2, #7
 800126e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001270:	2300      	movs	r3, #0
}
 8001272:	0018      	movs	r0, r3
 8001274:	46bd      	mov	sp, r7
 8001276:	b002      	add	sp, #8
 8001278:	bd80      	pop	{r7, pc}
 800127a:	46c0      	nop			; (mov r8, r8)
 800127c:	e000e010 	.word	0xe000e010

08001280 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	60b9      	str	r1, [r7, #8]
 8001288:	607a      	str	r2, [r7, #4]
 800128a:	210f      	movs	r1, #15
 800128c:	187b      	adds	r3, r7, r1
 800128e:	1c02      	adds	r2, r0, #0
 8001290:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001292:	68ba      	ldr	r2, [r7, #8]
 8001294:	187b      	adds	r3, r7, r1
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b25b      	sxtb	r3, r3
 800129a:	0011      	movs	r1, r2
 800129c:	0018      	movs	r0, r3
 800129e:	f7ff ff5d 	bl	800115c <__NVIC_SetPriority>
}
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b004      	add	sp, #16
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	0002      	movs	r2, r0
 80012b2:	1dfb      	adds	r3, r7, #7
 80012b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012b6:	1dfb      	adds	r3, r7, #7
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	b25b      	sxtb	r3, r3
 80012bc:	0018      	movs	r0, r3
 80012be:	f7ff ff33 	bl	8001128 <__NVIC_EnableIRQ>
}
 80012c2:	46c0      	nop			; (mov r8, r8)
 80012c4:	46bd      	mov	sp, r7
 80012c6:	b002      	add	sp, #8
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	0018      	movs	r0, r3
 80012d6:	f7ff ffaf 	bl	8001238 <SysTick_Config>
 80012da:	0003      	movs	r3, r0
}
 80012dc:	0018      	movs	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	b002      	add	sp, #8
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e04f      	b.n	8001396 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2225      	movs	r2, #37	; 0x25
 80012fa:	5c9b      	ldrb	r3, [r3, r2]
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d008      	beq.n	8001314 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2204      	movs	r2, #4
 8001306:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2224      	movs	r2, #36	; 0x24
 800130c:	2100      	movs	r1, #0
 800130e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e040      	b.n	8001396 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	210e      	movs	r1, #14
 8001320:	438a      	bics	r2, r1
 8001322:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800132e:	491c      	ldr	r1, [pc, #112]	; (80013a0 <HAL_DMA_Abort+0xbc>)
 8001330:	400a      	ands	r2, r1
 8001332:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2101      	movs	r1, #1
 8001340:	438a      	bics	r2, r1
 8001342:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001348:	221c      	movs	r2, #28
 800134a:	401a      	ands	r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001350:	2101      	movs	r1, #1
 8001352:	4091      	lsls	r1, r2
 8001354:	000a      	movs	r2, r1
 8001356:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001360:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001366:	2b00      	cmp	r3, #0
 8001368:	d00c      	beq.n	8001384 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001374:	490a      	ldr	r1, [pc, #40]	; (80013a0 <HAL_DMA_Abort+0xbc>)
 8001376:	400a      	ands	r2, r1
 8001378:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001382:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2225      	movs	r2, #37	; 0x25
 8001388:	2101      	movs	r1, #1
 800138a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2224      	movs	r2, #36	; 0x24
 8001390:	2100      	movs	r1, #0
 8001392:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001394:	2300      	movs	r3, #0
}
 8001396:	0018      	movs	r0, r3
 8001398:	46bd      	mov	sp, r7
 800139a:	b002      	add	sp, #8
 800139c:	bd80      	pop	{r7, pc}
 800139e:	46c0      	nop			; (mov r8, r8)
 80013a0:	fffffeff 	.word	0xfffffeff

080013a4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013ac:	210f      	movs	r1, #15
 80013ae:	187b      	adds	r3, r7, r1
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2225      	movs	r2, #37	; 0x25
 80013b8:	5c9b      	ldrb	r3, [r3, r2]
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d006      	beq.n	80013ce <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2204      	movs	r2, #4
 80013c4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80013c6:	187b      	adds	r3, r7, r1
 80013c8:	2201      	movs	r2, #1
 80013ca:	701a      	strb	r2, [r3, #0]
 80013cc:	e048      	b.n	8001460 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	210e      	movs	r1, #14
 80013da:	438a      	bics	r2, r1
 80013dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2101      	movs	r1, #1
 80013ea:	438a      	bics	r2, r1
 80013ec:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013f8:	491d      	ldr	r1, [pc, #116]	; (8001470 <HAL_DMA_Abort_IT+0xcc>)
 80013fa:	400a      	ands	r2, r1
 80013fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001402:	221c      	movs	r2, #28
 8001404:	401a      	ands	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	2101      	movs	r1, #1
 800140c:	4091      	lsls	r1, r2
 800140e:	000a      	movs	r2, r1
 8001410:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800141a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001420:	2b00      	cmp	r3, #0
 8001422:	d00c      	beq.n	800143e <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800142e:	4910      	ldr	r1, [pc, #64]	; (8001470 <HAL_DMA_Abort_IT+0xcc>)
 8001430:	400a      	ands	r2, r1
 8001432:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800143c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2225      	movs	r2, #37	; 0x25
 8001442:	2101      	movs	r1, #1
 8001444:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2224      	movs	r2, #36	; 0x24
 800144a:	2100      	movs	r1, #0
 800144c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001452:	2b00      	cmp	r3, #0
 8001454:	d004      	beq.n	8001460 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	0010      	movs	r0, r2
 800145e:	4798      	blx	r3
    }
  }
  return status;
 8001460:	230f      	movs	r3, #15
 8001462:	18fb      	adds	r3, r7, r3
 8001464:	781b      	ldrb	r3, [r3, #0]
}
 8001466:	0018      	movs	r0, r3
 8001468:	46bd      	mov	sp, r7
 800146a:	b004      	add	sp, #16
 800146c:	bd80      	pop	{r7, pc}
 800146e:	46c0      	nop			; (mov r8, r8)
 8001470:	fffffeff 	.word	0xfffffeff

08001474 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e14e      	b.n	8001724 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	225c      	movs	r2, #92	; 0x5c
 800148a:	5c9b      	ldrb	r3, [r3, r2]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2b00      	cmp	r3, #0
 8001490:	d107      	bne.n	80014a2 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	225d      	movs	r2, #93	; 0x5d
 8001496:	2100      	movs	r1, #0
 8001498:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	0018      	movs	r0, r3
 800149e:	f7ff f90f 	bl	80006c0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	699a      	ldr	r2, [r3, #24]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2110      	movs	r1, #16
 80014ae:	438a      	bics	r2, r1
 80014b0:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014b2:	f7ff fdf5 	bl	80010a0 <HAL_GetTick>
 80014b6:	0003      	movs	r3, r0
 80014b8:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80014ba:	e012      	b.n	80014e2 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80014bc:	f7ff fdf0 	bl	80010a0 <HAL_GetTick>
 80014c0:	0002      	movs	r2, r0
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b0a      	cmp	r3, #10
 80014c8:	d90b      	bls.n	80014e2 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014ce:	2201      	movs	r2, #1
 80014d0:	431a      	orrs	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	225c      	movs	r2, #92	; 0x5c
 80014da:	2103      	movs	r1, #3
 80014dc:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e120      	b.n	8001724 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	2208      	movs	r2, #8
 80014ea:	4013      	ands	r3, r2
 80014ec:	2b08      	cmp	r3, #8
 80014ee:	d0e5      	beq.n	80014bc <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	699a      	ldr	r2, [r3, #24]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2101      	movs	r1, #1
 80014fc:	430a      	orrs	r2, r1
 80014fe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001500:	f7ff fdce 	bl	80010a0 <HAL_GetTick>
 8001504:	0003      	movs	r3, r0
 8001506:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001508:	e012      	b.n	8001530 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800150a:	f7ff fdc9 	bl	80010a0 <HAL_GetTick>
 800150e:	0002      	movs	r2, r0
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2b0a      	cmp	r3, #10
 8001516:	d90b      	bls.n	8001530 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800151c:	2201      	movs	r2, #1
 800151e:	431a      	orrs	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	225c      	movs	r2, #92	; 0x5c
 8001528:	2103      	movs	r1, #3
 800152a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	e0f9      	b.n	8001724 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	2201      	movs	r2, #1
 8001538:	4013      	ands	r3, r2
 800153a:	d0e6      	beq.n	800150a <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	699a      	ldr	r2, [r3, #24]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2102      	movs	r1, #2
 8001548:	430a      	orrs	r2, r1
 800154a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a76      	ldr	r2, [pc, #472]	; (800172c <HAL_FDCAN_Init+0x2b8>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d103      	bne.n	800155e <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001556:	4a76      	ldr	r2, [pc, #472]	; (8001730 <HAL_FDCAN_Init+0x2bc>)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	7c1b      	ldrb	r3, [r3, #16]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d108      	bne.n	8001578 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	699a      	ldr	r2, [r3, #24]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2140      	movs	r1, #64	; 0x40
 8001572:	438a      	bics	r2, r1
 8001574:	619a      	str	r2, [r3, #24]
 8001576:	e007      	b.n	8001588 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	699a      	ldr	r2, [r3, #24]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2140      	movs	r1, #64	; 0x40
 8001584:	430a      	orrs	r2, r1
 8001586:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	7c5b      	ldrb	r3, [r3, #17]
 800158c:	2b01      	cmp	r3, #1
 800158e:	d109      	bne.n	80015a4 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	699a      	ldr	r2, [r3, #24]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2180      	movs	r1, #128	; 0x80
 800159c:	01c9      	lsls	r1, r1, #7
 800159e:	430a      	orrs	r2, r1
 80015a0:	619a      	str	r2, [r3, #24]
 80015a2:	e007      	b.n	80015b4 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	699a      	ldr	r2, [r3, #24]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4961      	ldr	r1, [pc, #388]	; (8001734 <HAL_FDCAN_Init+0x2c0>)
 80015b0:	400a      	ands	r2, r1
 80015b2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	7c9b      	ldrb	r3, [r3, #18]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d108      	bne.n	80015ce <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	699a      	ldr	r2, [r3, #24]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	495c      	ldr	r1, [pc, #368]	; (8001738 <HAL_FDCAN_Init+0x2c4>)
 80015c8:	400a      	ands	r2, r1
 80015ca:	619a      	str	r2, [r3, #24]
 80015cc:	e008      	b.n	80015e0 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	699a      	ldr	r2, [r3, #24]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2180      	movs	r1, #128	; 0x80
 80015da:	0149      	lsls	r1, r1, #5
 80015dc:	430a      	orrs	r2, r1
 80015de:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	4a55      	ldr	r2, [pc, #340]	; (800173c <HAL_FDCAN_Init+0x2c8>)
 80015e8:	4013      	ands	r3, r2
 80015ea:	0019      	movs	r1, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	430a      	orrs	r2, r1
 80015f6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	699a      	ldr	r2, [r3, #24]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	21a4      	movs	r1, #164	; 0xa4
 8001604:	438a      	bics	r2, r1
 8001606:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	691a      	ldr	r2, [r3, #16]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2110      	movs	r1, #16
 8001614:	438a      	bics	r2, r1
 8001616:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	2b01      	cmp	r3, #1
 800161e:	d108      	bne.n	8001632 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	699a      	ldr	r2, [r3, #24]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2104      	movs	r1, #4
 800162c:	430a      	orrs	r2, r1
 800162e:	619a      	str	r2, [r3, #24]
 8001630:	e02c      	b.n	800168c <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d028      	beq.n	800168c <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	2b02      	cmp	r3, #2
 8001640:	d01c      	beq.n	800167c <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	699a      	ldr	r2, [r3, #24]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2180      	movs	r1, #128	; 0x80
 800164e:	430a      	orrs	r2, r1
 8001650:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	691a      	ldr	r2, [r3, #16]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2110      	movs	r1, #16
 800165e:	430a      	orrs	r2, r1
 8001660:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	2b03      	cmp	r3, #3
 8001668:	d110      	bne.n	800168c <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	699a      	ldr	r2, [r3, #24]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2120      	movs	r1, #32
 8001676:	430a      	orrs	r2, r1
 8001678:	619a      	str	r2, [r3, #24]
 800167a:	e007      	b.n	800168c <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	699a      	ldr	r2, [r3, #24]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2120      	movs	r1, #32
 8001688:	430a      	orrs	r2, r1
 800168a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	3b01      	subs	r3, #1
 8001692:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	69db      	ldr	r3, [r3, #28]
 8001698:	3b01      	subs	r3, #1
 800169a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800169c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a1b      	ldr	r3, [r3, #32]
 80016a2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80016a4:	431a      	orrs	r2, r3
 80016a6:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	695b      	ldr	r3, [r3, #20]
 80016ac:	3b01      	subs	r3, #1
 80016ae:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80016b4:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80016b6:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689a      	ldr	r2, [r3, #8]
 80016bc:	23c0      	movs	r3, #192	; 0xc0
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d115      	bne.n	80016f0 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ce:	3b01      	subs	r3, #1
 80016d0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80016d2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d8:	3b01      	subs	r3, #1
 80016da:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80016dc:	431a      	orrs	r2, r3
 80016de:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e4:	3b01      	subs	r3, #1
 80016e6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80016ec:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80016ee:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	22c0      	movs	r2, #192	; 0xc0
 80016f6:	5899      	ldr	r1, [r3, r2]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	430a      	orrs	r2, r1
 8001702:	21c0      	movs	r1, #192	; 0xc0
 8001704:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	0018      	movs	r0, r3
 800170a:	f000 fc9f 	bl	800204c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	225c      	movs	r2, #92	; 0x5c
 800171e:	2101      	movs	r1, #1
 8001720:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001722:	2300      	movs	r3, #0
}
 8001724:	0018      	movs	r0, r3
 8001726:	46bd      	mov	sp, r7
 8001728:	b004      	add	sp, #16
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40006400 	.word	0x40006400
 8001730:	40006500 	.word	0x40006500
 8001734:	ffffbfff 	.word	0xffffbfff
 8001738:	ffffefff 	.word	0xffffefff
 800173c:	fffffcff 	.word	0xfffffcff

08001740 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800174a:	2017      	movs	r0, #23
 800174c:	183b      	adds	r3, r7, r0
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	215c      	movs	r1, #92	; 0x5c
 8001752:	5c52      	ldrb	r2, [r2, r1]
 8001754:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001756:	0002      	movs	r2, r0
 8001758:	18bb      	adds	r3, r7, r2
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d003      	beq.n	8001768 <HAL_FDCAN_ConfigFilter+0x28>
 8001760:	18bb      	adds	r3, r7, r2
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b02      	cmp	r3, #2
 8001766:	d13d      	bne.n	80017e4 <HAL_FDCAN_ConfigFilter+0xa4>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d119      	bne.n	80017a4 <HAL_FDCAN_ConfigFilter+0x64>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800177c:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	691b      	ldr	r3, [r3, #16]
 8001782:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8001784:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800178a:	4313      	orrs	r3, r2
 800178c:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	18d3      	adds	r3, r2, r3
 800179a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	e01d      	b.n	80017e0 <HAL_FDCAN_ConfigFilter+0xa0>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	075a      	lsls	r2, r3, #29
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	691b      	ldr	r3, [r3, #16]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	079a      	lsls	r2, r3, #30
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	695b      	ldr	r3, [r3, #20]
 80017bc:	4313      	orrs	r3, r2
 80017be:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	00db      	lsls	r3, r3, #3
 80017ca:	18d3      	adds	r3, r2, r3
 80017cc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	693a      	ldr	r2, [r7, #16]
 80017d2:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	3304      	adds	r3, #4
 80017d8:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	68fa      	ldr	r2, [r7, #12]
 80017de:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80017e0:	2300      	movs	r3, #0
 80017e2:	e006      	b.n	80017f2 <HAL_FDCAN_ConfigFilter+0xb2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e8:	2202      	movs	r2, #2
 80017ea:	431a      	orrs	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
  }
}
 80017f2:	0018      	movs	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	b006      	add	sp, #24
 80017f8:	bd80      	pop	{r7, pc}

080017fa <HAL_FDCAN_ConfigTxDelayCompensation>:
  *         This parameter must be a number between 0x00 and 0x7F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset,
                                                      uint32_t TdcFilter)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b084      	sub	sp, #16
 80017fe:	af00      	add	r7, sp, #0
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_MAX_VALUE(TdcOffset, 0x7FU));
  assert_param(IS_FDCAN_MAX_VALUE(TdcFilter, 0x7FU));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	225c      	movs	r2, #92	; 0x5c
 800180a:	5c9b      	ldrb	r3, [r3, r2]
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2b01      	cmp	r3, #1
 8001810:	d108      	bne.n	8001824 <HAL_FDCAN_ConfigTxDelayCompensation+0x2a>
  {
    /* Configure TDC offset and filter window */
    hfdcan->Instance->TDCR = ((TdcFilter << FDCAN_TDCR_TDCF_Pos) | (TdcOffset << FDCAN_TDCR_TDCO_Pos));
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	0219      	lsls	r1, r3, #8
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	430a      	orrs	r2, r1
 800181e:	649a      	str	r2, [r3, #72]	; 0x48

    /* Return function status */
    return HAL_OK;
 8001820:	2300      	movs	r3, #0
 8001822:	e006      	b.n	8001832 <HAL_FDCAN_ConfigTxDelayCompensation+0x38>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001828:	2204      	movs	r2, #4
 800182a:	431a      	orrs	r2, r3
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
  }
}
 8001832:	0018      	movs	r0, r3
 8001834:	46bd      	mov	sp, r7
 8001836:	b004      	add	sp, #16
 8001838:	bd80      	pop	{r7, pc}

0800183a <HAL_FDCAN_EnableTxDelayCompensation>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	225c      	movs	r2, #92	; 0x5c
 8001846:	5c9b      	ldrb	r3, [r3, r2]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b01      	cmp	r3, #1
 800184c:	d10a      	bne.n	8001864 <HAL_FDCAN_EnableTxDelayCompensation+0x2a>
  {
    /* Enable transmitter delay compensation */
    SET_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	68da      	ldr	r2, [r3, #12]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2180      	movs	r1, #128	; 0x80
 800185a:	0409      	lsls	r1, r1, #16
 800185c:	430a      	orrs	r2, r1
 800185e:	60da      	str	r2, [r3, #12]

    /* Return function status */
    return HAL_OK;
 8001860:	2300      	movs	r3, #0
 8001862:	e006      	b.n	8001872 <HAL_FDCAN_EnableTxDelayCompensation+0x38>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001868:	2204      	movs	r2, #4
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
  }
}
 8001872:	0018      	movs	r0, r3
 8001874:	46bd      	mov	sp, r7
 8001876:	b002      	add	sp, #8
 8001878:	bd80      	pop	{r7, pc}

0800187a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	225c      	movs	r2, #92	; 0x5c
 8001886:	5c9b      	ldrb	r3, [r3, r2]
 8001888:	b2db      	uxtb	r3, r3
 800188a:	2b01      	cmp	r3, #1
 800188c:	d110      	bne.n	80018b0 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	225c      	movs	r2, #92	; 0x5c
 8001892:	2102      	movs	r1, #2
 8001894:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	699a      	ldr	r2, [r3, #24]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2101      	movs	r1, #1
 80018a2:	438a      	bics	r2, r1
 80018a4:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 80018ac:	2300      	movs	r3, #0
 80018ae:	e006      	b.n	80018be <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018b4:	2204      	movs	r2, #4
 80018b6:	431a      	orrs	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
  }
}
 80018be:	0018      	movs	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	b002      	add	sp, #8
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b086      	sub	sp, #24
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	60f8      	str	r0, [r7, #12]
 80018ce:	60b9      	str	r1, [r7, #8]
 80018d0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	225c      	movs	r2, #92	; 0x5c
 80018d6:	5c9b      	ldrb	r3, [r3, r2]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d12d      	bne.n	800193a <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	22c4      	movs	r2, #196	; 0xc4
 80018e4:	589a      	ldr	r2, [r3, r2]
 80018e6:	2380      	movs	r3, #128	; 0x80
 80018e8:	039b      	lsls	r3, r3, #14
 80018ea:	4013      	ands	r3, r2
 80018ec:	d008      	beq.n	8001900 <HAL_FDCAN_AddMessageToTxFifoQ+0x3a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018f2:	2280      	movs	r2, #128	; 0x80
 80018f4:	0092      	lsls	r2, r2, #2
 80018f6:	431a      	orrs	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e023      	b.n	8001948 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	22c4      	movs	r2, #196	; 0xc4
 8001906:	589b      	ldr	r3, [r3, r2]
 8001908:	0c1b      	lsrs	r3, r3, #16
 800190a:	2203      	movs	r2, #3
 800190c:	4013      	ands	r3, r2
 800190e:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	68b9      	ldr	r1, [r7, #8]
 8001916:	68f8      	ldr	r0, [r7, #12]
 8001918:	f000 fc04 	bl	8002124 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2101      	movs	r1, #1
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	4091      	lsls	r1, r2
 8001926:	000a      	movs	r2, r1
 8001928:	21cc      	movs	r1, #204	; 0xcc
 800192a:	505a      	str	r2, [r3, r1]

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800192c:	2201      	movs	r2, #1
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	409a      	lsls	r2, r3
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8001936:	2300      	movs	r3, #0
 8001938:	e006      	b.n	8001948 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800193e:	2208      	movs	r2, #8
 8001940:	431a      	orrs	r2, r3
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
  }
}
 8001948:	0018      	movs	r0, r3
 800194a:	46bd      	mov	sp, r7
 800194c:	b006      	add	sp, #24
 800194e:	bd80      	pop	{r7, pc}

08001950 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b08a      	sub	sp, #40	; 0x28
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
 800195c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001962:	201b      	movs	r0, #27
 8001964:	183b      	adds	r3, r7, r0
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	215c      	movs	r1, #92	; 0x5c
 800196a:	5c52      	ldrb	r2, [r2, r1]
 800196c:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800196e:	183b      	adds	r3, r7, r0
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b02      	cmp	r3, #2
 8001974:	d000      	beq.n	8001978 <HAL_FDCAN_GetRxMessage+0x28>
 8001976:	e0ec      	b.n	8001b52 <HAL_FDCAN_GetRxMessage+0x202>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	2b40      	cmp	r3, #64	; 0x40
 800197c:	d137      	bne.n	80019ee <HAL_FDCAN_GetRxMessage+0x9e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2290      	movs	r2, #144	; 0x90
 8001984:	589b      	ldr	r3, [r3, r2]
 8001986:	220f      	movs	r2, #15
 8001988:	4013      	ands	r3, r2
 800198a:	d108      	bne.n	800199e <HAL_FDCAN_GetRxMessage+0x4e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001990:	2280      	movs	r2, #128	; 0x80
 8001992:	0052      	lsls	r2, r2, #1
 8001994:	431a      	orrs	r2, r3
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e0e0      	b.n	8001b60 <HAL_FDCAN_GetRxMessage+0x210>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	2290      	movs	r2, #144	; 0x90
 80019a4:	589b      	ldr	r3, [r3, r2]
 80019a6:	0e1b      	lsrs	r3, r3, #24
 80019a8:	2201      	movs	r2, #1
 80019aa:	4013      	ands	r3, r2
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d10a      	bne.n	80019c6 <HAL_FDCAN_GetRxMessage+0x76>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2280      	movs	r2, #128	; 0x80
 80019b6:	589b      	ldr	r3, [r3, r2]
 80019b8:	0a5b      	lsrs	r3, r3, #9
 80019ba:	2201      	movs	r2, #1
 80019bc:	4013      	ands	r3, r2
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d101      	bne.n	80019c6 <HAL_FDCAN_GetRxMessage+0x76>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80019c2:	2301      	movs	r3, #1
 80019c4:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2290      	movs	r2, #144	; 0x90
 80019cc:	589b      	ldr	r3, [r3, r2]
 80019ce:	0a1b      	lsrs	r3, r3, #8
 80019d0:	2203      	movs	r2, #3
 80019d2:	4013      	ands	r3, r2
 80019d4:	69fa      	ldr	r2, [r7, #28]
 80019d6:	18d3      	adds	r3, r2, r3
 80019d8:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80019de:	69fa      	ldr	r2, [r7, #28]
 80019e0:	0013      	movs	r3, r2
 80019e2:	00db      	lsls	r3, r3, #3
 80019e4:	189b      	adds	r3, r3, r2
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	18cb      	adds	r3, r1, r3
 80019ea:	627b      	str	r3, [r7, #36]	; 0x24
 80019ec:	e036      	b.n	8001a5c <HAL_FDCAN_GetRxMessage+0x10c>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2298      	movs	r2, #152	; 0x98
 80019f4:	589b      	ldr	r3, [r3, r2]
 80019f6:	220f      	movs	r2, #15
 80019f8:	4013      	ands	r3, r2
 80019fa:	d108      	bne.n	8001a0e <HAL_FDCAN_GetRxMessage+0xbe>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a00:	2280      	movs	r2, #128	; 0x80
 8001a02:	0052      	lsls	r2, r2, #1
 8001a04:	431a      	orrs	r2, r3
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e0a8      	b.n	8001b60 <HAL_FDCAN_GetRxMessage+0x210>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2298      	movs	r2, #152	; 0x98
 8001a14:	589b      	ldr	r3, [r3, r2]
 8001a16:	0e1b      	lsrs	r3, r3, #24
 8001a18:	2201      	movs	r2, #1
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d10a      	bne.n	8001a36 <HAL_FDCAN_GetRxMessage+0xe6>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2280      	movs	r2, #128	; 0x80
 8001a26:	589b      	ldr	r3, [r3, r2]
 8001a28:	0a1b      	lsrs	r3, r3, #8
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d101      	bne.n	8001a36 <HAL_FDCAN_GetRxMessage+0xe6>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001a32:	2301      	movs	r3, #1
 8001a34:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2298      	movs	r2, #152	; 0x98
 8001a3c:	589b      	ldr	r3, [r3, r2]
 8001a3e:	0a1b      	lsrs	r3, r3, #8
 8001a40:	2203      	movs	r2, #3
 8001a42:	4013      	ands	r3, r2
 8001a44:	69fa      	ldr	r2, [r7, #28]
 8001a46:	18d3      	adds	r3, r2, r3
 8001a48:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8001a4e:	69fa      	ldr	r2, [r7, #28]
 8001a50:	0013      	movs	r3, r2
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	189b      	adds	r3, r3, r2
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	18cb      	adds	r3, r1, r3
 8001a5a:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	2380      	movs	r3, #128	; 0x80
 8001a62:	05db      	lsls	r3, r3, #23
 8001a64:	401a      	ands	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d107      	bne.n	8001a82 <HAL_FDCAN_GetRxMessage+0x132>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	0c9b      	lsrs	r3, r3, #18
 8001a78:	055b      	lsls	r3, r3, #21
 8001a7a:	0d5a      	lsrs	r2, r3, #21
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	e005      	b.n	8001a8e <HAL_FDCAN_GetRxMessage+0x13e>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	08da      	lsrs	r2, r3, #3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	2380      	movs	r3, #128	; 0x80
 8001a94:	059b      	lsls	r3, r3, #22
 8001a96:	401a      	ands	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	0fdb      	lsrs	r3, r3, #31
 8001aa2:	07da      	lsls	r2, r3, #31
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aaa:	3304      	adds	r3, #4
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	041b      	lsls	r3, r3, #16
 8001ab4:	0c1a      	lsrs	r2, r3, #16
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	0c1b      	lsrs	r3, r3, #16
 8001ac0:	220f      	movs	r2, #15
 8001ac2:	401a      	ands	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	2380      	movs	r3, #128	; 0x80
 8001ace:	035b      	lsls	r3, r3, #13
 8001ad0:	401a      	ands	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	2380      	movs	r3, #128	; 0x80
 8001adc:	039b      	lsls	r3, r3, #14
 8001ade:	401a      	ands	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	0e1b      	lsrs	r3, r3, #24
 8001aea:	227f      	movs	r2, #127	; 0x7f
 8001aec:	401a      	ands	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	0fda      	lsrs	r2, r3, #31
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afe:	3304      	adds	r3, #4
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b04:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001b06:	2300      	movs	r3, #0
 8001b08:	623b      	str	r3, [r7, #32]
 8001b0a:	e00a      	b.n	8001b22 <HAL_FDCAN_GetRxMessage+0x1d2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	6a3b      	ldr	r3, [r7, #32]
 8001b10:	18d2      	adds	r2, r2, r3
 8001b12:	6839      	ldr	r1, [r7, #0]
 8001b14:	6a3b      	ldr	r3, [r7, #32]
 8001b16:	18cb      	adds	r3, r1, r3
 8001b18:	7812      	ldrb	r2, [r2, #0]
 8001b1a:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001b1c:	6a3b      	ldr	r3, [r7, #32]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	623b      	str	r3, [r7, #32]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	4a10      	ldr	r2, [pc, #64]	; (8001b68 <HAL_FDCAN_GetRxMessage+0x218>)
 8001b28:	5cd3      	ldrb	r3, [r2, r3]
 8001b2a:	001a      	movs	r2, r3
 8001b2c:	6a3b      	ldr	r3, [r7, #32]
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d3ec      	bcc.n	8001b0c <HAL_FDCAN_GetRxMessage+0x1bc>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	2b40      	cmp	r3, #64	; 0x40
 8001b36:	d105      	bne.n	8001b44 <HAL_FDCAN_GetRxMessage+0x1f4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2194      	movs	r1, #148	; 0x94
 8001b3e:	69fa      	ldr	r2, [r7, #28]
 8001b40:	505a      	str	r2, [r3, r1]
 8001b42:	e004      	b.n	8001b4e <HAL_FDCAN_GetRxMessage+0x1fe>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	219c      	movs	r1, #156	; 0x9c
 8001b4a:	69fa      	ldr	r2, [r7, #28]
 8001b4c:	505a      	str	r2, [r3, r1]
    }

    /* Return function status */
    return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	e006      	b.n	8001b60 <HAL_FDCAN_GetRxMessage+0x210>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b56:	2208      	movs	r2, #8
 8001b58:	431a      	orrs	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
  }
}
 8001b60:	0018      	movs	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	b00a      	add	sp, #40	; 0x28
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	08006388 	.word	0x08006388

08001b6c <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(const FDCAN_HandleTypeDef *hfdcan)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	22c4      	movs	r2, #196	; 0xc4
 8001b7a:	589b      	ldr	r3, [r3, r2]
 8001b7c:	2207      	movs	r2, #7
 8001b7e:	4013      	ands	r3, r2
 8001b80:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 8001b82:	68fb      	ldr	r3, [r7, #12]
}
 8001b84:	0018      	movs	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	b004      	add	sp, #16
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001b98:	2017      	movs	r0, #23
 8001b9a:	183b      	adds	r3, r7, r0
 8001b9c:	68fa      	ldr	r2, [r7, #12]
 8001b9e:	215c      	movs	r1, #92	; 0x5c
 8001ba0:	5c52      	ldrb	r2, [r2, r1]
 8001ba2:	701a      	strb	r2, [r3, #0]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001ba4:	0002      	movs	r2, r0
 8001ba6:	18bb      	adds	r3, r7, r2
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d004      	beq.n	8001bb8 <HAL_FDCAN_ActivateNotification+0x2c>
 8001bae:	18bb      	adds	r3, r7, r2
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d000      	beq.n	8001bb8 <HAL_FDCAN_ActivateNotification+0x2c>
 8001bb6:	e0b4      	b.n	8001d22 <HAL_FDCAN_ActivateNotification+0x196>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bbe:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2207      	movs	r2, #7
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d003      	beq.n	8001bd0 <HAL_FDCAN_ActivateNotification+0x44>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d034      	beq.n	8001c3a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	2238      	movs	r2, #56	; 0x38
 8001bd4:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001bd6:	d003      	beq.n	8001be0 <HAL_FDCAN_ActivateNotification+0x54>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	2202      	movs	r2, #2
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d02c      	beq.n	8001c3a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001be0:	68ba      	ldr	r2, [r7, #8]
 8001be2:	23e0      	movs	r3, #224	; 0xe0
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001be8:	d003      	beq.n	8001bf2 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	2204      	movs	r2, #4
 8001bee:	4013      	ands	r3, r2
 8001bf0:	d023      	beq.n	8001c3a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	23f0      	movs	r3, #240	; 0xf0
 8001bf6:	015b      	lsls	r3, r3, #5
 8001bf8:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001bfa:	d003      	beq.n	8001c04 <HAL_FDCAN_ActivateNotification+0x78>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	2208      	movs	r2, #8
 8001c00:	4013      	ands	r3, r2
 8001c02:	d01a      	beq.n	8001c3a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001c04:	68ba      	ldr	r2, [r7, #8]
 8001c06:	23e0      	movs	r3, #224	; 0xe0
 8001c08:	021b      	lsls	r3, r3, #8
 8001c0a:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001c0c:	d003      	beq.n	8001c16 <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	2210      	movs	r2, #16
 8001c12:	4013      	ands	r3, r2
 8001c14:	d011      	beq.n	8001c3a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	23c0      	movs	r3, #192	; 0xc0
 8001c1a:	029b      	lsls	r3, r3, #10
 8001c1c:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001c1e:	d003      	beq.n	8001c28 <HAL_FDCAN_ActivateNotification+0x9c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	2220      	movs	r2, #32
 8001c24:	4013      	ands	r3, r2
 8001c26:	d008      	beq.n	8001c3a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001c28:	68ba      	ldr	r2, [r7, #8]
 8001c2a:	23fc      	movs	r3, #252	; 0xfc
 8001c2c:	041b      	lsls	r3, r3, #16
 8001c2e:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001c30:	d00b      	beq.n	8001c4a <HAL_FDCAN_ActivateNotification+0xbe>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	2240      	movs	r2, #64	; 0x40
 8001c36:	4013      	ands	r3, r2
 8001c38:	d107      	bne.n	8001c4a <HAL_FDCAN_ActivateNotification+0xbe>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2101      	movs	r1, #1
 8001c46:	430a      	orrs	r2, r1
 8001c48:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2207      	movs	r2, #7
 8001c4e:	4013      	ands	r3, r2
 8001c50:	d003      	beq.n	8001c5a <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	2201      	movs	r2, #1
 8001c56:	4013      	ands	r3, r2
 8001c58:	d134      	bne.n	8001cc4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	2238      	movs	r2, #56	; 0x38
 8001c5e:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001c60:	d003      	beq.n	8001c6a <HAL_FDCAN_ActivateNotification+0xde>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	2202      	movs	r2, #2
 8001c66:	4013      	ands	r3, r2
 8001c68:	d12c      	bne.n	8001cc4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001c6a:	68ba      	ldr	r2, [r7, #8]
 8001c6c:	23e0      	movs	r3, #224	; 0xe0
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001c72:	d003      	beq.n	8001c7c <HAL_FDCAN_ActivateNotification+0xf0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	2204      	movs	r2, #4
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d123      	bne.n	8001cc4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001c7c:	68ba      	ldr	r2, [r7, #8]
 8001c7e:	23f0      	movs	r3, #240	; 0xf0
 8001c80:	015b      	lsls	r3, r3, #5
 8001c82:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001c84:	d003      	beq.n	8001c8e <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	2208      	movs	r2, #8
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d11a      	bne.n	8001cc4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001c8e:	68ba      	ldr	r2, [r7, #8]
 8001c90:	23e0      	movs	r3, #224	; 0xe0
 8001c92:	021b      	lsls	r3, r3, #8
 8001c94:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001c96:	d003      	beq.n	8001ca0 <HAL_FDCAN_ActivateNotification+0x114>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	2210      	movs	r2, #16
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	d111      	bne.n	8001cc4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001ca0:	68ba      	ldr	r2, [r7, #8]
 8001ca2:	23c0      	movs	r3, #192	; 0xc0
 8001ca4:	029b      	lsls	r3, r3, #10
 8001ca6:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001ca8:	d003      	beq.n	8001cb2 <HAL_FDCAN_ActivateNotification+0x126>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	2220      	movs	r2, #32
 8001cae:	4013      	ands	r3, r2
 8001cb0:	d108      	bne.n	8001cc4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001cb2:	68ba      	ldr	r2, [r7, #8]
 8001cb4:	23fc      	movs	r3, #252	; 0xfc
 8001cb6:	041b      	lsls	r3, r3, #16
 8001cb8:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001cba:	d00b      	beq.n	8001cd4 <HAL_FDCAN_ActivateNotification+0x148>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	2240      	movs	r2, #64	; 0x40
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d007      	beq.n	8001cd4 <HAL_FDCAN_ActivateNotification+0x148>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2102      	movs	r1, #2
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	2280      	movs	r2, #128	; 0x80
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d009      	beq.n	8001cf0 <HAL_FDCAN_ActivateNotification+0x164>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	22dc      	movs	r2, #220	; 0xdc
 8001ce2:	5899      	ldr	r1, [r3, r2]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	430a      	orrs	r2, r1
 8001cec:	21dc      	movs	r1, #220	; 0xdc
 8001cee:	505a      	str	r2, [r3, r1]
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001cf0:	68ba      	ldr	r2, [r7, #8]
 8001cf2:	2380      	movs	r3, #128	; 0x80
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d009      	beq.n	8001d0e <HAL_FDCAN_ActivateNotification+0x182>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	22e0      	movs	r2, #224	; 0xe0
 8001d00:	5899      	ldr	r1, [r3, r2]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	21e0      	movs	r1, #224	; 0xe0
 8001d0c:	505a      	str	r2, [r3, r1]
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68ba      	ldr	r2, [r7, #8]
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	e006      	b.n	8001d30 <HAL_FDCAN_ActivateNotification+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d26:	2202      	movs	r2, #2
 8001d28:	431a      	orrs	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
  }
}
 8001d30:	0018      	movs	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	b006      	add	sp, #24
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08c      	sub	sp, #48	; 0x30
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d46:	23e0      	movs	r3, #224	; 0xe0
 8001d48:	015b      	lsls	r3, r3, #5
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d56:	4013      	ands	r3, r2
 8001d58:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d60:	2207      	movs	r2, #7
 8001d62:	4013      	ands	r3, r2
 8001d64:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d6e:	4013      	ands	r3, r2
 8001d70:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d78:	2238      	movs	r2, #56	; 0x38
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d86:	4013      	ands	r3, r2
 8001d88:	627b      	str	r3, [r7, #36]	; 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d90:	23f1      	movs	r3, #241	; 0xf1
 8001d92:	041b      	lsls	r3, r3, #16
 8001d94:	4013      	ands	r3, r2
 8001d96:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d9e:	6a3b      	ldr	r3, [r7, #32]
 8001da0:	4013      	ands	r3, r2
 8001da2:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001daa:	23e0      	movs	r3, #224	; 0xe0
 8001dac:	031b      	lsls	r3, r3, #12
 8001dae:	4013      	ands	r3, r2
 8001db0:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dc4:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dcc:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2240      	movs	r2, #64	; 0x40
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	d00b      	beq.n	8001dee <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	2240      	movs	r2, #64	; 0x40
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d007      	beq.n	8001dee <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2240      	movs	r2, #64	; 0x40
 8001de4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	0018      	movs	r0, r3
 8001dea:	f000 f916 	bl	800201a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	2380      	movs	r3, #128	; 0x80
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	4013      	ands	r3, r2
 8001df6:	d01b      	beq.n	8001e30 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	2380      	movs	r3, #128	; 0x80
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d016      	beq.n	8001e30 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	22d8      	movs	r2, #216	; 0xd8
 8001e08:	589b      	ldr	r3, [r3, r2]
 8001e0a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	22e0      	movs	r2, #224	; 0xe0
 8001e12:	589a      	ldr	r2, [r3, r2]
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	4013      	ands	r3, r2
 8001e18:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2280      	movs	r2, #128	; 0x80
 8001e20:	0052      	lsls	r2, r2, #1
 8001e22:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	0011      	movs	r1, r2
 8001e2a:	0018      	movs	r0, r3
 8001e2c:	f000 f8dc 	bl	8001fe8 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d009      	beq.n	8001e4a <HAL_FDCAN_IRQHandler+0x112>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e3c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001e3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	0011      	movs	r1, r2
 8001e44:	0018      	movs	r0, r3
 8001e46:	f000 f8ac 	bl	8001fa2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d009      	beq.n	8001e64 <HAL_FDCAN_IRQHandler+0x12c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e56:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001e58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	0011      	movs	r1, r2
 8001e5e:	0018      	movs	r0, r3
 8001e60:	f002 ff94 	bl	8004d8c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d009      	beq.n	8001e7e <HAL_FDCAN_IRQHandler+0x146>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e70:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	0011      	movs	r1, r2
 8001e78:	0018      	movs	r0, r3
 8001e7a:	f000 f89b 	bl	8001fb4 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001e7e:	697a      	ldr	r2, [r7, #20]
 8001e80:	2380      	movs	r3, #128	; 0x80
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	4013      	ands	r3, r2
 8001e86:	d00d      	beq.n	8001ea4 <HAL_FDCAN_IRQHandler+0x16c>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	2380      	movs	r3, #128	; 0x80
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d008      	beq.n	8001ea4 <HAL_FDCAN_IRQHandler+0x16c>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2280      	movs	r2, #128	; 0x80
 8001e98:	0092      	lsls	r2, r2, #2
 8001e9a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f000 f891 	bl	8001fc6 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	2280      	movs	r2, #128	; 0x80
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d019      	beq.n	8001ee0 <HAL_FDCAN_IRQHandler+0x1a8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	2280      	movs	r2, #128	; 0x80
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	d015      	beq.n	8001ee0 <HAL_FDCAN_IRQHandler+0x1a8>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	22d4      	movs	r2, #212	; 0xd4
 8001eba:	589b      	ldr	r3, [r3, r2]
 8001ebc:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	22dc      	movs	r2, #220	; 0xdc
 8001ec4:	589a      	ldr	r2, [r3, r2]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2280      	movs	r2, #128	; 0x80
 8001ed2:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001ed4:	68fa      	ldr	r2, [r7, #12]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	0011      	movs	r1, r2
 8001eda:	0018      	movs	r0, r3
 8001edc:	f000 f87b 	bl	8001fd6 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001ee0:	697a      	ldr	r2, [r7, #20]
 8001ee2:	2380      	movs	r3, #128	; 0x80
 8001ee4:	019b      	lsls	r3, r3, #6
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d00d      	beq.n	8001f06 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001eea:	69ba      	ldr	r2, [r7, #24]
 8001eec:	2380      	movs	r3, #128	; 0x80
 8001eee:	019b      	lsls	r3, r3, #6
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d008      	beq.n	8001f06 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2280      	movs	r2, #128	; 0x80
 8001efa:	0192      	lsls	r2, r2, #6
 8001efc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	0018      	movs	r0, r3
 8001f02:	f000 f87a 	bl	8001ffa <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	2380      	movs	r3, #128	; 0x80
 8001f0a:	021b      	lsls	r3, r3, #8
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d00d      	beq.n	8001f2c <HAL_FDCAN_IRQHandler+0x1f4>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	2380      	movs	r3, #128	; 0x80
 8001f14:	021b      	lsls	r3, r3, #8
 8001f16:	4013      	ands	r3, r2
 8001f18:	d008      	beq.n	8001f2c <HAL_FDCAN_IRQHandler+0x1f4>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2280      	movs	r2, #128	; 0x80
 8001f20:	0212      	lsls	r2, r2, #8
 8001f22:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	0018      	movs	r0, r3
 8001f28:	f000 f86f 	bl	800200a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001f2c:	697a      	ldr	r2, [r7, #20]
 8001f2e:	2380      	movs	r3, #128	; 0x80
 8001f30:	01db      	lsls	r3, r3, #7
 8001f32:	4013      	ands	r3, r2
 8001f34:	d00f      	beq.n	8001f56 <HAL_FDCAN_IRQHandler+0x21e>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	2380      	movs	r3, #128	; 0x80
 8001f3a:	01db      	lsls	r3, r3, #7
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d00a      	beq.n	8001f56 <HAL_FDCAN_IRQHandler+0x21e>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2280      	movs	r2, #128	; 0x80
 8001f46:	01d2      	lsls	r2, r2, #7
 8001f48:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f4e:	2280      	movs	r2, #128	; 0x80
 8001f50:	431a      	orrs	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d009      	beq.n	8001f70 <HAL_FDCAN_IRQHandler+0x238>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	69fa      	ldr	r2, [r7, #28]
 8001f62:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001f64:	69fa      	ldr	r2, [r7, #28]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	0011      	movs	r1, r2
 8001f6a:	0018      	movs	r0, r3
 8001f6c:	f000 f865 	bl	800203a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001f70:	6a3b      	ldr	r3, [r7, #32]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d009      	beq.n	8001f8a <HAL_FDCAN_IRQHandler+0x252>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6a3a      	ldr	r2, [r7, #32]
 8001f7c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f82:	6a3b      	ldr	r3, [r7, #32]
 8001f84:	431a      	orrs	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d003      	beq.n	8001f9a <HAL_FDCAN_IRQHandler+0x262>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	0018      	movs	r0, r3
 8001f96:	f000 f848 	bl	800202a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001f9a:	46c0      	nop			; (mov r8, r8)
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	b00c      	add	sp, #48	; 0x30
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b082      	sub	sp, #8
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001fac:	46c0      	nop			; (mov r8, r8)
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	b002      	add	sp, #8
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001fbe:	46c0      	nop			; (mov r8, r8)
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	b002      	add	sp, #8
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b082      	sub	sp, #8
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001fce:	46c0      	nop			; (mov r8, r8)
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	b002      	add	sp, #8
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b082      	sub	sp, #8
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
 8001fde:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001fe0:	46c0      	nop			; (mov r8, r8)
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	b002      	add	sp, #8
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001ff2:	46c0      	nop			; (mov r8, r8)
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b002      	add	sp, #8
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	46bd      	mov	sp, r7
 8002006:	b002      	add	sp, #8
 8002008:	bd80      	pop	{r7, pc}

0800200a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b082      	sub	sp, #8
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8002012:	46c0      	nop			; (mov r8, r8)
 8002014:	46bd      	mov	sp, r7
 8002016:	b002      	add	sp, #8
 8002018:	bd80      	pop	{r7, pc}

0800201a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b082      	sub	sp, #8
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	46bd      	mov	sp, r7
 8002026:	b002      	add	sp, #8
 8002028:	bd80      	pop	{r7, pc}

0800202a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8002032:	46c0      	nop			; (mov r8, r8)
 8002034:	46bd      	mov	sp, r7
 8002036:	b002      	add	sp, #8
 8002038:	bd80      	pop	{r7, pc}

0800203a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002044:	46c0      	nop			; (mov r8, r8)
 8002046:	46bd      	mov	sp, r7
 8002048:	b002      	add	sp, #8
 800204a:	bd80      	pop	{r7, pc}

0800204c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002054:	4b2f      	ldr	r3, [pc, #188]	; (8002114 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 8002056:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a2e      	ldr	r2, [pc, #184]	; (8002118 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d105      	bne.n	800206e <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	22d4      	movs	r2, #212	; 0xd4
 8002066:	0092      	lsls	r2, r2, #2
 8002068:	4694      	mov	ip, r2
 800206a:	4463      	add	r3, ip
 800206c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2280      	movs	r2, #128	; 0x80
 800207a:	589b      	ldr	r3, [r3, r2]
 800207c:	4a27      	ldr	r2, [pc, #156]	; (800211c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800207e:	4013      	ands	r3, r2
 8002080:	0019      	movs	r1, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002086:	041a      	lsls	r2, r3, #16
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	430a      	orrs	r2, r1
 800208e:	2180      	movs	r1, #128	; 0x80
 8002090:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	3370      	adds	r3, #112	; 0x70
 8002096:	001a      	movs	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2280      	movs	r2, #128	; 0x80
 80020a2:	589b      	ldr	r3, [r3, r2]
 80020a4:	4a1e      	ldr	r2, [pc, #120]	; (8002120 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80020a6:	4013      	ands	r3, r2
 80020a8:	0019      	movs	r1, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ae:	061a      	lsls	r2, r3, #24
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	2180      	movs	r1, #128	; 0x80
 80020b8:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	33b0      	adds	r3, #176	; 0xb0
 80020be:	001a      	movs	r2, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	3389      	adds	r3, #137	; 0x89
 80020c8:	33ff      	adds	r3, #255	; 0xff
 80020ca:	001a      	movs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	2298      	movs	r2, #152	; 0x98
 80020d4:	0092      	lsls	r2, r2, #2
 80020d6:	189a      	adds	r2, r3, r2
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	229e      	movs	r2, #158	; 0x9e
 80020e0:	0092      	lsls	r2, r2, #2
 80020e2:	189a      	adds	r2, r3, r2
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	e005      	b.n	80020fa <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3304      	adds	r3, #4
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	22d4      	movs	r2, #212	; 0xd4
 80020fe:	0092      	lsls	r2, r2, #2
 8002100:	4694      	mov	ip, r2
 8002102:	4463      	add	r3, ip
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	429a      	cmp	r2, r3
 8002108:	d3f1      	bcc.n	80020ee <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 800210a:	46c0      	nop			; (mov r8, r8)
 800210c:	46c0      	nop			; (mov r8, r8)
 800210e:	46bd      	mov	sp, r7
 8002110:	b004      	add	sp, #16
 8002112:	bd80      	pop	{r7, pc}
 8002114:	4000b400 	.word	0x4000b400
 8002118:	40006800 	.word	0x40006800
 800211c:	ffe0ffff 	.word	0xffe0ffff
 8002120:	f0ffffff 	.word	0xf0ffffff

08002124 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b088      	sub	sp, #32
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
 8002130:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10a      	bne.n	8002150 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002142:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800214a:	4313      	orrs	r3, r2
 800214c:	61fb      	str	r3, [r7, #28]
 800214e:	e00b      	b.n	8002168 <FDCAN_CopyMessageToRAM+0x44>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002158:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800215e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002160:	2280      	movs	r2, #128	; 0x80
 8002162:	05d2      	lsls	r2, r2, #23
 8002164:	4313      	orrs	r3, r2
 8002166:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002172:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8002178:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800217e:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002186:	4313      	orrs	r3, r2
 8002188:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800218e:	683a      	ldr	r2, [r7, #0]
 8002190:	0013      	movs	r3, r2
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	189b      	adds	r3, r3, r2
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	18cb      	adds	r3, r1, r3
 800219a:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	69fa      	ldr	r2, [r7, #28]
 80021a0:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	3304      	adds	r3, #4
 80021a6:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	3304      	adds	r3, #4
 80021b2:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80021b4:	2300      	movs	r3, #0
 80021b6:	617b      	str	r3, [r7, #20]
 80021b8:	e020      	b.n	80021fc <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	3303      	adds	r3, #3
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	18d3      	adds	r3, r2, r3
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	3302      	adds	r3, #2
 80021ca:	6879      	ldr	r1, [r7, #4]
 80021cc:	18cb      	adds	r3, r1, r3
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80021d2:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	3301      	adds	r3, #1
 80021d8:	6879      	ldr	r1, [r7, #4]
 80021da:	18cb      	adds	r3, r1, r3
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80021e0:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	188a      	adds	r2, r1, r2
 80021e8:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80021ea:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	3304      	adds	r3, #4
 80021f4:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	3304      	adds	r3, #4
 80021fa:	617b      	str	r3, [r7, #20]
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	4a05      	ldr	r2, [pc, #20]	; (8002218 <FDCAN_CopyMessageToRAM+0xf4>)
 8002202:	5cd3      	ldrb	r3, [r2, r3]
 8002204:	001a      	movs	r2, r3
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	4293      	cmp	r3, r2
 800220a:	d3d6      	bcc.n	80021ba <FDCAN_CopyMessageToRAM+0x96>
  }
}
 800220c:	46c0      	nop			; (mov r8, r8)
 800220e:	46c0      	nop			; (mov r8, r8)
 8002210:	46bd      	mov	sp, r7
 8002212:	b008      	add	sp, #32
 8002214:	bd80      	pop	{r7, pc}
 8002216:	46c0      	nop			; (mov r8, r8)
 8002218:	08006388 	.word	0x08006388

0800221c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800222a:	e14d      	b.n	80024c8 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2101      	movs	r1, #1
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	4091      	lsls	r1, r2
 8002236:	000a      	movs	r2, r1
 8002238:	4013      	ands	r3, r2
 800223a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d100      	bne.n	8002244 <HAL_GPIO_Init+0x28>
 8002242:	e13e      	b.n	80024c2 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	2203      	movs	r2, #3
 800224a:	4013      	ands	r3, r2
 800224c:	2b01      	cmp	r3, #1
 800224e:	d005      	beq.n	800225c <HAL_GPIO_Init+0x40>
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	2203      	movs	r2, #3
 8002256:	4013      	ands	r3, r2
 8002258:	2b02      	cmp	r3, #2
 800225a:	d130      	bne.n	80022be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	2203      	movs	r2, #3
 8002268:	409a      	lsls	r2, r3
 800226a:	0013      	movs	r3, r2
 800226c:	43da      	mvns	r2, r3
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	4013      	ands	r3, r2
 8002272:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	68da      	ldr	r2, [r3, #12]
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	409a      	lsls	r2, r3
 800227e:	0013      	movs	r3, r2
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	4313      	orrs	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	693a      	ldr	r2, [r7, #16]
 800228a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002292:	2201      	movs	r2, #1
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	409a      	lsls	r2, r3
 8002298:	0013      	movs	r3, r2
 800229a:	43da      	mvns	r2, r3
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	4013      	ands	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	091b      	lsrs	r3, r3, #4
 80022a8:	2201      	movs	r2, #1
 80022aa:	401a      	ands	r2, r3
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	409a      	lsls	r2, r3
 80022b0:	0013      	movs	r3, r2
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2203      	movs	r2, #3
 80022c4:	4013      	ands	r3, r2
 80022c6:	2b03      	cmp	r3, #3
 80022c8:	d017      	beq.n	80022fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	2203      	movs	r2, #3
 80022d6:	409a      	lsls	r2, r3
 80022d8:	0013      	movs	r3, r2
 80022da:	43da      	mvns	r2, r3
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	4013      	ands	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	409a      	lsls	r2, r3
 80022ec:	0013      	movs	r3, r2
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2203      	movs	r2, #3
 8002300:	4013      	ands	r3, r2
 8002302:	2b02      	cmp	r3, #2
 8002304:	d123      	bne.n	800234e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	08da      	lsrs	r2, r3, #3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	3208      	adds	r2, #8
 800230e:	0092      	lsls	r2, r2, #2
 8002310:	58d3      	ldr	r3, [r2, r3]
 8002312:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	2207      	movs	r2, #7
 8002318:	4013      	ands	r3, r2
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	220f      	movs	r2, #15
 800231e:	409a      	lsls	r2, r3
 8002320:	0013      	movs	r3, r2
 8002322:	43da      	mvns	r2, r3
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	4013      	ands	r3, r2
 8002328:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	691a      	ldr	r2, [r3, #16]
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	2107      	movs	r1, #7
 8002332:	400b      	ands	r3, r1
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	409a      	lsls	r2, r3
 8002338:	0013      	movs	r3, r2
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	4313      	orrs	r3, r2
 800233e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	08da      	lsrs	r2, r3, #3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3208      	adds	r2, #8
 8002348:	0092      	lsls	r2, r2, #2
 800234a:	6939      	ldr	r1, [r7, #16]
 800234c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	2203      	movs	r2, #3
 800235a:	409a      	lsls	r2, r3
 800235c:	0013      	movs	r3, r2
 800235e:	43da      	mvns	r2, r3
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	4013      	ands	r3, r2
 8002364:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	2203      	movs	r2, #3
 800236c:	401a      	ands	r2, r3
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	409a      	lsls	r2, r3
 8002374:	0013      	movs	r3, r2
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	4313      	orrs	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	23c0      	movs	r3, #192	; 0xc0
 8002388:	029b      	lsls	r3, r3, #10
 800238a:	4013      	ands	r3, r2
 800238c:	d100      	bne.n	8002390 <HAL_GPIO_Init+0x174>
 800238e:	e098      	b.n	80024c2 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002390:	4a53      	ldr	r2, [pc, #332]	; (80024e0 <HAL_GPIO_Init+0x2c4>)
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	089b      	lsrs	r3, r3, #2
 8002396:	3318      	adds	r3, #24
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	589b      	ldr	r3, [r3, r2]
 800239c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	2203      	movs	r2, #3
 80023a2:	4013      	ands	r3, r2
 80023a4:	00db      	lsls	r3, r3, #3
 80023a6:	220f      	movs	r2, #15
 80023a8:	409a      	lsls	r2, r3
 80023aa:	0013      	movs	r3, r2
 80023ac:	43da      	mvns	r2, r3
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	4013      	ands	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	23a0      	movs	r3, #160	; 0xa0
 80023b8:	05db      	lsls	r3, r3, #23
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d019      	beq.n	80023f2 <HAL_GPIO_Init+0x1d6>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a48      	ldr	r2, [pc, #288]	; (80024e4 <HAL_GPIO_Init+0x2c8>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d013      	beq.n	80023ee <HAL_GPIO_Init+0x1d2>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a47      	ldr	r2, [pc, #284]	; (80024e8 <HAL_GPIO_Init+0x2cc>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d00d      	beq.n	80023ea <HAL_GPIO_Init+0x1ce>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a46      	ldr	r2, [pc, #280]	; (80024ec <HAL_GPIO_Init+0x2d0>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d007      	beq.n	80023e6 <HAL_GPIO_Init+0x1ca>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a45      	ldr	r2, [pc, #276]	; (80024f0 <HAL_GPIO_Init+0x2d4>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d101      	bne.n	80023e2 <HAL_GPIO_Init+0x1c6>
 80023de:	2304      	movs	r3, #4
 80023e0:	e008      	b.n	80023f4 <HAL_GPIO_Init+0x1d8>
 80023e2:	2305      	movs	r3, #5
 80023e4:	e006      	b.n	80023f4 <HAL_GPIO_Init+0x1d8>
 80023e6:	2303      	movs	r3, #3
 80023e8:	e004      	b.n	80023f4 <HAL_GPIO_Init+0x1d8>
 80023ea:	2302      	movs	r3, #2
 80023ec:	e002      	b.n	80023f4 <HAL_GPIO_Init+0x1d8>
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <HAL_GPIO_Init+0x1d8>
 80023f2:	2300      	movs	r3, #0
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	2103      	movs	r1, #3
 80023f8:	400a      	ands	r2, r1
 80023fa:	00d2      	lsls	r2, r2, #3
 80023fc:	4093      	lsls	r3, r2
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002404:	4936      	ldr	r1, [pc, #216]	; (80024e0 <HAL_GPIO_Init+0x2c4>)
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	089b      	lsrs	r3, r3, #2
 800240a:	3318      	adds	r3, #24
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	693a      	ldr	r2, [r7, #16]
 8002410:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002412:	4b33      	ldr	r3, [pc, #204]	; (80024e0 <HAL_GPIO_Init+0x2c4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	43da      	mvns	r2, r3
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	4013      	ands	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685a      	ldr	r2, [r3, #4]
 8002426:	2380      	movs	r3, #128	; 0x80
 8002428:	035b      	lsls	r3, r3, #13
 800242a:	4013      	ands	r3, r2
 800242c:	d003      	beq.n	8002436 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	4313      	orrs	r3, r2
 8002434:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002436:	4b2a      	ldr	r3, [pc, #168]	; (80024e0 <HAL_GPIO_Init+0x2c4>)
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800243c:	4b28      	ldr	r3, [pc, #160]	; (80024e0 <HAL_GPIO_Init+0x2c4>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	43da      	mvns	r2, r3
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	4013      	ands	r3, r2
 800244a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685a      	ldr	r2, [r3, #4]
 8002450:	2380      	movs	r3, #128	; 0x80
 8002452:	039b      	lsls	r3, r3, #14
 8002454:	4013      	ands	r3, r2
 8002456:	d003      	beq.n	8002460 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	4313      	orrs	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002460:	4b1f      	ldr	r3, [pc, #124]	; (80024e0 <HAL_GPIO_Init+0x2c4>)
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002466:	4a1e      	ldr	r2, [pc, #120]	; (80024e0 <HAL_GPIO_Init+0x2c4>)
 8002468:	2384      	movs	r3, #132	; 0x84
 800246a:	58d3      	ldr	r3, [r2, r3]
 800246c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	43da      	mvns	r2, r3
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	4013      	ands	r3, r2
 8002476:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	029b      	lsls	r3, r3, #10
 8002480:	4013      	ands	r3, r2
 8002482:	d003      	beq.n	800248c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	4313      	orrs	r3, r2
 800248a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800248c:	4914      	ldr	r1, [pc, #80]	; (80024e0 <HAL_GPIO_Init+0x2c4>)
 800248e:	2284      	movs	r2, #132	; 0x84
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002494:	4a12      	ldr	r2, [pc, #72]	; (80024e0 <HAL_GPIO_Init+0x2c4>)
 8002496:	2380      	movs	r3, #128	; 0x80
 8002498:	58d3      	ldr	r3, [r2, r3]
 800249a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	43da      	mvns	r2, r3
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	4013      	ands	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685a      	ldr	r2, [r3, #4]
 80024aa:	2380      	movs	r3, #128	; 0x80
 80024ac:	025b      	lsls	r3, r3, #9
 80024ae:	4013      	ands	r3, r2
 80024b0:	d003      	beq.n	80024ba <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80024ba:	4909      	ldr	r1, [pc, #36]	; (80024e0 <HAL_GPIO_Init+0x2c4>)
 80024bc:	2280      	movs	r2, #128	; 0x80
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	3301      	adds	r3, #1
 80024c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	40da      	lsrs	r2, r3
 80024d0:	1e13      	subs	r3, r2, #0
 80024d2:	d000      	beq.n	80024d6 <HAL_GPIO_Init+0x2ba>
 80024d4:	e6aa      	b.n	800222c <HAL_GPIO_Init+0x10>
  }
}
 80024d6:	46c0      	nop			; (mov r8, r8)
 80024d8:	46c0      	nop			; (mov r8, r8)
 80024da:	46bd      	mov	sp, r7
 80024dc:	b006      	add	sp, #24
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40021800 	.word	0x40021800
 80024e4:	50000400 	.word	0x50000400
 80024e8:	50000800 	.word	0x50000800
 80024ec:	50000c00 	.word	0x50000c00
 80024f0:	50001000 	.word	0x50001000

080024f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	0008      	movs	r0, r1
 80024fe:	0011      	movs	r1, r2
 8002500:	1cbb      	adds	r3, r7, #2
 8002502:	1c02      	adds	r2, r0, #0
 8002504:	801a      	strh	r2, [r3, #0]
 8002506:	1c7b      	adds	r3, r7, #1
 8002508:	1c0a      	adds	r2, r1, #0
 800250a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800250c:	1c7b      	adds	r3, r7, #1
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d004      	beq.n	800251e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002514:	1cbb      	adds	r3, r7, #2
 8002516:	881a      	ldrh	r2, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800251c:	e003      	b.n	8002526 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800251e:	1cbb      	adds	r3, r7, #2
 8002520:	881a      	ldrh	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	46bd      	mov	sp, r7
 800252a:	b002      	add	sp, #8
 800252c:	bd80      	pop	{r7, pc}
	...

08002530 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002538:	4b19      	ldr	r3, [pc, #100]	; (80025a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a19      	ldr	r2, [pc, #100]	; (80025a4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800253e:	4013      	ands	r3, r2
 8002540:	0019      	movs	r1, r3
 8002542:	4b17      	ldr	r3, [pc, #92]	; (80025a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	430a      	orrs	r2, r1
 8002548:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	2380      	movs	r3, #128	; 0x80
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	429a      	cmp	r2, r3
 8002552:	d11f      	bne.n	8002594 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002554:	4b14      	ldr	r3, [pc, #80]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	0013      	movs	r3, r2
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	189b      	adds	r3, r3, r2
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	4912      	ldr	r1, [pc, #72]	; (80025ac <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002562:	0018      	movs	r0, r3
 8002564:	f7fd fdd8 	bl	8000118 <__udivsi3>
 8002568:	0003      	movs	r3, r0
 800256a:	3301      	adds	r3, #1
 800256c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800256e:	e008      	b.n	8002582 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d003      	beq.n	800257e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	3b01      	subs	r3, #1
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	e001      	b.n	8002582 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e009      	b.n	8002596 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002582:	4b07      	ldr	r3, [pc, #28]	; (80025a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002584:	695a      	ldr	r2, [r3, #20]
 8002586:	2380      	movs	r3, #128	; 0x80
 8002588:	00db      	lsls	r3, r3, #3
 800258a:	401a      	ands	r2, r3
 800258c:	2380      	movs	r3, #128	; 0x80
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	429a      	cmp	r2, r3
 8002592:	d0ed      	beq.n	8002570 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	0018      	movs	r0, r3
 8002598:	46bd      	mov	sp, r7
 800259a:	b004      	add	sp, #16
 800259c:	bd80      	pop	{r7, pc}
 800259e:	46c0      	nop			; (mov r8, r8)
 80025a0:	40007000 	.word	0x40007000
 80025a4:	fffff9ff 	.word	0xfffff9ff
 80025a8:	20000000 	.word	0x20000000
 80025ac:	000f4240 	.word	0x000f4240

080025b0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80025b4:	4b03      	ldr	r3, [pc, #12]	; (80025c4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	23e0      	movs	r3, #224	; 0xe0
 80025ba:	01db      	lsls	r3, r3, #7
 80025bc:	4013      	ands	r3, r2
}
 80025be:	0018      	movs	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	40021000 	.word	0x40021000

080025c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b088      	sub	sp, #32
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d102      	bne.n	80025dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	f000 fb50 	bl	8002c7c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2201      	movs	r2, #1
 80025e2:	4013      	ands	r3, r2
 80025e4:	d100      	bne.n	80025e8 <HAL_RCC_OscConfig+0x20>
 80025e6:	e07c      	b.n	80026e2 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025e8:	4bc3      	ldr	r3, [pc, #780]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	2238      	movs	r2, #56	; 0x38
 80025ee:	4013      	ands	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025f2:	4bc1      	ldr	r3, [pc, #772]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	2203      	movs	r2, #3
 80025f8:	4013      	ands	r3, r2
 80025fa:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	2b10      	cmp	r3, #16
 8002600:	d102      	bne.n	8002608 <HAL_RCC_OscConfig+0x40>
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2b03      	cmp	r3, #3
 8002606:	d002      	beq.n	800260e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	2b08      	cmp	r3, #8
 800260c:	d10b      	bne.n	8002626 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800260e:	4bba      	ldr	r3, [pc, #744]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	2380      	movs	r3, #128	; 0x80
 8002614:	029b      	lsls	r3, r3, #10
 8002616:	4013      	ands	r3, r2
 8002618:	d062      	beq.n	80026e0 <HAL_RCC_OscConfig+0x118>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d15e      	bne.n	80026e0 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e32a      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	2380      	movs	r3, #128	; 0x80
 800262c:	025b      	lsls	r3, r3, #9
 800262e:	429a      	cmp	r2, r3
 8002630:	d107      	bne.n	8002642 <HAL_RCC_OscConfig+0x7a>
 8002632:	4bb1      	ldr	r3, [pc, #708]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	4bb0      	ldr	r3, [pc, #704]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002638:	2180      	movs	r1, #128	; 0x80
 800263a:	0249      	lsls	r1, r1, #9
 800263c:	430a      	orrs	r2, r1
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	e020      	b.n	8002684 <HAL_RCC_OscConfig+0xbc>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	23a0      	movs	r3, #160	; 0xa0
 8002648:	02db      	lsls	r3, r3, #11
 800264a:	429a      	cmp	r2, r3
 800264c:	d10e      	bne.n	800266c <HAL_RCC_OscConfig+0xa4>
 800264e:	4baa      	ldr	r3, [pc, #680]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	4ba9      	ldr	r3, [pc, #676]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002654:	2180      	movs	r1, #128	; 0x80
 8002656:	02c9      	lsls	r1, r1, #11
 8002658:	430a      	orrs	r2, r1
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	4ba6      	ldr	r3, [pc, #664]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	4ba5      	ldr	r3, [pc, #660]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002662:	2180      	movs	r1, #128	; 0x80
 8002664:	0249      	lsls	r1, r1, #9
 8002666:	430a      	orrs	r2, r1
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	e00b      	b.n	8002684 <HAL_RCC_OscConfig+0xbc>
 800266c:	4ba2      	ldr	r3, [pc, #648]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	4ba1      	ldr	r3, [pc, #644]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002672:	49a2      	ldr	r1, [pc, #648]	; (80028fc <HAL_RCC_OscConfig+0x334>)
 8002674:	400a      	ands	r2, r1
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	4b9f      	ldr	r3, [pc, #636]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4b9e      	ldr	r3, [pc, #632]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800267e:	49a0      	ldr	r1, [pc, #640]	; (8002900 <HAL_RCC_OscConfig+0x338>)
 8002680:	400a      	ands	r2, r1
 8002682:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d014      	beq.n	80026b6 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7fe fd08 	bl	80010a0 <HAL_GetTick>
 8002690:	0003      	movs	r3, r0
 8002692:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002694:	e008      	b.n	80026a8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002696:	f7fe fd03 	bl	80010a0 <HAL_GetTick>
 800269a:	0002      	movs	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b64      	cmp	r3, #100	; 0x64
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e2e9      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026a8:	4b93      	ldr	r3, [pc, #588]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	2380      	movs	r3, #128	; 0x80
 80026ae:	029b      	lsls	r3, r3, #10
 80026b0:	4013      	ands	r3, r2
 80026b2:	d0f0      	beq.n	8002696 <HAL_RCC_OscConfig+0xce>
 80026b4:	e015      	b.n	80026e2 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b6:	f7fe fcf3 	bl	80010a0 <HAL_GetTick>
 80026ba:	0003      	movs	r3, r0
 80026bc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026c0:	f7fe fcee 	bl	80010a0 <HAL_GetTick>
 80026c4:	0002      	movs	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b64      	cmp	r3, #100	; 0x64
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e2d4      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026d2:	4b89      	ldr	r3, [pc, #548]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	2380      	movs	r3, #128	; 0x80
 80026d8:	029b      	lsls	r3, r3, #10
 80026da:	4013      	ands	r3, r2
 80026dc:	d1f0      	bne.n	80026c0 <HAL_RCC_OscConfig+0xf8>
 80026de:	e000      	b.n	80026e2 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2202      	movs	r2, #2
 80026e8:	4013      	ands	r3, r2
 80026ea:	d100      	bne.n	80026ee <HAL_RCC_OscConfig+0x126>
 80026ec:	e099      	b.n	8002822 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ee:	4b82      	ldr	r3, [pc, #520]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	2238      	movs	r2, #56	; 0x38
 80026f4:	4013      	ands	r3, r2
 80026f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026f8:	4b7f      	ldr	r3, [pc, #508]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	2203      	movs	r2, #3
 80026fe:	4013      	ands	r3, r2
 8002700:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	2b10      	cmp	r3, #16
 8002706:	d102      	bne.n	800270e <HAL_RCC_OscConfig+0x146>
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d002      	beq.n	8002714 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d135      	bne.n	8002780 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002714:	4b78      	ldr	r3, [pc, #480]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	2380      	movs	r3, #128	; 0x80
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	4013      	ands	r3, r2
 800271e:	d005      	beq.n	800272c <HAL_RCC_OscConfig+0x164>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e2a7      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800272c:	4b72      	ldr	r3, [pc, #456]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	4a74      	ldr	r2, [pc, #464]	; (8002904 <HAL_RCC_OscConfig+0x33c>)
 8002732:	4013      	ands	r3, r2
 8002734:	0019      	movs	r1, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	021a      	lsls	r2, r3, #8
 800273c:	4b6e      	ldr	r3, [pc, #440]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800273e:	430a      	orrs	r2, r1
 8002740:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d112      	bne.n	800276e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002748:	4b6b      	ldr	r3, [pc, #428]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a6e      	ldr	r2, [pc, #440]	; (8002908 <HAL_RCC_OscConfig+0x340>)
 800274e:	4013      	ands	r3, r2
 8002750:	0019      	movs	r1, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	691a      	ldr	r2, [r3, #16]
 8002756:	4b68      	ldr	r3, [pc, #416]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002758:	430a      	orrs	r2, r1
 800275a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800275c:	4b66      	ldr	r3, [pc, #408]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	0adb      	lsrs	r3, r3, #11
 8002762:	2207      	movs	r2, #7
 8002764:	4013      	ands	r3, r2
 8002766:	4a69      	ldr	r2, [pc, #420]	; (800290c <HAL_RCC_OscConfig+0x344>)
 8002768:	40da      	lsrs	r2, r3
 800276a:	4b69      	ldr	r3, [pc, #420]	; (8002910 <HAL_RCC_OscConfig+0x348>)
 800276c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800276e:	4b69      	ldr	r3, [pc, #420]	; (8002914 <HAL_RCC_OscConfig+0x34c>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	0018      	movs	r0, r3
 8002774:	f7fe fc38 	bl	8000fe8 <HAL_InitTick>
 8002778:	1e03      	subs	r3, r0, #0
 800277a:	d051      	beq.n	8002820 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e27d      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d030      	beq.n	80027ea <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002788:	4b5b      	ldr	r3, [pc, #364]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a5e      	ldr	r2, [pc, #376]	; (8002908 <HAL_RCC_OscConfig+0x340>)
 800278e:	4013      	ands	r3, r2
 8002790:	0019      	movs	r1, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691a      	ldr	r2, [r3, #16]
 8002796:	4b58      	ldr	r3, [pc, #352]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002798:	430a      	orrs	r2, r1
 800279a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800279c:	4b56      	ldr	r3, [pc, #344]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	4b55      	ldr	r3, [pc, #340]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80027a2:	2180      	movs	r1, #128	; 0x80
 80027a4:	0049      	lsls	r1, r1, #1
 80027a6:	430a      	orrs	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027aa:	f7fe fc79 	bl	80010a0 <HAL_GetTick>
 80027ae:	0003      	movs	r3, r0
 80027b0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027b4:	f7fe fc74 	bl	80010a0 <HAL_GetTick>
 80027b8:	0002      	movs	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e25a      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027c6:	4b4c      	ldr	r3, [pc, #304]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	2380      	movs	r3, #128	; 0x80
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	4013      	ands	r3, r2
 80027d0:	d0f0      	beq.n	80027b4 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027d2:	4b49      	ldr	r3, [pc, #292]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	4a4b      	ldr	r2, [pc, #300]	; (8002904 <HAL_RCC_OscConfig+0x33c>)
 80027d8:	4013      	ands	r3, r2
 80027da:	0019      	movs	r1, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	021a      	lsls	r2, r3, #8
 80027e2:	4b45      	ldr	r3, [pc, #276]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80027e4:	430a      	orrs	r2, r1
 80027e6:	605a      	str	r2, [r3, #4]
 80027e8:	e01b      	b.n	8002822 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80027ea:	4b43      	ldr	r3, [pc, #268]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	4b42      	ldr	r3, [pc, #264]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80027f0:	4949      	ldr	r1, [pc, #292]	; (8002918 <HAL_RCC_OscConfig+0x350>)
 80027f2:	400a      	ands	r2, r1
 80027f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f6:	f7fe fc53 	bl	80010a0 <HAL_GetTick>
 80027fa:	0003      	movs	r3, r0
 80027fc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002800:	f7fe fc4e 	bl	80010a0 <HAL_GetTick>
 8002804:	0002      	movs	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e234      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002812:	4b39      	ldr	r3, [pc, #228]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	2380      	movs	r3, #128	; 0x80
 8002818:	00db      	lsls	r3, r3, #3
 800281a:	4013      	ands	r3, r2
 800281c:	d1f0      	bne.n	8002800 <HAL_RCC_OscConfig+0x238>
 800281e:	e000      	b.n	8002822 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002820:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2208      	movs	r2, #8
 8002828:	4013      	ands	r3, r2
 800282a:	d047      	beq.n	80028bc <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800282c:	4b32      	ldr	r3, [pc, #200]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2238      	movs	r2, #56	; 0x38
 8002832:	4013      	ands	r3, r2
 8002834:	2b18      	cmp	r3, #24
 8002836:	d10a      	bne.n	800284e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002838:	4b2f      	ldr	r3, [pc, #188]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800283a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800283c:	2202      	movs	r2, #2
 800283e:	4013      	ands	r3, r2
 8002840:	d03c      	beq.n	80028bc <HAL_RCC_OscConfig+0x2f4>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d138      	bne.n	80028bc <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e216      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d019      	beq.n	800288a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002856:	4b28      	ldr	r3, [pc, #160]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002858:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800285a:	4b27      	ldr	r3, [pc, #156]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800285c:	2101      	movs	r1, #1
 800285e:	430a      	orrs	r2, r1
 8002860:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002862:	f7fe fc1d 	bl	80010a0 <HAL_GetTick>
 8002866:	0003      	movs	r3, r0
 8002868:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800286c:	f7fe fc18 	bl	80010a0 <HAL_GetTick>
 8002870:	0002      	movs	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b02      	cmp	r3, #2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e1fe      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800287e:	4b1e      	ldr	r3, [pc, #120]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002880:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002882:	2202      	movs	r2, #2
 8002884:	4013      	ands	r3, r2
 8002886:	d0f1      	beq.n	800286c <HAL_RCC_OscConfig+0x2a4>
 8002888:	e018      	b.n	80028bc <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800288a:	4b1b      	ldr	r3, [pc, #108]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 800288c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800288e:	4b1a      	ldr	r3, [pc, #104]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 8002890:	2101      	movs	r1, #1
 8002892:	438a      	bics	r2, r1
 8002894:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002896:	f7fe fc03 	bl	80010a0 <HAL_GetTick>
 800289a:	0003      	movs	r3, r0
 800289c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a0:	f7fe fbfe 	bl	80010a0 <HAL_GetTick>
 80028a4:	0002      	movs	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e1e4      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028b2:	4b11      	ldr	r3, [pc, #68]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80028b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028b6:	2202      	movs	r2, #2
 80028b8:	4013      	ands	r3, r2
 80028ba:	d1f1      	bne.n	80028a0 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2204      	movs	r2, #4
 80028c2:	4013      	ands	r3, r2
 80028c4:	d100      	bne.n	80028c8 <HAL_RCC_OscConfig+0x300>
 80028c6:	e0c7      	b.n	8002a58 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028c8:	231f      	movs	r3, #31
 80028ca:	18fb      	adds	r3, r7, r3
 80028cc:	2200      	movs	r2, #0
 80028ce:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80028d0:	4b09      	ldr	r3, [pc, #36]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	2238      	movs	r2, #56	; 0x38
 80028d6:	4013      	ands	r3, r2
 80028d8:	2b20      	cmp	r3, #32
 80028da:	d11f      	bne.n	800291c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80028dc:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <HAL_RCC_OscConfig+0x330>)
 80028de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028e0:	2202      	movs	r2, #2
 80028e2:	4013      	ands	r3, r2
 80028e4:	d100      	bne.n	80028e8 <HAL_RCC_OscConfig+0x320>
 80028e6:	e0b7      	b.n	8002a58 <HAL_RCC_OscConfig+0x490>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d000      	beq.n	80028f2 <HAL_RCC_OscConfig+0x32a>
 80028f0:	e0b2      	b.n	8002a58 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e1c2      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	40021000 	.word	0x40021000
 80028fc:	fffeffff 	.word	0xfffeffff
 8002900:	fffbffff 	.word	0xfffbffff
 8002904:	ffff80ff 	.word	0xffff80ff
 8002908:	ffffc7ff 	.word	0xffffc7ff
 800290c:	00f42400 	.word	0x00f42400
 8002910:	20000000 	.word	0x20000000
 8002914:	20000004 	.word	0x20000004
 8002918:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800291c:	4bb5      	ldr	r3, [pc, #724]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 800291e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002920:	2380      	movs	r3, #128	; 0x80
 8002922:	055b      	lsls	r3, r3, #21
 8002924:	4013      	ands	r3, r2
 8002926:	d101      	bne.n	800292c <HAL_RCC_OscConfig+0x364>
 8002928:	2301      	movs	r3, #1
 800292a:	e000      	b.n	800292e <HAL_RCC_OscConfig+0x366>
 800292c:	2300      	movs	r3, #0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d011      	beq.n	8002956 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002932:	4bb0      	ldr	r3, [pc, #704]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002934:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002936:	4baf      	ldr	r3, [pc, #700]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002938:	2180      	movs	r1, #128	; 0x80
 800293a:	0549      	lsls	r1, r1, #21
 800293c:	430a      	orrs	r2, r1
 800293e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002940:	4bac      	ldr	r3, [pc, #688]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002942:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002944:	2380      	movs	r3, #128	; 0x80
 8002946:	055b      	lsls	r3, r3, #21
 8002948:	4013      	ands	r3, r2
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800294e:	231f      	movs	r3, #31
 8002950:	18fb      	adds	r3, r7, r3
 8002952:	2201      	movs	r2, #1
 8002954:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002956:	4ba8      	ldr	r3, [pc, #672]	; (8002bf8 <HAL_RCC_OscConfig+0x630>)
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	2380      	movs	r3, #128	; 0x80
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	4013      	ands	r3, r2
 8002960:	d11a      	bne.n	8002998 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002962:	4ba5      	ldr	r3, [pc, #660]	; (8002bf8 <HAL_RCC_OscConfig+0x630>)
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	4ba4      	ldr	r3, [pc, #656]	; (8002bf8 <HAL_RCC_OscConfig+0x630>)
 8002968:	2180      	movs	r1, #128	; 0x80
 800296a:	0049      	lsls	r1, r1, #1
 800296c:	430a      	orrs	r2, r1
 800296e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002970:	f7fe fb96 	bl	80010a0 <HAL_GetTick>
 8002974:	0003      	movs	r3, r0
 8002976:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002978:	e008      	b.n	800298c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800297a:	f7fe fb91 	bl	80010a0 <HAL_GetTick>
 800297e:	0002      	movs	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d901      	bls.n	800298c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e177      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800298c:	4b9a      	ldr	r3, [pc, #616]	; (8002bf8 <HAL_RCC_OscConfig+0x630>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	2380      	movs	r3, #128	; 0x80
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	4013      	ands	r3, r2
 8002996:	d0f0      	beq.n	800297a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d106      	bne.n	80029ae <HAL_RCC_OscConfig+0x3e6>
 80029a0:	4b94      	ldr	r3, [pc, #592]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 80029a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80029a4:	4b93      	ldr	r3, [pc, #588]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 80029a6:	2101      	movs	r1, #1
 80029a8:	430a      	orrs	r2, r1
 80029aa:	65da      	str	r2, [r3, #92]	; 0x5c
 80029ac:	e01c      	b.n	80029e8 <HAL_RCC_OscConfig+0x420>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	2b05      	cmp	r3, #5
 80029b4:	d10c      	bne.n	80029d0 <HAL_RCC_OscConfig+0x408>
 80029b6:	4b8f      	ldr	r3, [pc, #572]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 80029b8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80029ba:	4b8e      	ldr	r3, [pc, #568]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 80029bc:	2104      	movs	r1, #4
 80029be:	430a      	orrs	r2, r1
 80029c0:	65da      	str	r2, [r3, #92]	; 0x5c
 80029c2:	4b8c      	ldr	r3, [pc, #560]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 80029c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80029c6:	4b8b      	ldr	r3, [pc, #556]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 80029c8:	2101      	movs	r1, #1
 80029ca:	430a      	orrs	r2, r1
 80029cc:	65da      	str	r2, [r3, #92]	; 0x5c
 80029ce:	e00b      	b.n	80029e8 <HAL_RCC_OscConfig+0x420>
 80029d0:	4b88      	ldr	r3, [pc, #544]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 80029d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80029d4:	4b87      	ldr	r3, [pc, #540]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 80029d6:	2101      	movs	r1, #1
 80029d8:	438a      	bics	r2, r1
 80029da:	65da      	str	r2, [r3, #92]	; 0x5c
 80029dc:	4b85      	ldr	r3, [pc, #532]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 80029de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80029e0:	4b84      	ldr	r3, [pc, #528]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 80029e2:	2104      	movs	r1, #4
 80029e4:	438a      	bics	r2, r1
 80029e6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d014      	beq.n	8002a1a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f0:	f7fe fb56 	bl	80010a0 <HAL_GetTick>
 80029f4:	0003      	movs	r3, r0
 80029f6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029f8:	e009      	b.n	8002a0e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029fa:	f7fe fb51 	bl	80010a0 <HAL_GetTick>
 80029fe:	0002      	movs	r2, r0
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	4a7d      	ldr	r2, [pc, #500]	; (8002bfc <HAL_RCC_OscConfig+0x634>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e136      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a0e:	4b79      	ldr	r3, [pc, #484]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002a10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a12:	2202      	movs	r2, #2
 8002a14:	4013      	ands	r3, r2
 8002a16:	d0f0      	beq.n	80029fa <HAL_RCC_OscConfig+0x432>
 8002a18:	e013      	b.n	8002a42 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1a:	f7fe fb41 	bl	80010a0 <HAL_GetTick>
 8002a1e:	0003      	movs	r3, r0
 8002a20:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a22:	e009      	b.n	8002a38 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a24:	f7fe fb3c 	bl	80010a0 <HAL_GetTick>
 8002a28:	0002      	movs	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	4a73      	ldr	r2, [pc, #460]	; (8002bfc <HAL_RCC_OscConfig+0x634>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e121      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a38:	4b6e      	ldr	r3, [pc, #440]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	4013      	ands	r3, r2
 8002a40:	d1f0      	bne.n	8002a24 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002a42:	231f      	movs	r3, #31
 8002a44:	18fb      	adds	r3, r7, r3
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d105      	bne.n	8002a58 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002a4c:	4b69      	ldr	r3, [pc, #420]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002a4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a50:	4b68      	ldr	r3, [pc, #416]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002a52:	496b      	ldr	r1, [pc, #428]	; (8002c00 <HAL_RCC_OscConfig+0x638>)
 8002a54:	400a      	ands	r2, r1
 8002a56:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2220      	movs	r2, #32
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d039      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d01b      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a6a:	4b62      	ldr	r3, [pc, #392]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	4b61      	ldr	r3, [pc, #388]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002a70:	2180      	movs	r1, #128	; 0x80
 8002a72:	03c9      	lsls	r1, r1, #15
 8002a74:	430a      	orrs	r2, r1
 8002a76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a78:	f7fe fb12 	bl	80010a0 <HAL_GetTick>
 8002a7c:	0003      	movs	r3, r0
 8002a7e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a82:	f7fe fb0d 	bl	80010a0 <HAL_GetTick>
 8002a86:	0002      	movs	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e0f3      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002a94:	4b57      	ldr	r3, [pc, #348]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	2380      	movs	r3, #128	; 0x80
 8002a9a:	041b      	lsls	r3, r3, #16
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	d0f0      	beq.n	8002a82 <HAL_RCC_OscConfig+0x4ba>
 8002aa0:	e019      	b.n	8002ad6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002aa2:	4b54      	ldr	r3, [pc, #336]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	4b53      	ldr	r3, [pc, #332]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002aa8:	4956      	ldr	r1, [pc, #344]	; (8002c04 <HAL_RCC_OscConfig+0x63c>)
 8002aaa:	400a      	ands	r2, r1
 8002aac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aae:	f7fe faf7 	bl	80010a0 <HAL_GetTick>
 8002ab2:	0003      	movs	r3, r0
 8002ab4:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ab8:	f7fe faf2 	bl	80010a0 <HAL_GetTick>
 8002abc:	0002      	movs	r2, r0
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e0d8      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002aca:	4b4a      	ldr	r3, [pc, #296]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	2380      	movs	r3, #128	; 0x80
 8002ad0:	041b      	lsls	r3, r3, #16
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d1f0      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d100      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x518>
 8002ade:	e0cc      	b.n	8002c7a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ae0:	4b44      	ldr	r3, [pc, #272]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	2238      	movs	r2, #56	; 0x38
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	2b10      	cmp	r3, #16
 8002aea:	d100      	bne.n	8002aee <HAL_RCC_OscConfig+0x526>
 8002aec:	e07b      	b.n	8002be6 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d156      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002af6:	4b3f      	ldr	r3, [pc, #252]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	4b3e      	ldr	r3, [pc, #248]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002afc:	4942      	ldr	r1, [pc, #264]	; (8002c08 <HAL_RCC_OscConfig+0x640>)
 8002afe:	400a      	ands	r2, r1
 8002b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b02:	f7fe facd 	bl	80010a0 <HAL_GetTick>
 8002b06:	0003      	movs	r3, r0
 8002b08:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b0c:	f7fe fac8 	bl	80010a0 <HAL_GetTick>
 8002b10:	0002      	movs	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e0ae      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b1e:	4b35      	ldr	r3, [pc, #212]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	2380      	movs	r3, #128	; 0x80
 8002b24:	049b      	lsls	r3, r3, #18
 8002b26:	4013      	ands	r3, r2
 8002b28:	d1f0      	bne.n	8002b0c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b2a:	4b32      	ldr	r3, [pc, #200]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	4a37      	ldr	r2, [pc, #220]	; (8002c0c <HAL_RCC_OscConfig+0x644>)
 8002b30:	4013      	ands	r3, r2
 8002b32:	0019      	movs	r1, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3c:	431a      	orrs	r2, r3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b42:	021b      	lsls	r3, r3, #8
 8002b44:	431a      	orrs	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b50:	431a      	orrs	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b56:	431a      	orrs	r2, r3
 8002b58:	4b26      	ldr	r3, [pc, #152]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b5e:	4b25      	ldr	r3, [pc, #148]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	4b24      	ldr	r3, [pc, #144]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002b64:	2180      	movs	r1, #128	; 0x80
 8002b66:	0449      	lsls	r1, r1, #17
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002b6c:	4b21      	ldr	r3, [pc, #132]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002b6e:	68da      	ldr	r2, [r3, #12]
 8002b70:	4b20      	ldr	r3, [pc, #128]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002b72:	2180      	movs	r1, #128	; 0x80
 8002b74:	0549      	lsls	r1, r1, #21
 8002b76:	430a      	orrs	r2, r1
 8002b78:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7a:	f7fe fa91 	bl	80010a0 <HAL_GetTick>
 8002b7e:	0003      	movs	r3, r0
 8002b80:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b82:	e008      	b.n	8002b96 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b84:	f7fe fa8c 	bl	80010a0 <HAL_GetTick>
 8002b88:	0002      	movs	r2, r0
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e072      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b96:	4b17      	ldr	r3, [pc, #92]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	2380      	movs	r3, #128	; 0x80
 8002b9c:	049b      	lsls	r3, r3, #18
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	d0f0      	beq.n	8002b84 <HAL_RCC_OscConfig+0x5bc>
 8002ba2:	e06a      	b.n	8002c7a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ba4:	4b13      	ldr	r3, [pc, #76]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	4b12      	ldr	r3, [pc, #72]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002baa:	4917      	ldr	r1, [pc, #92]	; (8002c08 <HAL_RCC_OscConfig+0x640>)
 8002bac:	400a      	ands	r2, r1
 8002bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb0:	f7fe fa76 	bl	80010a0 <HAL_GetTick>
 8002bb4:	0003      	movs	r3, r0
 8002bb6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bb8:	e008      	b.n	8002bcc <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bba:	f7fe fa71 	bl	80010a0 <HAL_GetTick>
 8002bbe:	0002      	movs	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e057      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bcc:	4b09      	ldr	r3, [pc, #36]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	2380      	movs	r3, #128	; 0x80
 8002bd2:	049b      	lsls	r3, r3, #18
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	d1f0      	bne.n	8002bba <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002bd8:	4b06      	ldr	r3, [pc, #24]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002bda:	68da      	ldr	r2, [r3, #12]
 8002bdc:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <HAL_RCC_OscConfig+0x62c>)
 8002bde:	490c      	ldr	r1, [pc, #48]	; (8002c10 <HAL_RCC_OscConfig+0x648>)
 8002be0:	400a      	ands	r2, r1
 8002be2:	60da      	str	r2, [r3, #12]
 8002be4:	e049      	b.n	8002c7a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a1b      	ldr	r3, [r3, #32]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d112      	bne.n	8002c14 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e044      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
 8002bf2:	46c0      	nop			; (mov r8, r8)
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	40007000 	.word	0x40007000
 8002bfc:	00001388 	.word	0x00001388
 8002c00:	efffffff 	.word	0xefffffff
 8002c04:	ffbfffff 	.word	0xffbfffff
 8002c08:	feffffff 	.word	0xfeffffff
 8002c0c:	11c1808c 	.word	0x11c1808c
 8002c10:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002c14:	4b1b      	ldr	r3, [pc, #108]	; (8002c84 <HAL_RCC_OscConfig+0x6bc>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	2203      	movs	r2, #3
 8002c1e:	401a      	ands	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d126      	bne.n	8002c76 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	2270      	movs	r2, #112	; 0x70
 8002c2c:	401a      	ands	r2, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d11f      	bne.n	8002c76 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c36:	697a      	ldr	r2, [r7, #20]
 8002c38:	23fe      	movs	r3, #254	; 0xfe
 8002c3a:	01db      	lsls	r3, r3, #7
 8002c3c:	401a      	ands	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c42:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d116      	bne.n	8002c76 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	23f8      	movs	r3, #248	; 0xf8
 8002c4c:	039b      	lsls	r3, r3, #14
 8002c4e:	401a      	ands	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d10e      	bne.n	8002c76 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	23e0      	movs	r3, #224	; 0xe0
 8002c5c:	051b      	lsls	r3, r3, #20
 8002c5e:	401a      	ands	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d106      	bne.n	8002c76 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	0f5b      	lsrs	r3, r3, #29
 8002c6c:	075a      	lsls	r2, r3, #29
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d001      	beq.n	8002c7a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e000      	b.n	8002c7c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	0018      	movs	r0, r3
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	b008      	add	sp, #32
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40021000 	.word	0x40021000

08002c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e0e9      	b.n	8002e70 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c9c:	4b76      	ldr	r3, [pc, #472]	; (8002e78 <HAL_RCC_ClockConfig+0x1f0>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2207      	movs	r2, #7
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d91e      	bls.n	8002ce8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002caa:	4b73      	ldr	r3, [pc, #460]	; (8002e78 <HAL_RCC_ClockConfig+0x1f0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2207      	movs	r2, #7
 8002cb0:	4393      	bics	r3, r2
 8002cb2:	0019      	movs	r1, r3
 8002cb4:	4b70      	ldr	r3, [pc, #448]	; (8002e78 <HAL_RCC_ClockConfig+0x1f0>)
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002cbc:	f7fe f9f0 	bl	80010a0 <HAL_GetTick>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cc4:	e009      	b.n	8002cda <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc6:	f7fe f9eb 	bl	80010a0 <HAL_GetTick>
 8002cca:	0002      	movs	r2, r0
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	4a6a      	ldr	r2, [pc, #424]	; (8002e7c <HAL_RCC_ClockConfig+0x1f4>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e0ca      	b.n	8002e70 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cda:	4b67      	ldr	r3, [pc, #412]	; (8002e78 <HAL_RCC_ClockConfig+0x1f0>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2207      	movs	r2, #7
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d1ee      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2202      	movs	r2, #2
 8002cee:	4013      	ands	r3, r2
 8002cf0:	d015      	beq.n	8002d1e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2204      	movs	r2, #4
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	d006      	beq.n	8002d0a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002cfc:	4b60      	ldr	r3, [pc, #384]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	4b5f      	ldr	r3, [pc, #380]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002d02:	21e0      	movs	r1, #224	; 0xe0
 8002d04:	01c9      	lsls	r1, r1, #7
 8002d06:	430a      	orrs	r2, r1
 8002d08:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d0a:	4b5d      	ldr	r3, [pc, #372]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	4a5d      	ldr	r2, [pc, #372]	; (8002e84 <HAL_RCC_ClockConfig+0x1fc>)
 8002d10:	4013      	ands	r3, r2
 8002d12:	0019      	movs	r1, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	4b59      	ldr	r3, [pc, #356]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2201      	movs	r2, #1
 8002d24:	4013      	ands	r3, r2
 8002d26:	d057      	beq.n	8002dd8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d107      	bne.n	8002d40 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d30:	4b53      	ldr	r3, [pc, #332]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	2380      	movs	r3, #128	; 0x80
 8002d36:	029b      	lsls	r3, r3, #10
 8002d38:	4013      	ands	r3, r2
 8002d3a:	d12b      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e097      	b.n	8002e70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d107      	bne.n	8002d58 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d48:	4b4d      	ldr	r3, [pc, #308]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	2380      	movs	r3, #128	; 0x80
 8002d4e:	049b      	lsls	r3, r3, #18
 8002d50:	4013      	ands	r3, r2
 8002d52:	d11f      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e08b      	b.n	8002e70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d107      	bne.n	8002d70 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d60:	4b47      	ldr	r3, [pc, #284]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	2380      	movs	r3, #128	; 0x80
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	4013      	ands	r3, r2
 8002d6a:	d113      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e07f      	b.n	8002e70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d106      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d78:	4b41      	ldr	r3, [pc, #260]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002d7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d7c:	2202      	movs	r2, #2
 8002d7e:	4013      	ands	r3, r2
 8002d80:	d108      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e074      	b.n	8002e70 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d86:	4b3e      	ldr	r3, [pc, #248]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002d88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	d101      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e06d      	b.n	8002e70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d94:	4b3a      	ldr	r3, [pc, #232]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	2207      	movs	r2, #7
 8002d9a:	4393      	bics	r3, r2
 8002d9c:	0019      	movs	r1, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	4b37      	ldr	r3, [pc, #220]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002da4:	430a      	orrs	r2, r1
 8002da6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002da8:	f7fe f97a 	bl	80010a0 <HAL_GetTick>
 8002dac:	0003      	movs	r3, r0
 8002dae:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002db0:	e009      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002db2:	f7fe f975 	bl	80010a0 <HAL_GetTick>
 8002db6:	0002      	movs	r2, r0
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	4a2f      	ldr	r2, [pc, #188]	; (8002e7c <HAL_RCC_ClockConfig+0x1f4>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e054      	b.n	8002e70 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc6:	4b2e      	ldr	r3, [pc, #184]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2238      	movs	r2, #56	; 0x38
 8002dcc:	401a      	ands	r2, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d1ec      	bne.n	8002db2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dd8:	4b27      	ldr	r3, [pc, #156]	; (8002e78 <HAL_RCC_ClockConfig+0x1f0>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2207      	movs	r2, #7
 8002dde:	4013      	ands	r3, r2
 8002de0:	683a      	ldr	r2, [r7, #0]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d21e      	bcs.n	8002e24 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002de6:	4b24      	ldr	r3, [pc, #144]	; (8002e78 <HAL_RCC_ClockConfig+0x1f0>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2207      	movs	r2, #7
 8002dec:	4393      	bics	r3, r2
 8002dee:	0019      	movs	r1, r3
 8002df0:	4b21      	ldr	r3, [pc, #132]	; (8002e78 <HAL_RCC_ClockConfig+0x1f0>)
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002df8:	f7fe f952 	bl	80010a0 <HAL_GetTick>
 8002dfc:	0003      	movs	r3, r0
 8002dfe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e00:	e009      	b.n	8002e16 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e02:	f7fe f94d 	bl	80010a0 <HAL_GetTick>
 8002e06:	0002      	movs	r2, r0
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	4a1b      	ldr	r2, [pc, #108]	; (8002e7c <HAL_RCC_ClockConfig+0x1f4>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e02c      	b.n	8002e70 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e16:	4b18      	ldr	r3, [pc, #96]	; (8002e78 <HAL_RCC_ClockConfig+0x1f0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2207      	movs	r2, #7
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d1ee      	bne.n	8002e02 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2204      	movs	r2, #4
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d009      	beq.n	8002e42 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002e2e:	4b14      	ldr	r3, [pc, #80]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	4a15      	ldr	r2, [pc, #84]	; (8002e88 <HAL_RCC_ClockConfig+0x200>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	0019      	movs	r1, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68da      	ldr	r2, [r3, #12]
 8002e3c:	4b10      	ldr	r3, [pc, #64]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002e42:	f000 f829 	bl	8002e98 <HAL_RCC_GetSysClockFreq>
 8002e46:	0001      	movs	r1, r0
 8002e48:	4b0d      	ldr	r3, [pc, #52]	; (8002e80 <HAL_RCC_ClockConfig+0x1f8>)
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	0a1b      	lsrs	r3, r3, #8
 8002e4e:	220f      	movs	r2, #15
 8002e50:	401a      	ands	r2, r3
 8002e52:	4b0e      	ldr	r3, [pc, #56]	; (8002e8c <HAL_RCC_ClockConfig+0x204>)
 8002e54:	0092      	lsls	r2, r2, #2
 8002e56:	58d3      	ldr	r3, [r2, r3]
 8002e58:	221f      	movs	r2, #31
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	000a      	movs	r2, r1
 8002e5e:	40da      	lsrs	r2, r3
 8002e60:	4b0b      	ldr	r3, [pc, #44]	; (8002e90 <HAL_RCC_ClockConfig+0x208>)
 8002e62:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002e64:	4b0b      	ldr	r3, [pc, #44]	; (8002e94 <HAL_RCC_ClockConfig+0x20c>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	0018      	movs	r0, r3
 8002e6a:	f7fe f8bd 	bl	8000fe8 <HAL_InitTick>
 8002e6e:	0003      	movs	r3, r0
}
 8002e70:	0018      	movs	r0, r3
 8002e72:	46bd      	mov	sp, r7
 8002e74:	b004      	add	sp, #16
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40022000 	.word	0x40022000
 8002e7c:	00001388 	.word	0x00001388
 8002e80:	40021000 	.word	0x40021000
 8002e84:	fffff0ff 	.word	0xfffff0ff
 8002e88:	ffff8fff 	.word	0xffff8fff
 8002e8c:	08006328 	.word	0x08006328
 8002e90:	20000000 	.word	0x20000000
 8002e94:	20000004 	.word	0x20000004

08002e98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e9e:	4b3c      	ldr	r3, [pc, #240]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	2238      	movs	r2, #56	; 0x38
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	d10f      	bne.n	8002ec8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002ea8:	4b39      	ldr	r3, [pc, #228]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	0adb      	lsrs	r3, r3, #11
 8002eae:	2207      	movs	r2, #7
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	409a      	lsls	r2, r3
 8002eb6:	0013      	movs	r3, r2
 8002eb8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002eba:	6839      	ldr	r1, [r7, #0]
 8002ebc:	4835      	ldr	r0, [pc, #212]	; (8002f94 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002ebe:	f7fd f92b 	bl	8000118 <__udivsi3>
 8002ec2:	0003      	movs	r3, r0
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	e05d      	b.n	8002f84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ec8:	4b31      	ldr	r3, [pc, #196]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	2238      	movs	r2, #56	; 0x38
 8002ece:	4013      	ands	r3, r2
 8002ed0:	2b08      	cmp	r3, #8
 8002ed2:	d102      	bne.n	8002eda <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ed4:	4b30      	ldr	r3, [pc, #192]	; (8002f98 <HAL_RCC_GetSysClockFreq+0x100>)
 8002ed6:	613b      	str	r3, [r7, #16]
 8002ed8:	e054      	b.n	8002f84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eda:	4b2d      	ldr	r3, [pc, #180]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	2238      	movs	r2, #56	; 0x38
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	2b10      	cmp	r3, #16
 8002ee4:	d138      	bne.n	8002f58 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002ee6:	4b2a      	ldr	r3, [pc, #168]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	2203      	movs	r2, #3
 8002eec:	4013      	ands	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ef0:	4b27      	ldr	r3, [pc, #156]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	091b      	lsrs	r3, r3, #4
 8002ef6:	2207      	movs	r2, #7
 8002ef8:	4013      	ands	r3, r2
 8002efa:	3301      	adds	r3, #1
 8002efc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2b03      	cmp	r3, #3
 8002f02:	d10d      	bne.n	8002f20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f04:	68b9      	ldr	r1, [r7, #8]
 8002f06:	4824      	ldr	r0, [pc, #144]	; (8002f98 <HAL_RCC_GetSysClockFreq+0x100>)
 8002f08:	f7fd f906 	bl	8000118 <__udivsi3>
 8002f0c:	0003      	movs	r3, r0
 8002f0e:	0019      	movs	r1, r3
 8002f10:	4b1f      	ldr	r3, [pc, #124]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	0a1b      	lsrs	r3, r3, #8
 8002f16:	227f      	movs	r2, #127	; 0x7f
 8002f18:	4013      	ands	r3, r2
 8002f1a:	434b      	muls	r3, r1
 8002f1c:	617b      	str	r3, [r7, #20]
        break;
 8002f1e:	e00d      	b.n	8002f3c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002f20:	68b9      	ldr	r1, [r7, #8]
 8002f22:	481c      	ldr	r0, [pc, #112]	; (8002f94 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002f24:	f7fd f8f8 	bl	8000118 <__udivsi3>
 8002f28:	0003      	movs	r3, r0
 8002f2a:	0019      	movs	r1, r3
 8002f2c:	4b18      	ldr	r3, [pc, #96]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	0a1b      	lsrs	r3, r3, #8
 8002f32:	227f      	movs	r2, #127	; 0x7f
 8002f34:	4013      	ands	r3, r2
 8002f36:	434b      	muls	r3, r1
 8002f38:	617b      	str	r3, [r7, #20]
        break;
 8002f3a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002f3c:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	0f5b      	lsrs	r3, r3, #29
 8002f42:	2207      	movs	r2, #7
 8002f44:	4013      	ands	r3, r2
 8002f46:	3301      	adds	r3, #1
 8002f48:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	6978      	ldr	r0, [r7, #20]
 8002f4e:	f7fd f8e3 	bl	8000118 <__udivsi3>
 8002f52:	0003      	movs	r3, r0
 8002f54:	613b      	str	r3, [r7, #16]
 8002f56:	e015      	b.n	8002f84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002f58:	4b0d      	ldr	r3, [pc, #52]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	2238      	movs	r2, #56	; 0x38
 8002f5e:	4013      	ands	r3, r2
 8002f60:	2b20      	cmp	r3, #32
 8002f62:	d103      	bne.n	8002f6c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002f64:	2380      	movs	r3, #128	; 0x80
 8002f66:	021b      	lsls	r3, r3, #8
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	e00b      	b.n	8002f84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002f6c:	4b08      	ldr	r3, [pc, #32]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	2238      	movs	r2, #56	; 0x38
 8002f72:	4013      	ands	r3, r2
 8002f74:	2b18      	cmp	r3, #24
 8002f76:	d103      	bne.n	8002f80 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002f78:	23fa      	movs	r3, #250	; 0xfa
 8002f7a:	01db      	lsls	r3, r3, #7
 8002f7c:	613b      	str	r3, [r7, #16]
 8002f7e:	e001      	b.n	8002f84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002f80:	2300      	movs	r3, #0
 8002f82:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002f84:	693b      	ldr	r3, [r7, #16]
}
 8002f86:	0018      	movs	r0, r3
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	b006      	add	sp, #24
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	46c0      	nop			; (mov r8, r8)
 8002f90:	40021000 	.word	0x40021000
 8002f94:	00f42400 	.word	0x00f42400
 8002f98:	007a1200 	.word	0x007a1200

08002f9c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fa0:	4b02      	ldr	r3, [pc, #8]	; (8002fac <HAL_RCC_GetHCLKFreq+0x10>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
}
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	46c0      	nop			; (mov r8, r8)
 8002fac:	20000000 	.word	0x20000000

08002fb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fb0:	b5b0      	push	{r4, r5, r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002fb4:	f7ff fff2 	bl	8002f9c <HAL_RCC_GetHCLKFreq>
 8002fb8:	0004      	movs	r4, r0
 8002fba:	f7ff faf9 	bl	80025b0 <LL_RCC_GetAPB1Prescaler>
 8002fbe:	0003      	movs	r3, r0
 8002fc0:	0b1a      	lsrs	r2, r3, #12
 8002fc2:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002fc4:	0092      	lsls	r2, r2, #2
 8002fc6:	58d3      	ldr	r3, [r2, r3]
 8002fc8:	221f      	movs	r2, #31
 8002fca:	4013      	ands	r3, r2
 8002fcc:	40dc      	lsrs	r4, r3
 8002fce:	0023      	movs	r3, r4
}
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bdb0      	pop	{r4, r5, r7, pc}
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	08006368 	.word	0x08006368

08002fdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002fe4:	2313      	movs	r3, #19
 8002fe6:	18fb      	adds	r3, r7, r3
 8002fe8:	2200      	movs	r2, #0
 8002fea:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fec:	2312      	movs	r3, #18
 8002fee:	18fb      	adds	r3, r7, r3
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	2380      	movs	r3, #128	; 0x80
 8002ffa:	029b      	lsls	r3, r3, #10
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	d100      	bne.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003000:	e0ad      	b.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003002:	2011      	movs	r0, #17
 8003004:	183b      	adds	r3, r7, r0
 8003006:	2200      	movs	r2, #0
 8003008:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800300a:	4b47      	ldr	r3, [pc, #284]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800300c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800300e:	2380      	movs	r3, #128	; 0x80
 8003010:	055b      	lsls	r3, r3, #21
 8003012:	4013      	ands	r3, r2
 8003014:	d110      	bne.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003016:	4b44      	ldr	r3, [pc, #272]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003018:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800301a:	4b43      	ldr	r3, [pc, #268]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800301c:	2180      	movs	r1, #128	; 0x80
 800301e:	0549      	lsls	r1, r1, #21
 8003020:	430a      	orrs	r2, r1
 8003022:	63da      	str	r2, [r3, #60]	; 0x3c
 8003024:	4b40      	ldr	r3, [pc, #256]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003026:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003028:	2380      	movs	r3, #128	; 0x80
 800302a:	055b      	lsls	r3, r3, #21
 800302c:	4013      	ands	r3, r2
 800302e:	60bb      	str	r3, [r7, #8]
 8003030:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003032:	183b      	adds	r3, r7, r0
 8003034:	2201      	movs	r2, #1
 8003036:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003038:	4b3c      	ldr	r3, [pc, #240]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4b3b      	ldr	r3, [pc, #236]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800303e:	2180      	movs	r1, #128	; 0x80
 8003040:	0049      	lsls	r1, r1, #1
 8003042:	430a      	orrs	r2, r1
 8003044:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003046:	f7fe f82b 	bl	80010a0 <HAL_GetTick>
 800304a:	0003      	movs	r3, r0
 800304c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800304e:	e00b      	b.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003050:	f7fe f826 	bl	80010a0 <HAL_GetTick>
 8003054:	0002      	movs	r2, r0
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d904      	bls.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800305e:	2313      	movs	r3, #19
 8003060:	18fb      	adds	r3, r7, r3
 8003062:	2203      	movs	r2, #3
 8003064:	701a      	strb	r2, [r3, #0]
        break;
 8003066:	e005      	b.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003068:	4b30      	ldr	r3, [pc, #192]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	2380      	movs	r3, #128	; 0x80
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	4013      	ands	r3, r2
 8003072:	d0ed      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003074:	2313      	movs	r3, #19
 8003076:	18fb      	adds	r3, r7, r3
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d15e      	bne.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800307e:	4b2a      	ldr	r3, [pc, #168]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003080:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003082:	23c0      	movs	r3, #192	; 0xc0
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	4013      	ands	r3, r2
 8003088:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d019      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	429a      	cmp	r2, r3
 8003098:	d014      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800309a:	4b23      	ldr	r3, [pc, #140]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800309c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800309e:	4a24      	ldr	r2, [pc, #144]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80030a0:	4013      	ands	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80030a4:	4b20      	ldr	r3, [pc, #128]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80030a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030a8:	4b1f      	ldr	r3, [pc, #124]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80030aa:	2180      	movs	r1, #128	; 0x80
 80030ac:	0249      	lsls	r1, r1, #9
 80030ae:	430a      	orrs	r2, r1
 80030b0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030b2:	4b1d      	ldr	r3, [pc, #116]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80030b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030b6:	4b1c      	ldr	r3, [pc, #112]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80030b8:	491e      	ldr	r1, [pc, #120]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80030ba:	400a      	ands	r2, r1
 80030bc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030be:	4b1a      	ldr	r3, [pc, #104]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	2201      	movs	r2, #1
 80030c8:	4013      	ands	r3, r2
 80030ca:	d016      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fd ffe8 	bl	80010a0 <HAL_GetTick>
 80030d0:	0003      	movs	r3, r0
 80030d2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030d4:	e00c      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030d6:	f7fd ffe3 	bl	80010a0 <HAL_GetTick>
 80030da:	0002      	movs	r2, r0
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	4a15      	ldr	r2, [pc, #84]	; (8003138 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d904      	bls.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80030e6:	2313      	movs	r3, #19
 80030e8:	18fb      	adds	r3, r7, r3
 80030ea:	2203      	movs	r2, #3
 80030ec:	701a      	strb	r2, [r3, #0]
            break;
 80030ee:	e004      	b.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030f0:	4b0d      	ldr	r3, [pc, #52]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80030f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030f4:	2202      	movs	r2, #2
 80030f6:	4013      	ands	r3, r2
 80030f8:	d0ed      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80030fa:	2313      	movs	r3, #19
 80030fc:	18fb      	adds	r3, r7, r3
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d10a      	bne.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003104:	4b08      	ldr	r3, [pc, #32]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003108:	4a09      	ldr	r2, [pc, #36]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800310a:	4013      	ands	r3, r2
 800310c:	0019      	movs	r1, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003112:	4b05      	ldr	r3, [pc, #20]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003114:	430a      	orrs	r2, r1
 8003116:	65da      	str	r2, [r3, #92]	; 0x5c
 8003118:	e016      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800311a:	2312      	movs	r3, #18
 800311c:	18fb      	adds	r3, r7, r3
 800311e:	2213      	movs	r2, #19
 8003120:	18ba      	adds	r2, r7, r2
 8003122:	7812      	ldrb	r2, [r2, #0]
 8003124:	701a      	strb	r2, [r3, #0]
 8003126:	e00f      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003128:	40021000 	.word	0x40021000
 800312c:	40007000 	.word	0x40007000
 8003130:	fffffcff 	.word	0xfffffcff
 8003134:	fffeffff 	.word	0xfffeffff
 8003138:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800313c:	2312      	movs	r3, #18
 800313e:	18fb      	adds	r3, r7, r3
 8003140:	2213      	movs	r2, #19
 8003142:	18ba      	adds	r2, r7, r2
 8003144:	7812      	ldrb	r2, [r2, #0]
 8003146:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003148:	2311      	movs	r3, #17
 800314a:	18fb      	adds	r3, r7, r3
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d105      	bne.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003152:	4bb6      	ldr	r3, [pc, #728]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003154:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003156:	4bb5      	ldr	r3, [pc, #724]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003158:	49b5      	ldr	r1, [pc, #724]	; (8003430 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800315a:	400a      	ands	r2, r1
 800315c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2201      	movs	r2, #1
 8003164:	4013      	ands	r3, r2
 8003166:	d009      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003168:	4bb0      	ldr	r3, [pc, #704]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800316a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800316c:	2203      	movs	r2, #3
 800316e:	4393      	bics	r3, r2
 8003170:	0019      	movs	r1, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	4bad      	ldr	r3, [pc, #692]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003178:	430a      	orrs	r2, r1
 800317a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2202      	movs	r2, #2
 8003182:	4013      	ands	r3, r2
 8003184:	d009      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003186:	4ba9      	ldr	r3, [pc, #676]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800318a:	220c      	movs	r2, #12
 800318c:	4393      	bics	r3, r2
 800318e:	0019      	movs	r1, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	4ba5      	ldr	r3, [pc, #660]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003196:	430a      	orrs	r2, r1
 8003198:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2204      	movs	r2, #4
 80031a0:	4013      	ands	r3, r2
 80031a2:	d009      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031a4:	4ba1      	ldr	r3, [pc, #644]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a8:	2230      	movs	r2, #48	; 0x30
 80031aa:	4393      	bics	r3, r2
 80031ac:	0019      	movs	r1, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	4b9e      	ldr	r3, [pc, #632]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031b4:	430a      	orrs	r2, r1
 80031b6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2210      	movs	r2, #16
 80031be:	4013      	ands	r3, r2
 80031c0:	d009      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031c2:	4b9a      	ldr	r3, [pc, #616]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c6:	4a9b      	ldr	r2, [pc, #620]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80031c8:	4013      	ands	r3, r2
 80031ca:	0019      	movs	r1, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	691a      	ldr	r2, [r3, #16]
 80031d0:	4b96      	ldr	r3, [pc, #600]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031d2:	430a      	orrs	r2, r1
 80031d4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	2380      	movs	r3, #128	; 0x80
 80031dc:	015b      	lsls	r3, r3, #5
 80031de:	4013      	ands	r3, r2
 80031e0:	d009      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80031e2:	4b92      	ldr	r3, [pc, #584]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031e6:	4a94      	ldr	r2, [pc, #592]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80031e8:	4013      	ands	r3, r2
 80031ea:	0019      	movs	r1, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	695a      	ldr	r2, [r3, #20]
 80031f0:	4b8e      	ldr	r3, [pc, #568]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031f2:	430a      	orrs	r2, r1
 80031f4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	2380      	movs	r3, #128	; 0x80
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4013      	ands	r3, r2
 8003200:	d009      	beq.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003202:	4b8a      	ldr	r3, [pc, #552]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003206:	4a8d      	ldr	r2, [pc, #564]	; (800343c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8003208:	4013      	ands	r3, r2
 800320a:	0019      	movs	r1, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003210:	4b86      	ldr	r3, [pc, #536]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003212:	430a      	orrs	r2, r1
 8003214:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	2380      	movs	r3, #128	; 0x80
 800321c:	00db      	lsls	r3, r3, #3
 800321e:	4013      	ands	r3, r2
 8003220:	d009      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003222:	4b82      	ldr	r3, [pc, #520]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003226:	4a86      	ldr	r2, [pc, #536]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8003228:	4013      	ands	r3, r2
 800322a:	0019      	movs	r1, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003230:	4b7e      	ldr	r3, [pc, #504]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003232:	430a      	orrs	r2, r1
 8003234:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2220      	movs	r2, #32
 800323c:	4013      	ands	r3, r2
 800323e:	d009      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003240:	4b7a      	ldr	r3, [pc, #488]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003242:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003244:	4a7f      	ldr	r2, [pc, #508]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003246:	4013      	ands	r3, r2
 8003248:	0019      	movs	r1, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	699a      	ldr	r2, [r3, #24]
 800324e:	4b77      	ldr	r3, [pc, #476]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003250:	430a      	orrs	r2, r1
 8003252:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2240      	movs	r2, #64	; 0x40
 800325a:	4013      	ands	r3, r2
 800325c:	d009      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800325e:	4b73      	ldr	r3, [pc, #460]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003262:	4a79      	ldr	r2, [pc, #484]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8003264:	4013      	ands	r3, r2
 8003266:	0019      	movs	r1, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	69da      	ldr	r2, [r3, #28]
 800326c:	4b6f      	ldr	r3, [pc, #444]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800326e:	430a      	orrs	r2, r1
 8003270:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	2380      	movs	r3, #128	; 0x80
 8003278:	01db      	lsls	r3, r3, #7
 800327a:	4013      	ands	r3, r2
 800327c:	d015      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800327e:	4b6b      	ldr	r3, [pc, #428]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	0899      	lsrs	r1, r3, #2
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800328a:	4b68      	ldr	r3, [pc, #416]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800328c:	430a      	orrs	r2, r1
 800328e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003294:	2380      	movs	r3, #128	; 0x80
 8003296:	05db      	lsls	r3, r3, #23
 8003298:	429a      	cmp	r2, r3
 800329a:	d106      	bne.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800329c:	4b63      	ldr	r3, [pc, #396]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800329e:	68da      	ldr	r2, [r3, #12]
 80032a0:	4b62      	ldr	r3, [pc, #392]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032a2:	2180      	movs	r1, #128	; 0x80
 80032a4:	0249      	lsls	r1, r1, #9
 80032a6:	430a      	orrs	r2, r1
 80032a8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	2380      	movs	r3, #128	; 0x80
 80032b0:	031b      	lsls	r3, r3, #12
 80032b2:	4013      	ands	r3, r2
 80032b4:	d009      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80032b6:	4b5d      	ldr	r3, [pc, #372]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ba:	2240      	movs	r2, #64	; 0x40
 80032bc:	4393      	bics	r3, r2
 80032be:	0019      	movs	r1, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032c4:	4b59      	ldr	r3, [pc, #356]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032c6:	430a      	orrs	r2, r1
 80032c8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	2380      	movs	r3, #128	; 0x80
 80032d0:	039b      	lsls	r3, r3, #14
 80032d2:	4013      	ands	r3, r2
 80032d4:	d016      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80032d6:	4b55      	ldr	r3, [pc, #340]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032da:	4a5c      	ldr	r2, [pc, #368]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80032dc:	4013      	ands	r3, r2
 80032de:	0019      	movs	r1, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032e4:	4b51      	ldr	r3, [pc, #324]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032e6:	430a      	orrs	r2, r1
 80032e8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032ee:	2380      	movs	r3, #128	; 0x80
 80032f0:	03db      	lsls	r3, r3, #15
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d106      	bne.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80032f6:	4b4d      	ldr	r3, [pc, #308]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	4b4c      	ldr	r3, [pc, #304]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032fc:	2180      	movs	r1, #128	; 0x80
 80032fe:	0449      	lsls	r1, r1, #17
 8003300:	430a      	orrs	r2, r1
 8003302:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	2380      	movs	r3, #128	; 0x80
 800330a:	03db      	lsls	r3, r3, #15
 800330c:	4013      	ands	r3, r2
 800330e:	d016      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003310:	4b46      	ldr	r3, [pc, #280]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003314:	4a4e      	ldr	r2, [pc, #312]	; (8003450 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003316:	4013      	ands	r3, r2
 8003318:	0019      	movs	r1, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800331e:	4b43      	ldr	r3, [pc, #268]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003320:	430a      	orrs	r2, r1
 8003322:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003328:	2380      	movs	r3, #128	; 0x80
 800332a:	045b      	lsls	r3, r3, #17
 800332c:	429a      	cmp	r2, r3
 800332e:	d106      	bne.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003330:	4b3e      	ldr	r3, [pc, #248]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003332:	68da      	ldr	r2, [r3, #12]
 8003334:	4b3d      	ldr	r3, [pc, #244]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003336:	2180      	movs	r1, #128	; 0x80
 8003338:	0449      	lsls	r1, r1, #17
 800333a:	430a      	orrs	r2, r1
 800333c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	2380      	movs	r3, #128	; 0x80
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	4013      	ands	r3, r2
 8003348:	d014      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800334a:	4b38      	ldr	r3, [pc, #224]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800334c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800334e:	2203      	movs	r2, #3
 8003350:	4393      	bics	r3, r2
 8003352:	0019      	movs	r1, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1a      	ldr	r2, [r3, #32]
 8003358:	4b34      	ldr	r3, [pc, #208]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800335a:	430a      	orrs	r2, r1
 800335c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d106      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003366:	4b31      	ldr	r3, [pc, #196]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003368:	68da      	ldr	r2, [r3, #12]
 800336a:	4b30      	ldr	r3, [pc, #192]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800336c:	2180      	movs	r1, #128	; 0x80
 800336e:	0249      	lsls	r1, r1, #9
 8003370:	430a      	orrs	r2, r1
 8003372:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	2380      	movs	r3, #128	; 0x80
 800337a:	019b      	lsls	r3, r3, #6
 800337c:	4013      	ands	r3, r2
 800337e:	d014      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003380:	4b2a      	ldr	r3, [pc, #168]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003382:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003384:	220c      	movs	r2, #12
 8003386:	4393      	bics	r3, r2
 8003388:	0019      	movs	r1, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800338e:	4b27      	ldr	r3, [pc, #156]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003390:	430a      	orrs	r2, r1
 8003392:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003398:	2b04      	cmp	r3, #4
 800339a:	d106      	bne.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800339c:	4b23      	ldr	r3, [pc, #140]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800339e:	68da      	ldr	r2, [r3, #12]
 80033a0:	4b22      	ldr	r3, [pc, #136]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033a2:	2180      	movs	r1, #128	; 0x80
 80033a4:	0249      	lsls	r1, r1, #9
 80033a6:	430a      	orrs	r2, r1
 80033a8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	2380      	movs	r3, #128	; 0x80
 80033b0:	045b      	lsls	r3, r3, #17
 80033b2:	4013      	ands	r3, r2
 80033b4:	d016      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033b6:	4b1d      	ldr	r3, [pc, #116]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ba:	4a22      	ldr	r2, [pc, #136]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80033bc:	4013      	ands	r3, r2
 80033be:	0019      	movs	r1, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033c4:	4b19      	ldr	r3, [pc, #100]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033c6:	430a      	orrs	r2, r1
 80033c8:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033ce:	2380      	movs	r3, #128	; 0x80
 80033d0:	019b      	lsls	r3, r3, #6
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d106      	bne.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80033d6:	4b15      	ldr	r3, [pc, #84]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033d8:	68da      	ldr	r2, [r3, #12]
 80033da:	4b14      	ldr	r3, [pc, #80]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033dc:	2180      	movs	r1, #128	; 0x80
 80033de:	0449      	lsls	r1, r1, #17
 80033e0:	430a      	orrs	r2, r1
 80033e2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	2380      	movs	r3, #128	; 0x80
 80033ea:	049b      	lsls	r3, r3, #18
 80033ec:	4013      	ands	r3, r2
 80033ee:	d016      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80033f0:	4b0e      	ldr	r3, [pc, #56]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f4:	4a10      	ldr	r2, [pc, #64]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	0019      	movs	r1, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033fe:	4b0b      	ldr	r3, [pc, #44]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003400:	430a      	orrs	r2, r1
 8003402:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003408:	2380      	movs	r3, #128	; 0x80
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	429a      	cmp	r2, r3
 800340e:	d106      	bne.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003410:	4b06      	ldr	r3, [pc, #24]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003412:	68da      	ldr	r2, [r3, #12]
 8003414:	4b05      	ldr	r3, [pc, #20]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003416:	2180      	movs	r1, #128	; 0x80
 8003418:	0449      	lsls	r1, r1, #17
 800341a:	430a      	orrs	r2, r1
 800341c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800341e:	2312      	movs	r3, #18
 8003420:	18fb      	adds	r3, r7, r3
 8003422:	781b      	ldrb	r3, [r3, #0]
}
 8003424:	0018      	movs	r0, r3
 8003426:	46bd      	mov	sp, r7
 8003428:	b006      	add	sp, #24
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40021000 	.word	0x40021000
 8003430:	efffffff 	.word	0xefffffff
 8003434:	fffff3ff 	.word	0xfffff3ff
 8003438:	fffffcff 	.word	0xfffffcff
 800343c:	fff3ffff 	.word	0xfff3ffff
 8003440:	ffcfffff 	.word	0xffcfffff
 8003444:	ffffcfff 	.word	0xffffcfff
 8003448:	ffff3fff 	.word	0xffff3fff
 800344c:	ffbfffff 	.word	0xffbfffff
 8003450:	feffffff 	.word	0xfeffffff

08003454 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e046      	b.n	80034f4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2288      	movs	r2, #136	; 0x88
 800346a:	589b      	ldr	r3, [r3, r2]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d107      	bne.n	8003480 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2284      	movs	r2, #132	; 0x84
 8003474:	2100      	movs	r1, #0
 8003476:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	0018      	movs	r0, r3
 800347c:	f7fd fd00 	bl	8000e80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2288      	movs	r2, #136	; 0x88
 8003484:	2124      	movs	r1, #36	; 0x24
 8003486:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2101      	movs	r1, #1
 8003494:	438a      	bics	r2, r1
 8003496:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	0018      	movs	r0, r3
 80034a4:	f000 ff68 	bl	8004378 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	0018      	movs	r0, r3
 80034ac:	f000 fc0e 	bl	8003ccc <UART_SetConfig>
 80034b0:	0003      	movs	r3, r0
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d101      	bne.n	80034ba <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e01c      	b.n	80034f4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	490d      	ldr	r1, [pc, #52]	; (80034fc <HAL_UART_Init+0xa8>)
 80034c6:	400a      	ands	r2, r1
 80034c8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	212a      	movs	r1, #42	; 0x2a
 80034d6:	438a      	bics	r2, r1
 80034d8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2101      	movs	r1, #1
 80034e6:	430a      	orrs	r2, r1
 80034e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	0018      	movs	r0, r3
 80034ee:	f000 fff7 	bl	80044e0 <UART_CheckIdleState>
 80034f2:	0003      	movs	r3, r0
}
 80034f4:	0018      	movs	r0, r3
 80034f6:	46bd      	mov	sp, r7
 80034f8:	b002      	add	sp, #8
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	ffffb7ff 	.word	0xffffb7ff

08003500 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08a      	sub	sp, #40	; 0x28
 8003504:	af02      	add	r7, sp, #8
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	603b      	str	r3, [r7, #0]
 800350c:	1dbb      	adds	r3, r7, #6
 800350e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2288      	movs	r2, #136	; 0x88
 8003514:	589b      	ldr	r3, [r3, r2]
 8003516:	2b20      	cmp	r3, #32
 8003518:	d000      	beq.n	800351c <HAL_UART_Transmit+0x1c>
 800351a:	e090      	b.n	800363e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_UART_Transmit+0x2a>
 8003522:	1dbb      	adds	r3, r7, #6
 8003524:	881b      	ldrh	r3, [r3, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e088      	b.n	8003640 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	689a      	ldr	r2, [r3, #8]
 8003532:	2380      	movs	r3, #128	; 0x80
 8003534:	015b      	lsls	r3, r3, #5
 8003536:	429a      	cmp	r2, r3
 8003538:	d109      	bne.n	800354e <HAL_UART_Transmit+0x4e>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d105      	bne.n	800354e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	2201      	movs	r2, #1
 8003546:	4013      	ands	r3, r2
 8003548:	d001      	beq.n	800354e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e078      	b.n	8003640 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2290      	movs	r2, #144	; 0x90
 8003552:	2100      	movs	r1, #0
 8003554:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2288      	movs	r2, #136	; 0x88
 800355a:	2121      	movs	r1, #33	; 0x21
 800355c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800355e:	f7fd fd9f 	bl	80010a0 <HAL_GetTick>
 8003562:	0003      	movs	r3, r0
 8003564:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	1dba      	adds	r2, r7, #6
 800356a:	2154      	movs	r1, #84	; 0x54
 800356c:	8812      	ldrh	r2, [r2, #0]
 800356e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	1dba      	adds	r2, r7, #6
 8003574:	2156      	movs	r1, #86	; 0x56
 8003576:	8812      	ldrh	r2, [r2, #0]
 8003578:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	689a      	ldr	r2, [r3, #8]
 800357e:	2380      	movs	r3, #128	; 0x80
 8003580:	015b      	lsls	r3, r3, #5
 8003582:	429a      	cmp	r2, r3
 8003584:	d108      	bne.n	8003598 <HAL_UART_Transmit+0x98>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d104      	bne.n	8003598 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800358e:	2300      	movs	r3, #0
 8003590:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	61bb      	str	r3, [r7, #24]
 8003596:	e003      	b.n	80035a0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800359c:	2300      	movs	r3, #0
 800359e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035a0:	e030      	b.n	8003604 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	0013      	movs	r3, r2
 80035ac:	2200      	movs	r2, #0
 80035ae:	2180      	movs	r1, #128	; 0x80
 80035b0:	f001 f840 	bl	8004634 <UART_WaitOnFlagUntilTimeout>
 80035b4:	1e03      	subs	r3, r0, #0
 80035b6:	d005      	beq.n	80035c4 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2288      	movs	r2, #136	; 0x88
 80035bc:	2120      	movs	r1, #32
 80035be:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e03d      	b.n	8003640 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10b      	bne.n	80035e2 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	881b      	ldrh	r3, [r3, #0]
 80035ce:	001a      	movs	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	05d2      	lsls	r2, r2, #23
 80035d6:	0dd2      	lsrs	r2, r2, #23
 80035d8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	3302      	adds	r3, #2
 80035de:	61bb      	str	r3, [r7, #24]
 80035e0:	e007      	b.n	80035f2 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	781a      	ldrb	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	3301      	adds	r3, #1
 80035f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2256      	movs	r2, #86	; 0x56
 80035f6:	5a9b      	ldrh	r3, [r3, r2]
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b299      	uxth	r1, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2256      	movs	r2, #86	; 0x56
 8003602:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2256      	movs	r2, #86	; 0x56
 8003608:	5a9b      	ldrh	r3, [r3, r2]
 800360a:	b29b      	uxth	r3, r3
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1c8      	bne.n	80035a2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003610:	697a      	ldr	r2, [r7, #20]
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	0013      	movs	r3, r2
 800361a:	2200      	movs	r2, #0
 800361c:	2140      	movs	r1, #64	; 0x40
 800361e:	f001 f809 	bl	8004634 <UART_WaitOnFlagUntilTimeout>
 8003622:	1e03      	subs	r3, r0, #0
 8003624:	d005      	beq.n	8003632 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2288      	movs	r2, #136	; 0x88
 800362a:	2120      	movs	r1, #32
 800362c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e006      	b.n	8003640 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2288      	movs	r2, #136	; 0x88
 8003636:	2120      	movs	r1, #32
 8003638:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	e000      	b.n	8003640 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800363e:	2302      	movs	r3, #2
  }
}
 8003640:	0018      	movs	r0, r3
 8003642:	46bd      	mov	sp, r7
 8003644:	b008      	add	sp, #32
 8003646:	bd80      	pop	{r7, pc}

08003648 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003648:	b5b0      	push	{r4, r5, r7, lr}
 800364a:	b0aa      	sub	sp, #168	; 0xa8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	22a4      	movs	r2, #164	; 0xa4
 8003658:	18b9      	adds	r1, r7, r2
 800365a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	20a0      	movs	r0, #160	; 0xa0
 8003664:	1839      	adds	r1, r7, r0
 8003666:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	249c      	movs	r4, #156	; 0x9c
 8003670:	1939      	adds	r1, r7, r4
 8003672:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003674:	0011      	movs	r1, r2
 8003676:	18bb      	adds	r3, r7, r2
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4aa2      	ldr	r2, [pc, #648]	; (8003904 <HAL_UART_IRQHandler+0x2bc>)
 800367c:	4013      	ands	r3, r2
 800367e:	2298      	movs	r2, #152	; 0x98
 8003680:	18bd      	adds	r5, r7, r2
 8003682:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8003684:	18bb      	adds	r3, r7, r2
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d11a      	bne.n	80036c2 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800368c:	187b      	adds	r3, r7, r1
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2220      	movs	r2, #32
 8003692:	4013      	ands	r3, r2
 8003694:	d015      	beq.n	80036c2 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003696:	183b      	adds	r3, r7, r0
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2220      	movs	r2, #32
 800369c:	4013      	ands	r3, r2
 800369e:	d105      	bne.n	80036ac <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80036a0:	193b      	adds	r3, r7, r4
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	2380      	movs	r3, #128	; 0x80
 80036a6:	055b      	lsls	r3, r3, #21
 80036a8:	4013      	ands	r3, r2
 80036aa:	d00a      	beq.n	80036c2 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d100      	bne.n	80036b6 <HAL_UART_IRQHandler+0x6e>
 80036b4:	e2dc      	b.n	8003c70 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	0010      	movs	r0, r2
 80036be:	4798      	blx	r3
      }
      return;
 80036c0:	e2d6      	b.n	8003c70 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80036c2:	2398      	movs	r3, #152	; 0x98
 80036c4:	18fb      	adds	r3, r7, r3
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d100      	bne.n	80036ce <HAL_UART_IRQHandler+0x86>
 80036cc:	e122      	b.n	8003914 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80036ce:	239c      	movs	r3, #156	; 0x9c
 80036d0:	18fb      	adds	r3, r7, r3
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a8c      	ldr	r2, [pc, #560]	; (8003908 <HAL_UART_IRQHandler+0x2c0>)
 80036d6:	4013      	ands	r3, r2
 80036d8:	d106      	bne.n	80036e8 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80036da:	23a0      	movs	r3, #160	; 0xa0
 80036dc:	18fb      	adds	r3, r7, r3
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a8a      	ldr	r2, [pc, #552]	; (800390c <HAL_UART_IRQHandler+0x2c4>)
 80036e2:	4013      	ands	r3, r2
 80036e4:	d100      	bne.n	80036e8 <HAL_UART_IRQHandler+0xa0>
 80036e6:	e115      	b.n	8003914 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80036e8:	23a4      	movs	r3, #164	; 0xa4
 80036ea:	18fb      	adds	r3, r7, r3
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2201      	movs	r2, #1
 80036f0:	4013      	ands	r3, r2
 80036f2:	d012      	beq.n	800371a <HAL_UART_IRQHandler+0xd2>
 80036f4:	23a0      	movs	r3, #160	; 0xa0
 80036f6:	18fb      	adds	r3, r7, r3
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	2380      	movs	r3, #128	; 0x80
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	4013      	ands	r3, r2
 8003700:	d00b      	beq.n	800371a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2201      	movs	r2, #1
 8003708:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2290      	movs	r2, #144	; 0x90
 800370e:	589b      	ldr	r3, [r3, r2]
 8003710:	2201      	movs	r2, #1
 8003712:	431a      	orrs	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2190      	movs	r1, #144	; 0x90
 8003718:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800371a:	23a4      	movs	r3, #164	; 0xa4
 800371c:	18fb      	adds	r3, r7, r3
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2202      	movs	r2, #2
 8003722:	4013      	ands	r3, r2
 8003724:	d011      	beq.n	800374a <HAL_UART_IRQHandler+0x102>
 8003726:	239c      	movs	r3, #156	; 0x9c
 8003728:	18fb      	adds	r3, r7, r3
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2201      	movs	r2, #1
 800372e:	4013      	ands	r3, r2
 8003730:	d00b      	beq.n	800374a <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2202      	movs	r2, #2
 8003738:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2290      	movs	r2, #144	; 0x90
 800373e:	589b      	ldr	r3, [r3, r2]
 8003740:	2204      	movs	r2, #4
 8003742:	431a      	orrs	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2190      	movs	r1, #144	; 0x90
 8003748:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800374a:	23a4      	movs	r3, #164	; 0xa4
 800374c:	18fb      	adds	r3, r7, r3
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2204      	movs	r2, #4
 8003752:	4013      	ands	r3, r2
 8003754:	d011      	beq.n	800377a <HAL_UART_IRQHandler+0x132>
 8003756:	239c      	movs	r3, #156	; 0x9c
 8003758:	18fb      	adds	r3, r7, r3
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2201      	movs	r2, #1
 800375e:	4013      	ands	r3, r2
 8003760:	d00b      	beq.n	800377a <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2204      	movs	r2, #4
 8003768:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2290      	movs	r2, #144	; 0x90
 800376e:	589b      	ldr	r3, [r3, r2]
 8003770:	2202      	movs	r2, #2
 8003772:	431a      	orrs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2190      	movs	r1, #144	; 0x90
 8003778:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800377a:	23a4      	movs	r3, #164	; 0xa4
 800377c:	18fb      	adds	r3, r7, r3
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2208      	movs	r2, #8
 8003782:	4013      	ands	r3, r2
 8003784:	d017      	beq.n	80037b6 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003786:	23a0      	movs	r3, #160	; 0xa0
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2220      	movs	r2, #32
 800378e:	4013      	ands	r3, r2
 8003790:	d105      	bne.n	800379e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003792:	239c      	movs	r3, #156	; 0x9c
 8003794:	18fb      	adds	r3, r7, r3
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a5b      	ldr	r2, [pc, #364]	; (8003908 <HAL_UART_IRQHandler+0x2c0>)
 800379a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800379c:	d00b      	beq.n	80037b6 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2208      	movs	r2, #8
 80037a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2290      	movs	r2, #144	; 0x90
 80037aa:	589b      	ldr	r3, [r3, r2]
 80037ac:	2208      	movs	r2, #8
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2190      	movs	r1, #144	; 0x90
 80037b4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80037b6:	23a4      	movs	r3, #164	; 0xa4
 80037b8:	18fb      	adds	r3, r7, r3
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	2380      	movs	r3, #128	; 0x80
 80037be:	011b      	lsls	r3, r3, #4
 80037c0:	4013      	ands	r3, r2
 80037c2:	d013      	beq.n	80037ec <HAL_UART_IRQHandler+0x1a4>
 80037c4:	23a0      	movs	r3, #160	; 0xa0
 80037c6:	18fb      	adds	r3, r7, r3
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	2380      	movs	r3, #128	; 0x80
 80037cc:	04db      	lsls	r3, r3, #19
 80037ce:	4013      	ands	r3, r2
 80037d0:	d00c      	beq.n	80037ec <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2280      	movs	r2, #128	; 0x80
 80037d8:	0112      	lsls	r2, r2, #4
 80037da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2290      	movs	r2, #144	; 0x90
 80037e0:	589b      	ldr	r3, [r3, r2]
 80037e2:	2220      	movs	r2, #32
 80037e4:	431a      	orrs	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2190      	movs	r1, #144	; 0x90
 80037ea:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2290      	movs	r2, #144	; 0x90
 80037f0:	589b      	ldr	r3, [r3, r2]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d100      	bne.n	80037f8 <HAL_UART_IRQHandler+0x1b0>
 80037f6:	e23d      	b.n	8003c74 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80037f8:	23a4      	movs	r3, #164	; 0xa4
 80037fa:	18fb      	adds	r3, r7, r3
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2220      	movs	r2, #32
 8003800:	4013      	ands	r3, r2
 8003802:	d015      	beq.n	8003830 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003804:	23a0      	movs	r3, #160	; 0xa0
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2220      	movs	r2, #32
 800380c:	4013      	ands	r3, r2
 800380e:	d106      	bne.n	800381e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003810:	239c      	movs	r3, #156	; 0x9c
 8003812:	18fb      	adds	r3, r7, r3
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	2380      	movs	r3, #128	; 0x80
 8003818:	055b      	lsls	r3, r3, #21
 800381a:	4013      	ands	r3, r2
 800381c:	d008      	beq.n	8003830 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003822:	2b00      	cmp	r3, #0
 8003824:	d004      	beq.n	8003830 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	0010      	movs	r0, r2
 800382e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2290      	movs	r2, #144	; 0x90
 8003834:	589b      	ldr	r3, [r3, r2]
 8003836:	2194      	movs	r1, #148	; 0x94
 8003838:	187a      	adds	r2, r7, r1
 800383a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	2240      	movs	r2, #64	; 0x40
 8003844:	4013      	ands	r3, r2
 8003846:	2b40      	cmp	r3, #64	; 0x40
 8003848:	d004      	beq.n	8003854 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800384a:	187b      	adds	r3, r7, r1
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2228      	movs	r2, #40	; 0x28
 8003850:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003852:	d04c      	beq.n	80038ee <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	0018      	movs	r0, r3
 8003858:	f000 ff5c 	bl	8004714 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	2240      	movs	r2, #64	; 0x40
 8003864:	4013      	ands	r3, r2
 8003866:	2b40      	cmp	r3, #64	; 0x40
 8003868:	d13c      	bne.n	80038e4 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800386a:	f3ef 8310 	mrs	r3, PRIMASK
 800386e:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003870:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003872:	2090      	movs	r0, #144	; 0x90
 8003874:	183a      	adds	r2, r7, r0
 8003876:	6013      	str	r3, [r2, #0]
 8003878:	2301      	movs	r3, #1
 800387a:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800387c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800387e:	f383 8810 	msr	PRIMASK, r3
}
 8003882:	46c0      	nop			; (mov r8, r8)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	689a      	ldr	r2, [r3, #8]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2140      	movs	r1, #64	; 0x40
 8003890:	438a      	bics	r2, r1
 8003892:	609a      	str	r2, [r3, #8]
 8003894:	183b      	adds	r3, r7, r0
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800389a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800389c:	f383 8810 	msr	PRIMASK, r3
}
 80038a0:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2280      	movs	r2, #128	; 0x80
 80038a6:	589b      	ldr	r3, [r3, r2]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d016      	beq.n	80038da <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2280      	movs	r2, #128	; 0x80
 80038b0:	589b      	ldr	r3, [r3, r2]
 80038b2:	4a17      	ldr	r2, [pc, #92]	; (8003910 <HAL_UART_IRQHandler+0x2c8>)
 80038b4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2280      	movs	r2, #128	; 0x80
 80038ba:	589b      	ldr	r3, [r3, r2]
 80038bc:	0018      	movs	r0, r3
 80038be:	f7fd fd71 	bl	80013a4 <HAL_DMA_Abort_IT>
 80038c2:	1e03      	subs	r3, r0, #0
 80038c4:	d01c      	beq.n	8003900 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2280      	movs	r2, #128	; 0x80
 80038ca:	589b      	ldr	r3, [r3, r2]
 80038cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	2180      	movs	r1, #128	; 0x80
 80038d2:	5852      	ldr	r2, [r2, r1]
 80038d4:	0010      	movs	r0, r2
 80038d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038d8:	e012      	b.n	8003900 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	0018      	movs	r0, r3
 80038de:	f000 f9e1 	bl	8003ca4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038e2:	e00d      	b.n	8003900 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	0018      	movs	r0, r3
 80038e8:	f000 f9dc 	bl	8003ca4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038ec:	e008      	b.n	8003900 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	0018      	movs	r0, r3
 80038f2:	f000 f9d7 	bl	8003ca4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2290      	movs	r2, #144	; 0x90
 80038fa:	2100      	movs	r1, #0
 80038fc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80038fe:	e1b9      	b.n	8003c74 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003900:	46c0      	nop			; (mov r8, r8)
    return;
 8003902:	e1b7      	b.n	8003c74 <HAL_UART_IRQHandler+0x62c>
 8003904:	0000080f 	.word	0x0000080f
 8003908:	10000001 	.word	0x10000001
 800390c:	04000120 	.word	0x04000120
 8003910:	080047e1 	.word	0x080047e1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003918:	2b01      	cmp	r3, #1
 800391a:	d000      	beq.n	800391e <HAL_UART_IRQHandler+0x2d6>
 800391c:	e13e      	b.n	8003b9c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800391e:	23a4      	movs	r3, #164	; 0xa4
 8003920:	18fb      	adds	r3, r7, r3
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2210      	movs	r2, #16
 8003926:	4013      	ands	r3, r2
 8003928:	d100      	bne.n	800392c <HAL_UART_IRQHandler+0x2e4>
 800392a:	e137      	b.n	8003b9c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800392c:	23a0      	movs	r3, #160	; 0xa0
 800392e:	18fb      	adds	r3, r7, r3
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2210      	movs	r2, #16
 8003934:	4013      	ands	r3, r2
 8003936:	d100      	bne.n	800393a <HAL_UART_IRQHandler+0x2f2>
 8003938:	e130      	b.n	8003b9c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2210      	movs	r2, #16
 8003940:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	2240      	movs	r2, #64	; 0x40
 800394a:	4013      	ands	r3, r2
 800394c:	2b40      	cmp	r3, #64	; 0x40
 800394e:	d000      	beq.n	8003952 <HAL_UART_IRQHandler+0x30a>
 8003950:	e0a4      	b.n	8003a9c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2280      	movs	r2, #128	; 0x80
 8003956:	589b      	ldr	r3, [r3, r2]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	217e      	movs	r1, #126	; 0x7e
 800395e:	187b      	adds	r3, r7, r1
 8003960:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003962:	187b      	adds	r3, r7, r1
 8003964:	881b      	ldrh	r3, [r3, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d100      	bne.n	800396c <HAL_UART_IRQHandler+0x324>
 800396a:	e185      	b.n	8003c78 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	225c      	movs	r2, #92	; 0x5c
 8003970:	5a9b      	ldrh	r3, [r3, r2]
 8003972:	187a      	adds	r2, r7, r1
 8003974:	8812      	ldrh	r2, [r2, #0]
 8003976:	429a      	cmp	r2, r3
 8003978:	d300      	bcc.n	800397c <HAL_UART_IRQHandler+0x334>
 800397a:	e17d      	b.n	8003c78 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	187a      	adds	r2, r7, r1
 8003980:	215e      	movs	r1, #94	; 0x5e
 8003982:	8812      	ldrh	r2, [r2, #0]
 8003984:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2280      	movs	r2, #128	; 0x80
 800398a:	589b      	ldr	r3, [r3, r2]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2220      	movs	r2, #32
 8003992:	4013      	ands	r3, r2
 8003994:	d170      	bne.n	8003a78 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003996:	f3ef 8310 	mrs	r3, PRIMASK
 800399a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800399c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800399e:	67bb      	str	r3, [r7, #120]	; 0x78
 80039a0:	2301      	movs	r3, #1
 80039a2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039a6:	f383 8810 	msr	PRIMASK, r3
}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	49b4      	ldr	r1, [pc, #720]	; (8003c88 <HAL_UART_IRQHandler+0x640>)
 80039b8:	400a      	ands	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039be:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039c2:	f383 8810 	msr	PRIMASK, r3
}
 80039c6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039c8:	f3ef 8310 	mrs	r3, PRIMASK
 80039cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80039ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039d0:	677b      	str	r3, [r7, #116]	; 0x74
 80039d2:	2301      	movs	r3, #1
 80039d4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039d8:	f383 8810 	msr	PRIMASK, r3
}
 80039dc:	46c0      	nop			; (mov r8, r8)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2101      	movs	r1, #1
 80039ea:	438a      	bics	r2, r1
 80039ec:	609a      	str	r2, [r3, #8]
 80039ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039f0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039f4:	f383 8810 	msr	PRIMASK, r3
}
 80039f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039fa:	f3ef 8310 	mrs	r3, PRIMASK
 80039fe:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003a00:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a02:	673b      	str	r3, [r7, #112]	; 0x70
 8003a04:	2301      	movs	r3, #1
 8003a06:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a0a:	f383 8810 	msr	PRIMASK, r3
}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689a      	ldr	r2, [r3, #8]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2140      	movs	r1, #64	; 0x40
 8003a1c:	438a      	bics	r2, r1
 8003a1e:	609a      	str	r2, [r3, #8]
 8003a20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a22:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a26:	f383 8810 	msr	PRIMASK, r3
}
 8003a2a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	228c      	movs	r2, #140	; 0x8c
 8003a30:	2120      	movs	r1, #32
 8003a32:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a3e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003a40:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a42:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a44:	2301      	movs	r3, #1
 8003a46:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a4a:	f383 8810 	msr	PRIMASK, r3
}
 8003a4e:	46c0      	nop			; (mov r8, r8)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2110      	movs	r1, #16
 8003a5c:	438a      	bics	r2, r1
 8003a5e:	601a      	str	r2, [r3, #0]
 8003a60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a62:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a66:	f383 8810 	msr	PRIMASK, r3
}
 8003a6a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2280      	movs	r2, #128	; 0x80
 8003a70:	589b      	ldr	r3, [r3, r2]
 8003a72:	0018      	movs	r0, r3
 8003a74:	f7fd fc36 	bl	80012e4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	225c      	movs	r2, #92	; 0x5c
 8003a82:	5a9a      	ldrh	r2, [r3, r2]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	215e      	movs	r1, #94	; 0x5e
 8003a88:	5a5b      	ldrh	r3, [r3, r1]
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	0011      	movs	r1, r2
 8003a94:	0018      	movs	r0, r3
 8003a96:	f000 f90d 	bl	8003cb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a9a:	e0ed      	b.n	8003c78 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	225c      	movs	r2, #92	; 0x5c
 8003aa0:	5a99      	ldrh	r1, [r3, r2]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	225e      	movs	r2, #94	; 0x5e
 8003aa6:	5a9b      	ldrh	r3, [r3, r2]
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	208e      	movs	r0, #142	; 0x8e
 8003aac:	183b      	adds	r3, r7, r0
 8003aae:	1a8a      	subs	r2, r1, r2
 8003ab0:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	225e      	movs	r2, #94	; 0x5e
 8003ab6:	5a9b      	ldrh	r3, [r3, r2]
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d100      	bne.n	8003ac0 <HAL_UART_IRQHandler+0x478>
 8003abe:	e0dd      	b.n	8003c7c <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8003ac0:	183b      	adds	r3, r7, r0
 8003ac2:	881b      	ldrh	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d100      	bne.n	8003aca <HAL_UART_IRQHandler+0x482>
 8003ac8:	e0d8      	b.n	8003c7c <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aca:	f3ef 8310 	mrs	r3, PRIMASK
 8003ace:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ad2:	2488      	movs	r4, #136	; 0x88
 8003ad4:	193a      	adds	r2, r7, r4
 8003ad6:	6013      	str	r3, [r2, #0]
 8003ad8:	2301      	movs	r3, #1
 8003ada:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	f383 8810 	msr	PRIMASK, r3
}
 8003ae2:	46c0      	nop			; (mov r8, r8)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4967      	ldr	r1, [pc, #412]	; (8003c8c <HAL_UART_IRQHandler+0x644>)
 8003af0:	400a      	ands	r2, r1
 8003af2:	601a      	str	r2, [r3, #0]
 8003af4:	193b      	adds	r3, r7, r4
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	f383 8810 	msr	PRIMASK, r3
}
 8003b00:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b02:	f3ef 8310 	mrs	r3, PRIMASK
 8003b06:	61bb      	str	r3, [r7, #24]
  return(result);
 8003b08:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003b0a:	2484      	movs	r4, #132	; 0x84
 8003b0c:	193a      	adds	r2, r7, r4
 8003b0e:	6013      	str	r3, [r2, #0]
 8003b10:	2301      	movs	r3, #1
 8003b12:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	f383 8810 	msr	PRIMASK, r3
}
 8003b1a:	46c0      	nop			; (mov r8, r8)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	689a      	ldr	r2, [r3, #8]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	495a      	ldr	r1, [pc, #360]	; (8003c90 <HAL_UART_IRQHandler+0x648>)
 8003b28:	400a      	ands	r2, r1
 8003b2a:	609a      	str	r2, [r3, #8]
 8003b2c:	193b      	adds	r3, r7, r4
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b32:	6a3b      	ldr	r3, [r7, #32]
 8003b34:	f383 8810 	msr	PRIMASK, r3
}
 8003b38:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	228c      	movs	r2, #140	; 0x8c
 8003b3e:	2120      	movs	r1, #32
 8003b40:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b4e:	f3ef 8310 	mrs	r3, PRIMASK
 8003b52:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b56:	2480      	movs	r4, #128	; 0x80
 8003b58:	193a      	adds	r2, r7, r4
 8003b5a:	6013      	str	r3, [r2, #0]
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b62:	f383 8810 	msr	PRIMASK, r3
}
 8003b66:	46c0      	nop			; (mov r8, r8)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2110      	movs	r1, #16
 8003b74:	438a      	bics	r2, r1
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	193b      	adds	r3, r7, r4
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b80:	f383 8810 	msr	PRIMASK, r3
}
 8003b84:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2202      	movs	r2, #2
 8003b8a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b8c:	183b      	adds	r3, r7, r0
 8003b8e:	881a      	ldrh	r2, [r3, #0]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	0011      	movs	r1, r2
 8003b94:	0018      	movs	r0, r3
 8003b96:	f000 f88d 	bl	8003cb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003b9a:	e06f      	b.n	8003c7c <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003b9c:	23a4      	movs	r3, #164	; 0xa4
 8003b9e:	18fb      	adds	r3, r7, r3
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	2380      	movs	r3, #128	; 0x80
 8003ba4:	035b      	lsls	r3, r3, #13
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	d010      	beq.n	8003bcc <HAL_UART_IRQHandler+0x584>
 8003baa:	239c      	movs	r3, #156	; 0x9c
 8003bac:	18fb      	adds	r3, r7, r3
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	2380      	movs	r3, #128	; 0x80
 8003bb2:	03db      	lsls	r3, r3, #15
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	d009      	beq.n	8003bcc <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2280      	movs	r2, #128	; 0x80
 8003bbe:	0352      	lsls	r2, r2, #13
 8003bc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f000 fe4e 	bl	8004866 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003bca:	e05a      	b.n	8003c82 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003bcc:	23a4      	movs	r3, #164	; 0xa4
 8003bce:	18fb      	adds	r3, r7, r3
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2280      	movs	r2, #128	; 0x80
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	d016      	beq.n	8003c06 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003bd8:	23a0      	movs	r3, #160	; 0xa0
 8003bda:	18fb      	adds	r3, r7, r3
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2280      	movs	r2, #128	; 0x80
 8003be0:	4013      	ands	r3, r2
 8003be2:	d106      	bne.n	8003bf2 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003be4:	239c      	movs	r3, #156	; 0x9c
 8003be6:	18fb      	adds	r3, r7, r3
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	2380      	movs	r3, #128	; 0x80
 8003bec:	041b      	lsls	r3, r3, #16
 8003bee:	4013      	ands	r3, r2
 8003bf0:	d009      	beq.n	8003c06 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d042      	beq.n	8003c80 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	0010      	movs	r0, r2
 8003c02:	4798      	blx	r3
    }
    return;
 8003c04:	e03c      	b.n	8003c80 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003c06:	23a4      	movs	r3, #164	; 0xa4
 8003c08:	18fb      	adds	r3, r7, r3
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2240      	movs	r2, #64	; 0x40
 8003c0e:	4013      	ands	r3, r2
 8003c10:	d00a      	beq.n	8003c28 <HAL_UART_IRQHandler+0x5e0>
 8003c12:	23a0      	movs	r3, #160	; 0xa0
 8003c14:	18fb      	adds	r3, r7, r3
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2240      	movs	r2, #64	; 0x40
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	d004      	beq.n	8003c28 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	0018      	movs	r0, r3
 8003c22:	f000 fdf4 	bl	800480e <UART_EndTransmit_IT>
    return;
 8003c26:	e02c      	b.n	8003c82 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003c28:	23a4      	movs	r3, #164	; 0xa4
 8003c2a:	18fb      	adds	r3, r7, r3
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	2380      	movs	r3, #128	; 0x80
 8003c30:	041b      	lsls	r3, r3, #16
 8003c32:	4013      	ands	r3, r2
 8003c34:	d00b      	beq.n	8003c4e <HAL_UART_IRQHandler+0x606>
 8003c36:	23a0      	movs	r3, #160	; 0xa0
 8003c38:	18fb      	adds	r3, r7, r3
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	2380      	movs	r3, #128	; 0x80
 8003c3e:	05db      	lsls	r3, r3, #23
 8003c40:	4013      	ands	r3, r2
 8003c42:	d004      	beq.n	8003c4e <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	0018      	movs	r0, r3
 8003c48:	f000 fe1d 	bl	8004886 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003c4c:	e019      	b.n	8003c82 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003c4e:	23a4      	movs	r3, #164	; 0xa4
 8003c50:	18fb      	adds	r3, r7, r3
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	2380      	movs	r3, #128	; 0x80
 8003c56:	045b      	lsls	r3, r3, #17
 8003c58:	4013      	ands	r3, r2
 8003c5a:	d012      	beq.n	8003c82 <HAL_UART_IRQHandler+0x63a>
 8003c5c:	23a0      	movs	r3, #160	; 0xa0
 8003c5e:	18fb      	adds	r3, r7, r3
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	da0d      	bge.n	8003c82 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	0018      	movs	r0, r3
 8003c6a:	f000 fe04 	bl	8004876 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003c6e:	e008      	b.n	8003c82 <HAL_UART_IRQHandler+0x63a>
      return;
 8003c70:	46c0      	nop			; (mov r8, r8)
 8003c72:	e006      	b.n	8003c82 <HAL_UART_IRQHandler+0x63a>
    return;
 8003c74:	46c0      	nop			; (mov r8, r8)
 8003c76:	e004      	b.n	8003c82 <HAL_UART_IRQHandler+0x63a>
      return;
 8003c78:	46c0      	nop			; (mov r8, r8)
 8003c7a:	e002      	b.n	8003c82 <HAL_UART_IRQHandler+0x63a>
      return;
 8003c7c:	46c0      	nop			; (mov r8, r8)
 8003c7e:	e000      	b.n	8003c82 <HAL_UART_IRQHandler+0x63a>
    return;
 8003c80:	46c0      	nop			; (mov r8, r8)
  }
}
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b02a      	add	sp, #168	; 0xa8
 8003c86:	bdb0      	pop	{r4, r5, r7, pc}
 8003c88:	fffffeff 	.word	0xfffffeff
 8003c8c:	fffffedf 	.word	0xfffffedf
 8003c90:	effffffe 	.word	0xeffffffe

08003c94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003c9c:	46c0      	nop			; (mov r8, r8)
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	b002      	add	sp, #8
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003cac:	46c0      	nop			; (mov r8, r8)
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	b002      	add	sp, #8
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	000a      	movs	r2, r1
 8003cbe:	1cbb      	adds	r3, r7, #2
 8003cc0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003cc2:	46c0      	nop			; (mov r8, r8)
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	b002      	add	sp, #8
 8003cc8:	bd80      	pop	{r7, pc}
	...

08003ccc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ccc:	b5b0      	push	{r4, r5, r7, lr}
 8003cce:	b090      	sub	sp, #64	; 0x40
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cd4:	231a      	movs	r3, #26
 8003cd6:	2220      	movs	r2, #32
 8003cd8:	189b      	adds	r3, r3, r2
 8003cda:	19db      	adds	r3, r3, r7
 8003cdc:	2200      	movs	r2, #0
 8003cde:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce6:	691b      	ldr	r3, [r3, #16]
 8003ce8:	431a      	orrs	r2, r3
 8003cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf2:	69db      	ldr	r3, [r3, #28]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4ac1      	ldr	r2, [pc, #772]	; (8004004 <UART_SetConfig+0x338>)
 8003d00:	4013      	ands	r3, r2
 8003d02:	0019      	movs	r1, r3
 8003d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d0a:	430b      	orrs	r3, r1
 8003d0c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	4abc      	ldr	r2, [pc, #752]	; (8004008 <UART_SetConfig+0x33c>)
 8003d16:	4013      	ands	r3, r2
 8003d18:	0018      	movs	r0, r3
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1c:	68d9      	ldr	r1, [r3, #12]
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	0003      	movs	r3, r0
 8003d24:	430b      	orrs	r3, r1
 8003d26:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2a:	699b      	ldr	r3, [r3, #24]
 8003d2c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4ab6      	ldr	r2, [pc, #728]	; (800400c <UART_SetConfig+0x340>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d009      	beq.n	8003d4c <UART_SetConfig+0x80>
 8003d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4ab4      	ldr	r2, [pc, #720]	; (8004010 <UART_SetConfig+0x344>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d004      	beq.n	8003d4c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d44:	6a1b      	ldr	r3, [r3, #32]
 8003d46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	4ab0      	ldr	r2, [pc, #704]	; (8004014 <UART_SetConfig+0x348>)
 8003d54:	4013      	ands	r3, r2
 8003d56:	0019      	movs	r1, r3
 8003d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d5e:	430b      	orrs	r3, r1
 8003d60:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d68:	220f      	movs	r2, #15
 8003d6a:	4393      	bics	r3, r2
 8003d6c:	0018      	movs	r0, r3
 8003d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d70:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	0003      	movs	r3, r0
 8003d78:	430b      	orrs	r3, r1
 8003d7a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4aa5      	ldr	r2, [pc, #660]	; (8004018 <UART_SetConfig+0x34c>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d131      	bne.n	8003dea <UART_SetConfig+0x11e>
 8003d86:	4ba5      	ldr	r3, [pc, #660]	; (800401c <UART_SetConfig+0x350>)
 8003d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d8a:	2203      	movs	r2, #3
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	2b03      	cmp	r3, #3
 8003d90:	d01d      	beq.n	8003dce <UART_SetConfig+0x102>
 8003d92:	d823      	bhi.n	8003ddc <UART_SetConfig+0x110>
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d00c      	beq.n	8003db2 <UART_SetConfig+0xe6>
 8003d98:	d820      	bhi.n	8003ddc <UART_SetConfig+0x110>
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <UART_SetConfig+0xd8>
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d00e      	beq.n	8003dc0 <UART_SetConfig+0xf4>
 8003da2:	e01b      	b.n	8003ddc <UART_SetConfig+0x110>
 8003da4:	231b      	movs	r3, #27
 8003da6:	2220      	movs	r2, #32
 8003da8:	189b      	adds	r3, r3, r2
 8003daa:	19db      	adds	r3, r3, r7
 8003dac:	2200      	movs	r2, #0
 8003dae:	701a      	strb	r2, [r3, #0]
 8003db0:	e154      	b.n	800405c <UART_SetConfig+0x390>
 8003db2:	231b      	movs	r3, #27
 8003db4:	2220      	movs	r2, #32
 8003db6:	189b      	adds	r3, r3, r2
 8003db8:	19db      	adds	r3, r3, r7
 8003dba:	2202      	movs	r2, #2
 8003dbc:	701a      	strb	r2, [r3, #0]
 8003dbe:	e14d      	b.n	800405c <UART_SetConfig+0x390>
 8003dc0:	231b      	movs	r3, #27
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	189b      	adds	r3, r3, r2
 8003dc6:	19db      	adds	r3, r3, r7
 8003dc8:	2204      	movs	r2, #4
 8003dca:	701a      	strb	r2, [r3, #0]
 8003dcc:	e146      	b.n	800405c <UART_SetConfig+0x390>
 8003dce:	231b      	movs	r3, #27
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	189b      	adds	r3, r3, r2
 8003dd4:	19db      	adds	r3, r3, r7
 8003dd6:	2208      	movs	r2, #8
 8003dd8:	701a      	strb	r2, [r3, #0]
 8003dda:	e13f      	b.n	800405c <UART_SetConfig+0x390>
 8003ddc:	231b      	movs	r3, #27
 8003dde:	2220      	movs	r2, #32
 8003de0:	189b      	adds	r3, r3, r2
 8003de2:	19db      	adds	r3, r3, r7
 8003de4:	2210      	movs	r2, #16
 8003de6:	701a      	strb	r2, [r3, #0]
 8003de8:	e138      	b.n	800405c <UART_SetConfig+0x390>
 8003dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a8c      	ldr	r2, [pc, #560]	; (8004020 <UART_SetConfig+0x354>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d131      	bne.n	8003e58 <UART_SetConfig+0x18c>
 8003df4:	4b89      	ldr	r3, [pc, #548]	; (800401c <UART_SetConfig+0x350>)
 8003df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df8:	220c      	movs	r2, #12
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	2b0c      	cmp	r3, #12
 8003dfe:	d01d      	beq.n	8003e3c <UART_SetConfig+0x170>
 8003e00:	d823      	bhi.n	8003e4a <UART_SetConfig+0x17e>
 8003e02:	2b08      	cmp	r3, #8
 8003e04:	d00c      	beq.n	8003e20 <UART_SetConfig+0x154>
 8003e06:	d820      	bhi.n	8003e4a <UART_SetConfig+0x17e>
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d002      	beq.n	8003e12 <UART_SetConfig+0x146>
 8003e0c:	2b04      	cmp	r3, #4
 8003e0e:	d00e      	beq.n	8003e2e <UART_SetConfig+0x162>
 8003e10:	e01b      	b.n	8003e4a <UART_SetConfig+0x17e>
 8003e12:	231b      	movs	r3, #27
 8003e14:	2220      	movs	r2, #32
 8003e16:	189b      	adds	r3, r3, r2
 8003e18:	19db      	adds	r3, r3, r7
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	701a      	strb	r2, [r3, #0]
 8003e1e:	e11d      	b.n	800405c <UART_SetConfig+0x390>
 8003e20:	231b      	movs	r3, #27
 8003e22:	2220      	movs	r2, #32
 8003e24:	189b      	adds	r3, r3, r2
 8003e26:	19db      	adds	r3, r3, r7
 8003e28:	2202      	movs	r2, #2
 8003e2a:	701a      	strb	r2, [r3, #0]
 8003e2c:	e116      	b.n	800405c <UART_SetConfig+0x390>
 8003e2e:	231b      	movs	r3, #27
 8003e30:	2220      	movs	r2, #32
 8003e32:	189b      	adds	r3, r3, r2
 8003e34:	19db      	adds	r3, r3, r7
 8003e36:	2204      	movs	r2, #4
 8003e38:	701a      	strb	r2, [r3, #0]
 8003e3a:	e10f      	b.n	800405c <UART_SetConfig+0x390>
 8003e3c:	231b      	movs	r3, #27
 8003e3e:	2220      	movs	r2, #32
 8003e40:	189b      	adds	r3, r3, r2
 8003e42:	19db      	adds	r3, r3, r7
 8003e44:	2208      	movs	r2, #8
 8003e46:	701a      	strb	r2, [r3, #0]
 8003e48:	e108      	b.n	800405c <UART_SetConfig+0x390>
 8003e4a:	231b      	movs	r3, #27
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	189b      	adds	r3, r3, r2
 8003e50:	19db      	adds	r3, r3, r7
 8003e52:	2210      	movs	r2, #16
 8003e54:	701a      	strb	r2, [r3, #0]
 8003e56:	e101      	b.n	800405c <UART_SetConfig+0x390>
 8003e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a71      	ldr	r2, [pc, #452]	; (8004024 <UART_SetConfig+0x358>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d131      	bne.n	8003ec6 <UART_SetConfig+0x1fa>
 8003e62:	4b6e      	ldr	r3, [pc, #440]	; (800401c <UART_SetConfig+0x350>)
 8003e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e66:	2230      	movs	r2, #48	; 0x30
 8003e68:	4013      	ands	r3, r2
 8003e6a:	2b30      	cmp	r3, #48	; 0x30
 8003e6c:	d01d      	beq.n	8003eaa <UART_SetConfig+0x1de>
 8003e6e:	d823      	bhi.n	8003eb8 <UART_SetConfig+0x1ec>
 8003e70:	2b20      	cmp	r3, #32
 8003e72:	d00c      	beq.n	8003e8e <UART_SetConfig+0x1c2>
 8003e74:	d820      	bhi.n	8003eb8 <UART_SetConfig+0x1ec>
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d002      	beq.n	8003e80 <UART_SetConfig+0x1b4>
 8003e7a:	2b10      	cmp	r3, #16
 8003e7c:	d00e      	beq.n	8003e9c <UART_SetConfig+0x1d0>
 8003e7e:	e01b      	b.n	8003eb8 <UART_SetConfig+0x1ec>
 8003e80:	231b      	movs	r3, #27
 8003e82:	2220      	movs	r2, #32
 8003e84:	189b      	adds	r3, r3, r2
 8003e86:	19db      	adds	r3, r3, r7
 8003e88:	2200      	movs	r2, #0
 8003e8a:	701a      	strb	r2, [r3, #0]
 8003e8c:	e0e6      	b.n	800405c <UART_SetConfig+0x390>
 8003e8e:	231b      	movs	r3, #27
 8003e90:	2220      	movs	r2, #32
 8003e92:	189b      	adds	r3, r3, r2
 8003e94:	19db      	adds	r3, r3, r7
 8003e96:	2202      	movs	r2, #2
 8003e98:	701a      	strb	r2, [r3, #0]
 8003e9a:	e0df      	b.n	800405c <UART_SetConfig+0x390>
 8003e9c:	231b      	movs	r3, #27
 8003e9e:	2220      	movs	r2, #32
 8003ea0:	189b      	adds	r3, r3, r2
 8003ea2:	19db      	adds	r3, r3, r7
 8003ea4:	2204      	movs	r2, #4
 8003ea6:	701a      	strb	r2, [r3, #0]
 8003ea8:	e0d8      	b.n	800405c <UART_SetConfig+0x390>
 8003eaa:	231b      	movs	r3, #27
 8003eac:	2220      	movs	r2, #32
 8003eae:	189b      	adds	r3, r3, r2
 8003eb0:	19db      	adds	r3, r3, r7
 8003eb2:	2208      	movs	r2, #8
 8003eb4:	701a      	strb	r2, [r3, #0]
 8003eb6:	e0d1      	b.n	800405c <UART_SetConfig+0x390>
 8003eb8:	231b      	movs	r3, #27
 8003eba:	2220      	movs	r2, #32
 8003ebc:	189b      	adds	r3, r3, r2
 8003ebe:	19db      	adds	r3, r3, r7
 8003ec0:	2210      	movs	r2, #16
 8003ec2:	701a      	strb	r2, [r3, #0]
 8003ec4:	e0ca      	b.n	800405c <UART_SetConfig+0x390>
 8003ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a57      	ldr	r2, [pc, #348]	; (8004028 <UART_SetConfig+0x35c>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d106      	bne.n	8003ede <UART_SetConfig+0x212>
 8003ed0:	231b      	movs	r3, #27
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	189b      	adds	r3, r3, r2
 8003ed6:	19db      	adds	r3, r3, r7
 8003ed8:	2200      	movs	r2, #0
 8003eda:	701a      	strb	r2, [r3, #0]
 8003edc:	e0be      	b.n	800405c <UART_SetConfig+0x390>
 8003ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a52      	ldr	r2, [pc, #328]	; (800402c <UART_SetConfig+0x360>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d106      	bne.n	8003ef6 <UART_SetConfig+0x22a>
 8003ee8:	231b      	movs	r3, #27
 8003eea:	2220      	movs	r2, #32
 8003eec:	189b      	adds	r3, r3, r2
 8003eee:	19db      	adds	r3, r3, r7
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	701a      	strb	r2, [r3, #0]
 8003ef4:	e0b2      	b.n	800405c <UART_SetConfig+0x390>
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a4d      	ldr	r2, [pc, #308]	; (8004030 <UART_SetConfig+0x364>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d106      	bne.n	8003f0e <UART_SetConfig+0x242>
 8003f00:	231b      	movs	r3, #27
 8003f02:	2220      	movs	r2, #32
 8003f04:	189b      	adds	r3, r3, r2
 8003f06:	19db      	adds	r3, r3, r7
 8003f08:	2200      	movs	r2, #0
 8003f0a:	701a      	strb	r2, [r3, #0]
 8003f0c:	e0a6      	b.n	800405c <UART_SetConfig+0x390>
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a3e      	ldr	r2, [pc, #248]	; (800400c <UART_SetConfig+0x340>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d13e      	bne.n	8003f96 <UART_SetConfig+0x2ca>
 8003f18:	4b40      	ldr	r3, [pc, #256]	; (800401c <UART_SetConfig+0x350>)
 8003f1a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f1c:	23c0      	movs	r3, #192	; 0xc0
 8003f1e:	011b      	lsls	r3, r3, #4
 8003f20:	4013      	ands	r3, r2
 8003f22:	22c0      	movs	r2, #192	; 0xc0
 8003f24:	0112      	lsls	r2, r2, #4
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d027      	beq.n	8003f7a <UART_SetConfig+0x2ae>
 8003f2a:	22c0      	movs	r2, #192	; 0xc0
 8003f2c:	0112      	lsls	r2, r2, #4
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d82a      	bhi.n	8003f88 <UART_SetConfig+0x2bc>
 8003f32:	2280      	movs	r2, #128	; 0x80
 8003f34:	0112      	lsls	r2, r2, #4
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d011      	beq.n	8003f5e <UART_SetConfig+0x292>
 8003f3a:	2280      	movs	r2, #128	; 0x80
 8003f3c:	0112      	lsls	r2, r2, #4
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d822      	bhi.n	8003f88 <UART_SetConfig+0x2bc>
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d004      	beq.n	8003f50 <UART_SetConfig+0x284>
 8003f46:	2280      	movs	r2, #128	; 0x80
 8003f48:	00d2      	lsls	r2, r2, #3
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d00e      	beq.n	8003f6c <UART_SetConfig+0x2a0>
 8003f4e:	e01b      	b.n	8003f88 <UART_SetConfig+0x2bc>
 8003f50:	231b      	movs	r3, #27
 8003f52:	2220      	movs	r2, #32
 8003f54:	189b      	adds	r3, r3, r2
 8003f56:	19db      	adds	r3, r3, r7
 8003f58:	2200      	movs	r2, #0
 8003f5a:	701a      	strb	r2, [r3, #0]
 8003f5c:	e07e      	b.n	800405c <UART_SetConfig+0x390>
 8003f5e:	231b      	movs	r3, #27
 8003f60:	2220      	movs	r2, #32
 8003f62:	189b      	adds	r3, r3, r2
 8003f64:	19db      	adds	r3, r3, r7
 8003f66:	2202      	movs	r2, #2
 8003f68:	701a      	strb	r2, [r3, #0]
 8003f6a:	e077      	b.n	800405c <UART_SetConfig+0x390>
 8003f6c:	231b      	movs	r3, #27
 8003f6e:	2220      	movs	r2, #32
 8003f70:	189b      	adds	r3, r3, r2
 8003f72:	19db      	adds	r3, r3, r7
 8003f74:	2204      	movs	r2, #4
 8003f76:	701a      	strb	r2, [r3, #0]
 8003f78:	e070      	b.n	800405c <UART_SetConfig+0x390>
 8003f7a:	231b      	movs	r3, #27
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	189b      	adds	r3, r3, r2
 8003f80:	19db      	adds	r3, r3, r7
 8003f82:	2208      	movs	r2, #8
 8003f84:	701a      	strb	r2, [r3, #0]
 8003f86:	e069      	b.n	800405c <UART_SetConfig+0x390>
 8003f88:	231b      	movs	r3, #27
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	189b      	adds	r3, r3, r2
 8003f8e:	19db      	adds	r3, r3, r7
 8003f90:	2210      	movs	r2, #16
 8003f92:	701a      	strb	r2, [r3, #0]
 8003f94:	e062      	b.n	800405c <UART_SetConfig+0x390>
 8003f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a1d      	ldr	r2, [pc, #116]	; (8004010 <UART_SetConfig+0x344>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d157      	bne.n	8004050 <UART_SetConfig+0x384>
 8003fa0:	4b1e      	ldr	r3, [pc, #120]	; (800401c <UART_SetConfig+0x350>)
 8003fa2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003fa4:	23c0      	movs	r3, #192	; 0xc0
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	4013      	ands	r3, r2
 8003faa:	22c0      	movs	r2, #192	; 0xc0
 8003fac:	0092      	lsls	r2, r2, #2
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d040      	beq.n	8004034 <UART_SetConfig+0x368>
 8003fb2:	22c0      	movs	r2, #192	; 0xc0
 8003fb4:	0092      	lsls	r2, r2, #2
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d843      	bhi.n	8004042 <UART_SetConfig+0x376>
 8003fba:	2280      	movs	r2, #128	; 0x80
 8003fbc:	0092      	lsls	r2, r2, #2
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d011      	beq.n	8003fe6 <UART_SetConfig+0x31a>
 8003fc2:	2280      	movs	r2, #128	; 0x80
 8003fc4:	0092      	lsls	r2, r2, #2
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d83b      	bhi.n	8004042 <UART_SetConfig+0x376>
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d004      	beq.n	8003fd8 <UART_SetConfig+0x30c>
 8003fce:	2280      	movs	r2, #128	; 0x80
 8003fd0:	0052      	lsls	r2, r2, #1
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d00e      	beq.n	8003ff4 <UART_SetConfig+0x328>
 8003fd6:	e034      	b.n	8004042 <UART_SetConfig+0x376>
 8003fd8:	231b      	movs	r3, #27
 8003fda:	2220      	movs	r2, #32
 8003fdc:	189b      	adds	r3, r3, r2
 8003fde:	19db      	adds	r3, r3, r7
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	701a      	strb	r2, [r3, #0]
 8003fe4:	e03a      	b.n	800405c <UART_SetConfig+0x390>
 8003fe6:	231b      	movs	r3, #27
 8003fe8:	2220      	movs	r2, #32
 8003fea:	189b      	adds	r3, r3, r2
 8003fec:	19db      	adds	r3, r3, r7
 8003fee:	2202      	movs	r2, #2
 8003ff0:	701a      	strb	r2, [r3, #0]
 8003ff2:	e033      	b.n	800405c <UART_SetConfig+0x390>
 8003ff4:	231b      	movs	r3, #27
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	189b      	adds	r3, r3, r2
 8003ffa:	19db      	adds	r3, r3, r7
 8003ffc:	2204      	movs	r2, #4
 8003ffe:	701a      	strb	r2, [r3, #0]
 8004000:	e02c      	b.n	800405c <UART_SetConfig+0x390>
 8004002:	46c0      	nop			; (mov r8, r8)
 8004004:	cfff69f3 	.word	0xcfff69f3
 8004008:	ffffcfff 	.word	0xffffcfff
 800400c:	40008000 	.word	0x40008000
 8004010:	40008400 	.word	0x40008400
 8004014:	11fff4ff 	.word	0x11fff4ff
 8004018:	40013800 	.word	0x40013800
 800401c:	40021000 	.word	0x40021000
 8004020:	40004400 	.word	0x40004400
 8004024:	40004800 	.word	0x40004800
 8004028:	40004c00 	.word	0x40004c00
 800402c:	40005000 	.word	0x40005000
 8004030:	40013c00 	.word	0x40013c00
 8004034:	231b      	movs	r3, #27
 8004036:	2220      	movs	r2, #32
 8004038:	189b      	adds	r3, r3, r2
 800403a:	19db      	adds	r3, r3, r7
 800403c:	2208      	movs	r2, #8
 800403e:	701a      	strb	r2, [r3, #0]
 8004040:	e00c      	b.n	800405c <UART_SetConfig+0x390>
 8004042:	231b      	movs	r3, #27
 8004044:	2220      	movs	r2, #32
 8004046:	189b      	adds	r3, r3, r2
 8004048:	19db      	adds	r3, r3, r7
 800404a:	2210      	movs	r2, #16
 800404c:	701a      	strb	r2, [r3, #0]
 800404e:	e005      	b.n	800405c <UART_SetConfig+0x390>
 8004050:	231b      	movs	r3, #27
 8004052:	2220      	movs	r2, #32
 8004054:	189b      	adds	r3, r3, r2
 8004056:	19db      	adds	r3, r3, r7
 8004058:	2210      	movs	r2, #16
 800405a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800405c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4ac1      	ldr	r2, [pc, #772]	; (8004368 <UART_SetConfig+0x69c>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d005      	beq.n	8004072 <UART_SetConfig+0x3a6>
 8004066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4ac0      	ldr	r2, [pc, #768]	; (800436c <UART_SetConfig+0x6a0>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d000      	beq.n	8004072 <UART_SetConfig+0x3a6>
 8004070:	e093      	b.n	800419a <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004072:	231b      	movs	r3, #27
 8004074:	2220      	movs	r2, #32
 8004076:	189b      	adds	r3, r3, r2
 8004078:	19db      	adds	r3, r3, r7
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	2b08      	cmp	r3, #8
 800407e:	d015      	beq.n	80040ac <UART_SetConfig+0x3e0>
 8004080:	dc18      	bgt.n	80040b4 <UART_SetConfig+0x3e8>
 8004082:	2b04      	cmp	r3, #4
 8004084:	d00d      	beq.n	80040a2 <UART_SetConfig+0x3d6>
 8004086:	dc15      	bgt.n	80040b4 <UART_SetConfig+0x3e8>
 8004088:	2b00      	cmp	r3, #0
 800408a:	d002      	beq.n	8004092 <UART_SetConfig+0x3c6>
 800408c:	2b02      	cmp	r3, #2
 800408e:	d005      	beq.n	800409c <UART_SetConfig+0x3d0>
 8004090:	e010      	b.n	80040b4 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004092:	f7fe ff8d 	bl	8002fb0 <HAL_RCC_GetPCLK1Freq>
 8004096:	0003      	movs	r3, r0
 8004098:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800409a:	e014      	b.n	80040c6 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800409c:	4bb4      	ldr	r3, [pc, #720]	; (8004370 <UART_SetConfig+0x6a4>)
 800409e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040a0:	e011      	b.n	80040c6 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040a2:	f7fe fef9 	bl	8002e98 <HAL_RCC_GetSysClockFreq>
 80040a6:	0003      	movs	r3, r0
 80040a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040aa:	e00c      	b.n	80040c6 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040ac:	2380      	movs	r3, #128	; 0x80
 80040ae:	021b      	lsls	r3, r3, #8
 80040b0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040b2:	e008      	b.n	80040c6 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80040b4:	2300      	movs	r3, #0
 80040b6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80040b8:	231a      	movs	r3, #26
 80040ba:	2220      	movs	r2, #32
 80040bc:	189b      	adds	r3, r3, r2
 80040be:	19db      	adds	r3, r3, r7
 80040c0:	2201      	movs	r2, #1
 80040c2:	701a      	strb	r2, [r3, #0]
        break;
 80040c4:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80040c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d100      	bne.n	80040ce <UART_SetConfig+0x402>
 80040cc:	e135      	b.n	800433a <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80040ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040d2:	4ba8      	ldr	r3, [pc, #672]	; (8004374 <UART_SetConfig+0x6a8>)
 80040d4:	0052      	lsls	r2, r2, #1
 80040d6:	5ad3      	ldrh	r3, [r2, r3]
 80040d8:	0019      	movs	r1, r3
 80040da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80040dc:	f7fc f81c 	bl	8000118 <__udivsi3>
 80040e0:	0003      	movs	r3, r0
 80040e2:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80040e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	0013      	movs	r3, r2
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	189b      	adds	r3, r3, r2
 80040ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d305      	bcc.n	8004100 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80040f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80040fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d906      	bls.n	800410e <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8004100:	231a      	movs	r3, #26
 8004102:	2220      	movs	r2, #32
 8004104:	189b      	adds	r3, r3, r2
 8004106:	19db      	adds	r3, r3, r7
 8004108:	2201      	movs	r2, #1
 800410a:	701a      	strb	r2, [r3, #0]
 800410c:	e044      	b.n	8004198 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800410e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	2300      	movs	r3, #0
 8004114:	61fb      	str	r3, [r7, #28]
 8004116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004118:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800411a:	4b96      	ldr	r3, [pc, #600]	; (8004374 <UART_SetConfig+0x6a8>)
 800411c:	0052      	lsls	r2, r2, #1
 800411e:	5ad3      	ldrh	r3, [r2, r3]
 8004120:	613b      	str	r3, [r7, #16]
 8004122:	2300      	movs	r3, #0
 8004124:	617b      	str	r3, [r7, #20]
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	69b8      	ldr	r0, [r7, #24]
 800412c:	69f9      	ldr	r1, [r7, #28]
 800412e:	f7fc f969 	bl	8000404 <__aeabi_uldivmod>
 8004132:	0002      	movs	r2, r0
 8004134:	000b      	movs	r3, r1
 8004136:	0e11      	lsrs	r1, r2, #24
 8004138:	021d      	lsls	r5, r3, #8
 800413a:	430d      	orrs	r5, r1
 800413c:	0214      	lsls	r4, r2, #8
 800413e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	085b      	lsrs	r3, r3, #1
 8004144:	60bb      	str	r3, [r7, #8]
 8004146:	2300      	movs	r3, #0
 8004148:	60fb      	str	r3, [r7, #12]
 800414a:	68b8      	ldr	r0, [r7, #8]
 800414c:	68f9      	ldr	r1, [r7, #12]
 800414e:	1900      	adds	r0, r0, r4
 8004150:	4169      	adcs	r1, r5
 8004152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	603b      	str	r3, [r7, #0]
 8004158:	2300      	movs	r3, #0
 800415a:	607b      	str	r3, [r7, #4]
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f7fc f950 	bl	8000404 <__aeabi_uldivmod>
 8004164:	0002      	movs	r2, r0
 8004166:	000b      	movs	r3, r1
 8004168:	0013      	movs	r3, r2
 800416a:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800416c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800416e:	23c0      	movs	r3, #192	; 0xc0
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	429a      	cmp	r2, r3
 8004174:	d309      	bcc.n	800418a <UART_SetConfig+0x4be>
 8004176:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004178:	2380      	movs	r3, #128	; 0x80
 800417a:	035b      	lsls	r3, r3, #13
 800417c:	429a      	cmp	r2, r3
 800417e:	d204      	bcs.n	800418a <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8004180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004186:	60da      	str	r2, [r3, #12]
 8004188:	e006      	b.n	8004198 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800418a:	231a      	movs	r3, #26
 800418c:	2220      	movs	r2, #32
 800418e:	189b      	adds	r3, r3, r2
 8004190:	19db      	adds	r3, r3, r7
 8004192:	2201      	movs	r2, #1
 8004194:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8004196:	e0d0      	b.n	800433a <UART_SetConfig+0x66e>
 8004198:	e0cf      	b.n	800433a <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800419a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419c:	69da      	ldr	r2, [r3, #28]
 800419e:	2380      	movs	r3, #128	; 0x80
 80041a0:	021b      	lsls	r3, r3, #8
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d000      	beq.n	80041a8 <UART_SetConfig+0x4dc>
 80041a6:	e070      	b.n	800428a <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80041a8:	231b      	movs	r3, #27
 80041aa:	2220      	movs	r2, #32
 80041ac:	189b      	adds	r3, r3, r2
 80041ae:	19db      	adds	r3, r3, r7
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	2b08      	cmp	r3, #8
 80041b4:	d015      	beq.n	80041e2 <UART_SetConfig+0x516>
 80041b6:	dc18      	bgt.n	80041ea <UART_SetConfig+0x51e>
 80041b8:	2b04      	cmp	r3, #4
 80041ba:	d00d      	beq.n	80041d8 <UART_SetConfig+0x50c>
 80041bc:	dc15      	bgt.n	80041ea <UART_SetConfig+0x51e>
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d002      	beq.n	80041c8 <UART_SetConfig+0x4fc>
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d005      	beq.n	80041d2 <UART_SetConfig+0x506>
 80041c6:	e010      	b.n	80041ea <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041c8:	f7fe fef2 	bl	8002fb0 <HAL_RCC_GetPCLK1Freq>
 80041cc:	0003      	movs	r3, r0
 80041ce:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041d0:	e014      	b.n	80041fc <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041d2:	4b67      	ldr	r3, [pc, #412]	; (8004370 <UART_SetConfig+0x6a4>)
 80041d4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041d6:	e011      	b.n	80041fc <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041d8:	f7fe fe5e 	bl	8002e98 <HAL_RCC_GetSysClockFreq>
 80041dc:	0003      	movs	r3, r0
 80041de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041e0:	e00c      	b.n	80041fc <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041e2:	2380      	movs	r3, #128	; 0x80
 80041e4:	021b      	lsls	r3, r3, #8
 80041e6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041e8:	e008      	b.n	80041fc <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80041ee:	231a      	movs	r3, #26
 80041f0:	2220      	movs	r2, #32
 80041f2:	189b      	adds	r3, r3, r2
 80041f4:	19db      	adds	r3, r3, r7
 80041f6:	2201      	movs	r2, #1
 80041f8:	701a      	strb	r2, [r3, #0]
        break;
 80041fa:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d100      	bne.n	8004204 <UART_SetConfig+0x538>
 8004202:	e09a      	b.n	800433a <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004206:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004208:	4b5a      	ldr	r3, [pc, #360]	; (8004374 <UART_SetConfig+0x6a8>)
 800420a:	0052      	lsls	r2, r2, #1
 800420c:	5ad3      	ldrh	r3, [r2, r3]
 800420e:	0019      	movs	r1, r3
 8004210:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004212:	f7fb ff81 	bl	8000118 <__udivsi3>
 8004216:	0003      	movs	r3, r0
 8004218:	005a      	lsls	r2, r3, #1
 800421a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	085b      	lsrs	r3, r3, #1
 8004220:	18d2      	adds	r2, r2, r3
 8004222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	0019      	movs	r1, r3
 8004228:	0010      	movs	r0, r2
 800422a:	f7fb ff75 	bl	8000118 <__udivsi3>
 800422e:	0003      	movs	r3, r0
 8004230:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004234:	2b0f      	cmp	r3, #15
 8004236:	d921      	bls.n	800427c <UART_SetConfig+0x5b0>
 8004238:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800423a:	2380      	movs	r3, #128	; 0x80
 800423c:	025b      	lsls	r3, r3, #9
 800423e:	429a      	cmp	r2, r3
 8004240:	d21c      	bcs.n	800427c <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004244:	b29a      	uxth	r2, r3
 8004246:	200e      	movs	r0, #14
 8004248:	2420      	movs	r4, #32
 800424a:	1903      	adds	r3, r0, r4
 800424c:	19db      	adds	r3, r3, r7
 800424e:	210f      	movs	r1, #15
 8004250:	438a      	bics	r2, r1
 8004252:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004256:	085b      	lsrs	r3, r3, #1
 8004258:	b29b      	uxth	r3, r3
 800425a:	2207      	movs	r2, #7
 800425c:	4013      	ands	r3, r2
 800425e:	b299      	uxth	r1, r3
 8004260:	1903      	adds	r3, r0, r4
 8004262:	19db      	adds	r3, r3, r7
 8004264:	1902      	adds	r2, r0, r4
 8004266:	19d2      	adds	r2, r2, r7
 8004268:	8812      	ldrh	r2, [r2, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800426e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	1902      	adds	r2, r0, r4
 8004274:	19d2      	adds	r2, r2, r7
 8004276:	8812      	ldrh	r2, [r2, #0]
 8004278:	60da      	str	r2, [r3, #12]
 800427a:	e05e      	b.n	800433a <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800427c:	231a      	movs	r3, #26
 800427e:	2220      	movs	r2, #32
 8004280:	189b      	adds	r3, r3, r2
 8004282:	19db      	adds	r3, r3, r7
 8004284:	2201      	movs	r2, #1
 8004286:	701a      	strb	r2, [r3, #0]
 8004288:	e057      	b.n	800433a <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800428a:	231b      	movs	r3, #27
 800428c:	2220      	movs	r2, #32
 800428e:	189b      	adds	r3, r3, r2
 8004290:	19db      	adds	r3, r3, r7
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b08      	cmp	r3, #8
 8004296:	d015      	beq.n	80042c4 <UART_SetConfig+0x5f8>
 8004298:	dc18      	bgt.n	80042cc <UART_SetConfig+0x600>
 800429a:	2b04      	cmp	r3, #4
 800429c:	d00d      	beq.n	80042ba <UART_SetConfig+0x5ee>
 800429e:	dc15      	bgt.n	80042cc <UART_SetConfig+0x600>
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d002      	beq.n	80042aa <UART_SetConfig+0x5de>
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d005      	beq.n	80042b4 <UART_SetConfig+0x5e8>
 80042a8:	e010      	b.n	80042cc <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042aa:	f7fe fe81 	bl	8002fb0 <HAL_RCC_GetPCLK1Freq>
 80042ae:	0003      	movs	r3, r0
 80042b0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042b2:	e014      	b.n	80042de <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042b4:	4b2e      	ldr	r3, [pc, #184]	; (8004370 <UART_SetConfig+0x6a4>)
 80042b6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042b8:	e011      	b.n	80042de <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042ba:	f7fe fded 	bl	8002e98 <HAL_RCC_GetSysClockFreq>
 80042be:	0003      	movs	r3, r0
 80042c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042c2:	e00c      	b.n	80042de <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042c4:	2380      	movs	r3, #128	; 0x80
 80042c6:	021b      	lsls	r3, r3, #8
 80042c8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042ca:	e008      	b.n	80042de <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 80042cc:	2300      	movs	r3, #0
 80042ce:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80042d0:	231a      	movs	r3, #26
 80042d2:	2220      	movs	r2, #32
 80042d4:	189b      	adds	r3, r3, r2
 80042d6:	19db      	adds	r3, r3, r7
 80042d8:	2201      	movs	r2, #1
 80042da:	701a      	strb	r2, [r3, #0]
        break;
 80042dc:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80042de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d02a      	beq.n	800433a <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042e8:	4b22      	ldr	r3, [pc, #136]	; (8004374 <UART_SetConfig+0x6a8>)
 80042ea:	0052      	lsls	r2, r2, #1
 80042ec:	5ad3      	ldrh	r3, [r2, r3]
 80042ee:	0019      	movs	r1, r3
 80042f0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80042f2:	f7fb ff11 	bl	8000118 <__udivsi3>
 80042f6:	0003      	movs	r3, r0
 80042f8:	001a      	movs	r2, r3
 80042fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	085b      	lsrs	r3, r3, #1
 8004300:	18d2      	adds	r2, r2, r3
 8004302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	0019      	movs	r1, r3
 8004308:	0010      	movs	r0, r2
 800430a:	f7fb ff05 	bl	8000118 <__udivsi3>
 800430e:	0003      	movs	r3, r0
 8004310:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004314:	2b0f      	cmp	r3, #15
 8004316:	d90a      	bls.n	800432e <UART_SetConfig+0x662>
 8004318:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800431a:	2380      	movs	r3, #128	; 0x80
 800431c:	025b      	lsls	r3, r3, #9
 800431e:	429a      	cmp	r2, r3
 8004320:	d205      	bcs.n	800432e <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004324:	b29a      	uxth	r2, r3
 8004326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	60da      	str	r2, [r3, #12]
 800432c:	e005      	b.n	800433a <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800432e:	231a      	movs	r3, #26
 8004330:	2220      	movs	r2, #32
 8004332:	189b      	adds	r3, r3, r2
 8004334:	19db      	adds	r3, r3, r7
 8004336:	2201      	movs	r2, #1
 8004338:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800433a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433c:	226a      	movs	r2, #106	; 0x6a
 800433e:	2101      	movs	r1, #1
 8004340:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004344:	2268      	movs	r2, #104	; 0x68
 8004346:	2101      	movs	r1, #1
 8004348:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800434a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434c:	2200      	movs	r2, #0
 800434e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004352:	2200      	movs	r2, #0
 8004354:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004356:	231a      	movs	r3, #26
 8004358:	2220      	movs	r2, #32
 800435a:	189b      	adds	r3, r3, r2
 800435c:	19db      	adds	r3, r3, r7
 800435e:	781b      	ldrb	r3, [r3, #0]
}
 8004360:	0018      	movs	r0, r3
 8004362:	46bd      	mov	sp, r7
 8004364:	b010      	add	sp, #64	; 0x40
 8004366:	bdb0      	pop	{r4, r5, r7, pc}
 8004368:	40008000 	.word	0x40008000
 800436c:	40008400 	.word	0x40008400
 8004370:	00f42400 	.word	0x00f42400
 8004374:	08006398 	.word	0x08006398

08004378 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004384:	2208      	movs	r2, #8
 8004386:	4013      	ands	r3, r2
 8004388:	d00b      	beq.n	80043a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	4a4a      	ldr	r2, [pc, #296]	; (80044bc <UART_AdvFeatureConfig+0x144>)
 8004392:	4013      	ands	r3, r2
 8004394:	0019      	movs	r1, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	430a      	orrs	r2, r1
 80043a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a6:	2201      	movs	r2, #1
 80043a8:	4013      	ands	r3, r2
 80043aa:	d00b      	beq.n	80043c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	4a43      	ldr	r2, [pc, #268]	; (80044c0 <UART_AdvFeatureConfig+0x148>)
 80043b4:	4013      	ands	r3, r2
 80043b6:	0019      	movs	r1, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c8:	2202      	movs	r2, #2
 80043ca:	4013      	ands	r3, r2
 80043cc:	d00b      	beq.n	80043e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	4a3b      	ldr	r2, [pc, #236]	; (80044c4 <UART_AdvFeatureConfig+0x14c>)
 80043d6:	4013      	ands	r3, r2
 80043d8:	0019      	movs	r1, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	430a      	orrs	r2, r1
 80043e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ea:	2204      	movs	r2, #4
 80043ec:	4013      	ands	r3, r2
 80043ee:	d00b      	beq.n	8004408 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	4a34      	ldr	r2, [pc, #208]	; (80044c8 <UART_AdvFeatureConfig+0x150>)
 80043f8:	4013      	ands	r3, r2
 80043fa:	0019      	movs	r1, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	430a      	orrs	r2, r1
 8004406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800440c:	2210      	movs	r2, #16
 800440e:	4013      	ands	r3, r2
 8004410:	d00b      	beq.n	800442a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	4a2c      	ldr	r2, [pc, #176]	; (80044cc <UART_AdvFeatureConfig+0x154>)
 800441a:	4013      	ands	r3, r2
 800441c:	0019      	movs	r1, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	430a      	orrs	r2, r1
 8004428:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800442e:	2220      	movs	r2, #32
 8004430:	4013      	ands	r3, r2
 8004432:	d00b      	beq.n	800444c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	4a25      	ldr	r2, [pc, #148]	; (80044d0 <UART_AdvFeatureConfig+0x158>)
 800443c:	4013      	ands	r3, r2
 800443e:	0019      	movs	r1, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004450:	2240      	movs	r2, #64	; 0x40
 8004452:	4013      	ands	r3, r2
 8004454:	d01d      	beq.n	8004492 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	4a1d      	ldr	r2, [pc, #116]	; (80044d4 <UART_AdvFeatureConfig+0x15c>)
 800445e:	4013      	ands	r3, r2
 8004460:	0019      	movs	r1, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	430a      	orrs	r2, r1
 800446c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004472:	2380      	movs	r3, #128	; 0x80
 8004474:	035b      	lsls	r3, r3, #13
 8004476:	429a      	cmp	r2, r3
 8004478:	d10b      	bne.n	8004492 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	4a15      	ldr	r2, [pc, #84]	; (80044d8 <UART_AdvFeatureConfig+0x160>)
 8004482:	4013      	ands	r3, r2
 8004484:	0019      	movs	r1, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004496:	2280      	movs	r2, #128	; 0x80
 8004498:	4013      	ands	r3, r2
 800449a:	d00b      	beq.n	80044b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	4a0e      	ldr	r2, [pc, #56]	; (80044dc <UART_AdvFeatureConfig+0x164>)
 80044a4:	4013      	ands	r3, r2
 80044a6:	0019      	movs	r1, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	605a      	str	r2, [r3, #4]
  }
}
 80044b4:	46c0      	nop			; (mov r8, r8)
 80044b6:	46bd      	mov	sp, r7
 80044b8:	b002      	add	sp, #8
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	ffff7fff 	.word	0xffff7fff
 80044c0:	fffdffff 	.word	0xfffdffff
 80044c4:	fffeffff 	.word	0xfffeffff
 80044c8:	fffbffff 	.word	0xfffbffff
 80044cc:	ffffefff 	.word	0xffffefff
 80044d0:	ffffdfff 	.word	0xffffdfff
 80044d4:	ffefffff 	.word	0xffefffff
 80044d8:	ff9fffff 	.word	0xff9fffff
 80044dc:	fff7ffff 	.word	0xfff7ffff

080044e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b092      	sub	sp, #72	; 0x48
 80044e4:	af02      	add	r7, sp, #8
 80044e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2290      	movs	r2, #144	; 0x90
 80044ec:	2100      	movs	r1, #0
 80044ee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80044f0:	f7fc fdd6 	bl	80010a0 <HAL_GetTick>
 80044f4:	0003      	movs	r3, r0
 80044f6:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2208      	movs	r2, #8
 8004500:	4013      	ands	r3, r2
 8004502:	2b08      	cmp	r3, #8
 8004504:	d12d      	bne.n	8004562 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004506:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004508:	2280      	movs	r2, #128	; 0x80
 800450a:	0391      	lsls	r1, r2, #14
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	4a47      	ldr	r2, [pc, #284]	; (800462c <UART_CheckIdleState+0x14c>)
 8004510:	9200      	str	r2, [sp, #0]
 8004512:	2200      	movs	r2, #0
 8004514:	f000 f88e 	bl	8004634 <UART_WaitOnFlagUntilTimeout>
 8004518:	1e03      	subs	r3, r0, #0
 800451a:	d022      	beq.n	8004562 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800451c:	f3ef 8310 	mrs	r3, PRIMASK
 8004520:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004524:	63bb      	str	r3, [r7, #56]	; 0x38
 8004526:	2301      	movs	r3, #1
 8004528:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800452a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800452c:	f383 8810 	msr	PRIMASK, r3
}
 8004530:	46c0      	nop			; (mov r8, r8)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2180      	movs	r1, #128	; 0x80
 800453e:	438a      	bics	r2, r1
 8004540:	601a      	str	r2, [r3, #0]
 8004542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004544:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004548:	f383 8810 	msr	PRIMASK, r3
}
 800454c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2288      	movs	r2, #136	; 0x88
 8004552:	2120      	movs	r1, #32
 8004554:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2284      	movs	r2, #132	; 0x84
 800455a:	2100      	movs	r1, #0
 800455c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e060      	b.n	8004624 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2204      	movs	r2, #4
 800456a:	4013      	ands	r3, r2
 800456c:	2b04      	cmp	r3, #4
 800456e:	d146      	bne.n	80045fe <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004572:	2280      	movs	r2, #128	; 0x80
 8004574:	03d1      	lsls	r1, r2, #15
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	4a2c      	ldr	r2, [pc, #176]	; (800462c <UART_CheckIdleState+0x14c>)
 800457a:	9200      	str	r2, [sp, #0]
 800457c:	2200      	movs	r2, #0
 800457e:	f000 f859 	bl	8004634 <UART_WaitOnFlagUntilTimeout>
 8004582:	1e03      	subs	r3, r0, #0
 8004584:	d03b      	beq.n	80045fe <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004586:	f3ef 8310 	mrs	r3, PRIMASK
 800458a:	60fb      	str	r3, [r7, #12]
  return(result);
 800458c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800458e:	637b      	str	r3, [r7, #52]	; 0x34
 8004590:	2301      	movs	r3, #1
 8004592:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f383 8810 	msr	PRIMASK, r3
}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4922      	ldr	r1, [pc, #136]	; (8004630 <UART_CheckIdleState+0x150>)
 80045a8:	400a      	ands	r2, r1
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	f383 8810 	msr	PRIMASK, r3
}
 80045b6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045b8:	f3ef 8310 	mrs	r3, PRIMASK
 80045bc:	61bb      	str	r3, [r7, #24]
  return(result);
 80045be:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045c0:	633b      	str	r3, [r7, #48]	; 0x30
 80045c2:	2301      	movs	r3, #1
 80045c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	f383 8810 	msr	PRIMASK, r3
}
 80045cc:	46c0      	nop			; (mov r8, r8)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	689a      	ldr	r2, [r3, #8]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2101      	movs	r1, #1
 80045da:	438a      	bics	r2, r1
 80045dc:	609a      	str	r2, [r3, #8]
 80045de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	f383 8810 	msr	PRIMASK, r3
}
 80045e8:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	228c      	movs	r2, #140	; 0x8c
 80045ee:	2120      	movs	r1, #32
 80045f0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2284      	movs	r2, #132	; 0x84
 80045f6:	2100      	movs	r1, #0
 80045f8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e012      	b.n	8004624 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2288      	movs	r2, #136	; 0x88
 8004602:	2120      	movs	r1, #32
 8004604:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	228c      	movs	r2, #140	; 0x8c
 800460a:	2120      	movs	r1, #32
 800460c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2284      	movs	r2, #132	; 0x84
 800461e:	2100      	movs	r1, #0
 8004620:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004622:	2300      	movs	r3, #0
}
 8004624:	0018      	movs	r0, r3
 8004626:	46bd      	mov	sp, r7
 8004628:	b010      	add	sp, #64	; 0x40
 800462a:	bd80      	pop	{r7, pc}
 800462c:	01ffffff 	.word	0x01ffffff
 8004630:	fffffedf 	.word	0xfffffedf

08004634 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	603b      	str	r3, [r7, #0]
 8004640:	1dfb      	adds	r3, r7, #7
 8004642:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004644:	e051      	b.n	80046ea <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	3301      	adds	r3, #1
 800464a:	d04e      	beq.n	80046ea <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800464c:	f7fc fd28 	bl	80010a0 <HAL_GetTick>
 8004650:	0002      	movs	r2, r0
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	429a      	cmp	r2, r3
 800465a:	d302      	bcc.n	8004662 <UART_WaitOnFlagUntilTimeout+0x2e>
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d101      	bne.n	8004666 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e051      	b.n	800470a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2204      	movs	r2, #4
 800466e:	4013      	ands	r3, r2
 8004670:	d03b      	beq.n	80046ea <UART_WaitOnFlagUntilTimeout+0xb6>
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	2b80      	cmp	r3, #128	; 0x80
 8004676:	d038      	beq.n	80046ea <UART_WaitOnFlagUntilTimeout+0xb6>
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	2b40      	cmp	r3, #64	; 0x40
 800467c:	d035      	beq.n	80046ea <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	69db      	ldr	r3, [r3, #28]
 8004684:	2208      	movs	r2, #8
 8004686:	4013      	ands	r3, r2
 8004688:	2b08      	cmp	r3, #8
 800468a:	d111      	bne.n	80046b0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2208      	movs	r2, #8
 8004692:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	0018      	movs	r0, r3
 8004698:	f000 f83c 	bl	8004714 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2290      	movs	r2, #144	; 0x90
 80046a0:	2108      	movs	r1, #8
 80046a2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2284      	movs	r2, #132	; 0x84
 80046a8:	2100      	movs	r1, #0
 80046aa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e02c      	b.n	800470a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	69da      	ldr	r2, [r3, #28]
 80046b6:	2380      	movs	r3, #128	; 0x80
 80046b8:	011b      	lsls	r3, r3, #4
 80046ba:	401a      	ands	r2, r3
 80046bc:	2380      	movs	r3, #128	; 0x80
 80046be:	011b      	lsls	r3, r3, #4
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d112      	bne.n	80046ea <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2280      	movs	r2, #128	; 0x80
 80046ca:	0112      	lsls	r2, r2, #4
 80046cc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	0018      	movs	r0, r3
 80046d2:	f000 f81f 	bl	8004714 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2290      	movs	r2, #144	; 0x90
 80046da:	2120      	movs	r1, #32
 80046dc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2284      	movs	r2, #132	; 0x84
 80046e2:	2100      	movs	r1, #0
 80046e4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e00f      	b.n	800470a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	69db      	ldr	r3, [r3, #28]
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	4013      	ands	r3, r2
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	425a      	negs	r2, r3
 80046fa:	4153      	adcs	r3, r2
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	001a      	movs	r2, r3
 8004700:	1dfb      	adds	r3, r7, #7
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	429a      	cmp	r2, r3
 8004706:	d09e      	beq.n	8004646 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	0018      	movs	r0, r3
 800470c:	46bd      	mov	sp, r7
 800470e:	b004      	add	sp, #16
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b08e      	sub	sp, #56	; 0x38
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800471c:	f3ef 8310 	mrs	r3, PRIMASK
 8004720:	617b      	str	r3, [r7, #20]
  return(result);
 8004722:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004724:	637b      	str	r3, [r7, #52]	; 0x34
 8004726:	2301      	movs	r3, #1
 8004728:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800472a:	69bb      	ldr	r3, [r7, #24]
 800472c:	f383 8810 	msr	PRIMASK, r3
}
 8004730:	46c0      	nop			; (mov r8, r8)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4926      	ldr	r1, [pc, #152]	; (80047d8 <UART_EndRxTransfer+0xc4>)
 800473e:	400a      	ands	r2, r1
 8004740:	601a      	str	r2, [r3, #0]
 8004742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004744:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	f383 8810 	msr	PRIMASK, r3
}
 800474c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800474e:	f3ef 8310 	mrs	r3, PRIMASK
 8004752:	623b      	str	r3, [r7, #32]
  return(result);
 8004754:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004756:	633b      	str	r3, [r7, #48]	; 0x30
 8004758:	2301      	movs	r3, #1
 800475a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800475c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475e:	f383 8810 	msr	PRIMASK, r3
}
 8004762:	46c0      	nop			; (mov r8, r8)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	491b      	ldr	r1, [pc, #108]	; (80047dc <UART_EndRxTransfer+0xc8>)
 8004770:	400a      	ands	r2, r1
 8004772:	609a      	str	r2, [r3, #8]
 8004774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004776:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800477a:	f383 8810 	msr	PRIMASK, r3
}
 800477e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004784:	2b01      	cmp	r3, #1
 8004786:	d118      	bne.n	80047ba <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004788:	f3ef 8310 	mrs	r3, PRIMASK
 800478c:	60bb      	str	r3, [r7, #8]
  return(result);
 800478e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004790:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004792:	2301      	movs	r3, #1
 8004794:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f383 8810 	msr	PRIMASK, r3
}
 800479c:	46c0      	nop			; (mov r8, r8)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2110      	movs	r1, #16
 80047aa:	438a      	bics	r2, r1
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	f383 8810 	msr	PRIMASK, r3
}
 80047b8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	228c      	movs	r2, #140	; 0x8c
 80047be:	2120      	movs	r1, #32
 80047c0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	675a      	str	r2, [r3, #116]	; 0x74
}
 80047ce:	46c0      	nop			; (mov r8, r8)
 80047d0:	46bd      	mov	sp, r7
 80047d2:	b00e      	add	sp, #56	; 0x38
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	46c0      	nop			; (mov r8, r8)
 80047d8:	fffffedf 	.word	0xfffffedf
 80047dc:	effffffe 	.word	0xeffffffe

080047e0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	225e      	movs	r2, #94	; 0x5e
 80047f2:	2100      	movs	r1, #0
 80047f4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2256      	movs	r2, #86	; 0x56
 80047fa:	2100      	movs	r1, #0
 80047fc:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	0018      	movs	r0, r3
 8004802:	f7ff fa4f 	bl	8003ca4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004806:	46c0      	nop			; (mov r8, r8)
 8004808:	46bd      	mov	sp, r7
 800480a:	b004      	add	sp, #16
 800480c:	bd80      	pop	{r7, pc}

0800480e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b086      	sub	sp, #24
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004816:	f3ef 8310 	mrs	r3, PRIMASK
 800481a:	60bb      	str	r3, [r7, #8]
  return(result);
 800481c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800481e:	617b      	str	r3, [r7, #20]
 8004820:	2301      	movs	r3, #1
 8004822:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f383 8810 	msr	PRIMASK, r3
}
 800482a:	46c0      	nop			; (mov r8, r8)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2140      	movs	r1, #64	; 0x40
 8004838:	438a      	bics	r2, r1
 800483a:	601a      	str	r2, [r3, #0]
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	f383 8810 	msr	PRIMASK, r3
}
 8004846:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2288      	movs	r2, #136	; 0x88
 800484c:	2120      	movs	r1, #32
 800484e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	0018      	movs	r0, r3
 800485a:	f7ff fa1b 	bl	8003c94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800485e:	46c0      	nop			; (mov r8, r8)
 8004860:	46bd      	mov	sp, r7
 8004862:	b006      	add	sp, #24
 8004864:	bd80      	pop	{r7, pc}

08004866 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b082      	sub	sp, #8
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800486e:	46c0      	nop			; (mov r8, r8)
 8004870:	46bd      	mov	sp, r7
 8004872:	b002      	add	sp, #8
 8004874:	bd80      	pop	{r7, pc}

08004876 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004876:	b580      	push	{r7, lr}
 8004878:	b082      	sub	sp, #8
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800487e:	46c0      	nop			; (mov r8, r8)
 8004880:	46bd      	mov	sp, r7
 8004882:	b002      	add	sp, #8
 8004884:	bd80      	pop	{r7, pc}

08004886 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	b082      	sub	sp, #8
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800488e:	46c0      	nop			; (mov r8, r8)
 8004890:	46bd      	mov	sp, r7
 8004892:	b002      	add	sp, #8
 8004894:	bd80      	pop	{r7, pc}
	...

08004898 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2284      	movs	r2, #132	; 0x84
 80048a4:	5c9b      	ldrb	r3, [r3, r2]
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d101      	bne.n	80048ae <HAL_UARTEx_DisableFifoMode+0x16>
 80048aa:	2302      	movs	r3, #2
 80048ac:	e027      	b.n	80048fe <HAL_UARTEx_DisableFifoMode+0x66>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2284      	movs	r2, #132	; 0x84
 80048b2:	2101      	movs	r1, #1
 80048b4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2288      	movs	r2, #136	; 0x88
 80048ba:	2124      	movs	r1, #36	; 0x24
 80048bc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2101      	movs	r1, #1
 80048d2:	438a      	bics	r2, r1
 80048d4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	4a0b      	ldr	r2, [pc, #44]	; (8004908 <HAL_UARTEx_DisableFifoMode+0x70>)
 80048da:	4013      	ands	r3, r2
 80048dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2288      	movs	r2, #136	; 0x88
 80048f0:	2120      	movs	r1, #32
 80048f2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2284      	movs	r2, #132	; 0x84
 80048f8:	2100      	movs	r1, #0
 80048fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	0018      	movs	r0, r3
 8004900:	46bd      	mov	sp, r7
 8004902:	b004      	add	sp, #16
 8004904:	bd80      	pop	{r7, pc}
 8004906:	46c0      	nop			; (mov r8, r8)
 8004908:	dfffffff 	.word	0xdfffffff

0800490c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2284      	movs	r2, #132	; 0x84
 800491a:	5c9b      	ldrb	r3, [r3, r2]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d101      	bne.n	8004924 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004920:	2302      	movs	r3, #2
 8004922:	e02e      	b.n	8004982 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2284      	movs	r2, #132	; 0x84
 8004928:	2101      	movs	r1, #1
 800492a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2288      	movs	r2, #136	; 0x88
 8004930:	2124      	movs	r1, #36	; 0x24
 8004932:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2101      	movs	r1, #1
 8004948:	438a      	bics	r2, r1
 800494a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	08d9      	lsrs	r1, r3, #3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	683a      	ldr	r2, [r7, #0]
 800495c:	430a      	orrs	r2, r1
 800495e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	0018      	movs	r0, r3
 8004964:	f000 f854 	bl	8004a10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2288      	movs	r2, #136	; 0x88
 8004974:	2120      	movs	r1, #32
 8004976:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2284      	movs	r2, #132	; 0x84
 800497c:	2100      	movs	r1, #0
 800497e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	0018      	movs	r0, r3
 8004984:	46bd      	mov	sp, r7
 8004986:	b004      	add	sp, #16
 8004988:	bd80      	pop	{r7, pc}
	...

0800498c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2284      	movs	r2, #132	; 0x84
 800499a:	5c9b      	ldrb	r3, [r3, r2]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d101      	bne.n	80049a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80049a0:	2302      	movs	r3, #2
 80049a2:	e02f      	b.n	8004a04 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2284      	movs	r2, #132	; 0x84
 80049a8:	2101      	movs	r1, #1
 80049aa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2288      	movs	r2, #136	; 0x88
 80049b0:	2124      	movs	r1, #36	; 0x24
 80049b2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2101      	movs	r1, #1
 80049c8:	438a      	bics	r2, r1
 80049ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	4a0e      	ldr	r2, [pc, #56]	; (8004a0c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80049d4:	4013      	ands	r3, r2
 80049d6:	0019      	movs	r1, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	0018      	movs	r0, r3
 80049e6:	f000 f813 	bl	8004a10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2288      	movs	r2, #136	; 0x88
 80049f6:	2120      	movs	r1, #32
 80049f8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2284      	movs	r2, #132	; 0x84
 80049fe:	2100      	movs	r1, #0
 8004a00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	0018      	movs	r0, r3
 8004a06:	46bd      	mov	sp, r7
 8004a08:	b004      	add	sp, #16
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	f1ffffff 	.word	0xf1ffffff

08004a10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a12:	b085      	sub	sp, #20
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d108      	bne.n	8004a32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	226a      	movs	r2, #106	; 0x6a
 8004a24:	2101      	movs	r1, #1
 8004a26:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2268      	movs	r2, #104	; 0x68
 8004a2c:	2101      	movs	r1, #1
 8004a2e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004a30:	e043      	b.n	8004aba <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004a32:	260f      	movs	r6, #15
 8004a34:	19bb      	adds	r3, r7, r6
 8004a36:	2208      	movs	r2, #8
 8004a38:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004a3a:	200e      	movs	r0, #14
 8004a3c:	183b      	adds	r3, r7, r0
 8004a3e:	2208      	movs	r2, #8
 8004a40:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	0e5b      	lsrs	r3, r3, #25
 8004a4a:	b2da      	uxtb	r2, r3
 8004a4c:	240d      	movs	r4, #13
 8004a4e:	193b      	adds	r3, r7, r4
 8004a50:	2107      	movs	r1, #7
 8004a52:	400a      	ands	r2, r1
 8004a54:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	0f5b      	lsrs	r3, r3, #29
 8004a5e:	b2da      	uxtb	r2, r3
 8004a60:	250c      	movs	r5, #12
 8004a62:	197b      	adds	r3, r7, r5
 8004a64:	2107      	movs	r1, #7
 8004a66:	400a      	ands	r2, r1
 8004a68:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a6a:	183b      	adds	r3, r7, r0
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	197a      	adds	r2, r7, r5
 8004a70:	7812      	ldrb	r2, [r2, #0]
 8004a72:	4914      	ldr	r1, [pc, #80]	; (8004ac4 <UARTEx_SetNbDataToProcess+0xb4>)
 8004a74:	5c8a      	ldrb	r2, [r1, r2]
 8004a76:	435a      	muls	r2, r3
 8004a78:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004a7a:	197b      	adds	r3, r7, r5
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	4a12      	ldr	r2, [pc, #72]	; (8004ac8 <UARTEx_SetNbDataToProcess+0xb8>)
 8004a80:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a82:	0019      	movs	r1, r3
 8004a84:	f7fb fbd2 	bl	800022c <__divsi3>
 8004a88:	0003      	movs	r3, r0
 8004a8a:	b299      	uxth	r1, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	226a      	movs	r2, #106	; 0x6a
 8004a90:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a92:	19bb      	adds	r3, r7, r6
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	193a      	adds	r2, r7, r4
 8004a98:	7812      	ldrb	r2, [r2, #0]
 8004a9a:	490a      	ldr	r1, [pc, #40]	; (8004ac4 <UARTEx_SetNbDataToProcess+0xb4>)
 8004a9c:	5c8a      	ldrb	r2, [r1, r2]
 8004a9e:	435a      	muls	r2, r3
 8004aa0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004aa2:	193b      	adds	r3, r7, r4
 8004aa4:	781b      	ldrb	r3, [r3, #0]
 8004aa6:	4a08      	ldr	r2, [pc, #32]	; (8004ac8 <UARTEx_SetNbDataToProcess+0xb8>)
 8004aa8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004aaa:	0019      	movs	r1, r3
 8004aac:	f7fb fbbe 	bl	800022c <__divsi3>
 8004ab0:	0003      	movs	r3, r0
 8004ab2:	b299      	uxth	r1, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2268      	movs	r2, #104	; 0x68
 8004ab8:	5299      	strh	r1, [r3, r2]
}
 8004aba:	46c0      	nop			; (mov r8, r8)
 8004abc:	46bd      	mov	sp, r7
 8004abe:	b005      	add	sp, #20
 8004ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ac2:	46c0      	nop			; (mov r8, r8)
 8004ac4:	080063b0 	.word	0x080063b0
 8004ac8:	080063b8 	.word	0x080063b8

08004acc <enterNormalMode>:
{
	HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
}

void enterNormalMode(void)									//正常模式
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FDCAN1_STB_GPIO_Port, FDCAN1_STB_Pin, GPIO_PIN_SET);		//CAN1_STB
 8004ad0:	4b08      	ldr	r3, [pc, #32]	; (8004af4 <enterNormalMode+0x28>)
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	2180      	movs	r1, #128	; 0x80
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	f7fd fd0c 	bl	80024f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FDCAN1_EN_GPIO_Port, FDCAN1_EN_Pin, GPIO_PIN_SET);		//CAN1_EN
 8004adc:	2380      	movs	r3, #128	; 0x80
 8004ade:	0219      	lsls	r1, r3, #8
 8004ae0:	23a0      	movs	r3, #160	; 0xa0
 8004ae2:	05db      	lsls	r3, r3, #23
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	f7fd fd04 	bl	80024f4 <HAL_GPIO_WritePin>
}
 8004aec:	46c0      	nop			; (mov r8, r8)
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	46c0      	nop			; (mov r8, r8)
 8004af4:	50000800 	.word	0x50000800

08004af8 <FDCAN_Config>:
int size = 400;
int validCount;
int head,tail;

void FDCAN_Config(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
	hfdcan_filter.IdType = FDCAN_STANDARD_ID;
 8004afc:	4b1b      	ldr	r3, [pc, #108]	; (8004b6c <FDCAN_Config+0x74>)
 8004afe:	2200      	movs	r2, #0
 8004b00:	601a      	str	r2, [r3, #0]
	hfdcan_filter.FilterIndex = 0;
 8004b02:	4b1a      	ldr	r3, [pc, #104]	; (8004b6c <FDCAN_Config+0x74>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	605a      	str	r2, [r3, #4]
	hfdcan_filter.FilterType = FDCAN_FILTER_MASK;
 8004b08:	4b18      	ldr	r3, [pc, #96]	; (8004b6c <FDCAN_Config+0x74>)
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	609a      	str	r2, [r3, #8]
	hfdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8004b0e:	4b17      	ldr	r3, [pc, #92]	; (8004b6c <FDCAN_Config+0x74>)
 8004b10:	2201      	movs	r2, #1
 8004b12:	60da      	str	r2, [r3, #12]
	hfdcan_filter.FilterID1 = 0x111;
 8004b14:	4b15      	ldr	r3, [pc, #84]	; (8004b6c <FDCAN_Config+0x74>)
 8004b16:	2212      	movs	r2, #18
 8004b18:	32ff      	adds	r2, #255	; 0xff
 8004b1a:	611a      	str	r2, [r3, #16]
	hfdcan_filter.FilterID2 = 0x7FF;
 8004b1c:	4b13      	ldr	r3, [pc, #76]	; (8004b6c <FDCAN_Config+0x74>)
 8004b1e:	4a14      	ldr	r2, [pc, #80]	; (8004b70 <FDCAN_Config+0x78>)
 8004b20:	615a      	str	r2, [r3, #20]

	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &hfdcan_filter) != HAL_OK)
 8004b22:	4a12      	ldr	r2, [pc, #72]	; (8004b6c <FDCAN_Config+0x74>)
 8004b24:	4b13      	ldr	r3, [pc, #76]	; (8004b74 <FDCAN_Config+0x7c>)
 8004b26:	0011      	movs	r1, r2
 8004b28:	0018      	movs	r0, r3
 8004b2a:	f7fc fe09 	bl	8001740 <HAL_FDCAN_ConfigFilter>
 8004b2e:	1e03      	subs	r3, r0, #0
 8004b30:	d001      	beq.n	8004b36 <FDCAN_Config+0x3e>
	{
		Error_Handler();
 8004b32:	f7fc f857 	bl	8000be4 <Error_Handler>
	}

	/* Configure and enable Tx Delay Compensation, required for BRS mode.
		 TdcOffset default recommended value: DataTimeSeg1 * DataPrescaler
		 TdcFilter default recommended value: 0 */
	if (HAL_FDCAN_ConfigTxDelayCompensation(&hfdcan1, hfdcan1.Init.DataPrescaler * hfdcan1.Init.DataTimeSeg1, 0) != HAL_OK)
 8004b36:	4b0f      	ldr	r3, [pc, #60]	; (8004b74 <FDCAN_Config+0x7c>)
 8004b38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b3a:	4b0e      	ldr	r3, [pc, #56]	; (8004b74 <FDCAN_Config+0x7c>)
 8004b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b3e:	4353      	muls	r3, r2
 8004b40:	0019      	movs	r1, r3
 8004b42:	4b0c      	ldr	r3, [pc, #48]	; (8004b74 <FDCAN_Config+0x7c>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	0018      	movs	r0, r3
 8004b48:	f7fc fe57 	bl	80017fa <HAL_FDCAN_ConfigTxDelayCompensation>
 8004b4c:	1e03      	subs	r3, r0, #0
 8004b4e:	d001      	beq.n	8004b54 <FDCAN_Config+0x5c>
	{
		Error_Handler();
 8004b50:	f7fc f848 	bl	8000be4 <Error_Handler>
	}

	if (HAL_FDCAN_EnableTxDelayCompensation(&hfdcan1) != HAL_OK)
 8004b54:	4b07      	ldr	r3, [pc, #28]	; (8004b74 <FDCAN_Config+0x7c>)
 8004b56:	0018      	movs	r0, r3
 8004b58:	f7fc fe6f 	bl	800183a <HAL_FDCAN_EnableTxDelayCompensation>
 8004b5c:	1e03      	subs	r3, r0, #0
 8004b5e:	d001      	beq.n	8004b64 <FDCAN_Config+0x6c>
	{
		Error_Handler();
 8004b60:	f7fc f840 	bl	8000be4 <Error_Handler>
	}
}
 8004b64:	46c0      	nop			; (mov r8, r8)
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	46c0      	nop			; (mov r8, r8)
 8004b6c:	20000088 	.word	0x20000088
 8004b70:	000007ff 	.word	0x000007ff
 8004b74:	200000a0 	.word	0x200000a0

08004b78 <FDCAN_Enable>:

void FDCAN_Enable(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
	FDCAN_Config();
 8004b7c:	f7ff ffbc 	bl	8004af8 <FDCAN_Config>
	enterNormalMode();											//CAN收发器正常模�?????
 8004b80:	f7ff ffa4 	bl	8004acc <enterNormalMode>
	HAL_Delay(5);
 8004b84:	2005      	movs	r0, #5
 8004b86:	f7fc fa95 	bl	80010b4 <HAL_Delay>

	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,0) != HAL_OK)		//使能FIFO0新消息中�?????
 8004b8a:	4b1e      	ldr	r3, [pc, #120]	; (8004c04 <FDCAN_Enable+0x8c>)
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	2101      	movs	r1, #1
 8004b90:	0018      	movs	r0, r3
 8004b92:	f7fc fffb 	bl	8001b8c <HAL_FDCAN_ActivateNotification>
 8004b96:	1e03      	subs	r3, r0, #0
 8004b98:	d001      	beq.n	8004b9e <FDCAN_Enable+0x26>
	{
		Error_Handler();
 8004b9a:	f7fc f823 	bl	8000be4 <Error_Handler>
	}

	if (HAL_FDCAN_Start(&hfdcan1)!= HAL_OK)														//使能FDCAN
 8004b9e:	4b19      	ldr	r3, [pc, #100]	; (8004c04 <FDCAN_Enable+0x8c>)
 8004ba0:	0018      	movs	r0, r3
 8004ba2:	f7fc fe6a 	bl	800187a <HAL_FDCAN_Start>
 8004ba6:	1e03      	subs	r3, r0, #0
 8004ba8:	d001      	beq.n	8004bae <FDCAN_Enable+0x36>
	{
		Error_Handler();
 8004baa:	f7fc f81b 	bl	8000be4 <Error_Handler>
	}

	TxHeader.Identifier = 0x111;
 8004bae:	4b16      	ldr	r3, [pc, #88]	; (8004c08 <FDCAN_Enable+0x90>)
 8004bb0:	2212      	movs	r2, #18
 8004bb2:	32ff      	adds	r2, #255	; 0xff
 8004bb4:	601a      	str	r2, [r3, #0]
	TxHeader.IdType = FDCAN_STANDARD_ID;
 8004bb6:	4b14      	ldr	r3, [pc, #80]	; (8004c08 <FDCAN_Enable+0x90>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8004bbc:	4b12      	ldr	r3, [pc, #72]	; (8004c08 <FDCAN_Enable+0x90>)
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	609a      	str	r2, [r3, #8]
	TxHeader.DataLength = FDCAN_DLC_BYTES_64;
 8004bc2:	4b11      	ldr	r3, [pc, #68]	; (8004c08 <FDCAN_Enable+0x90>)
 8004bc4:	220f      	movs	r2, #15
 8004bc6:	60da      	str	r2, [r3, #12]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8004bc8:	4b0f      	ldr	r3, [pc, #60]	; (8004c08 <FDCAN_Enable+0x90>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8004bce:	4b0e      	ldr	r3, [pc, #56]	; (8004c08 <FDCAN_Enable+0x90>)
 8004bd0:	2280      	movs	r2, #128	; 0x80
 8004bd2:	0352      	lsls	r2, r2, #13
 8004bd4:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat = FDCAN_FD_CAN;
 8004bd6:	4b0c      	ldr	r3, [pc, #48]	; (8004c08 <FDCAN_Enable+0x90>)
 8004bd8:	2280      	movs	r2, #128	; 0x80
 8004bda:	0392      	lsls	r2, r2, #14
 8004bdc:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 8004bde:	4b0a      	ldr	r3, [pc, #40]	; (8004c08 <FDCAN_Enable+0x90>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker       = 0;
 8004be4:	4b08      	ldr	r3, [pc, #32]	; (8004c08 <FDCAN_Enable+0x90>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	621a      	str	r2, [r3, #32]

	head = tail = 0;
 8004bea:	4b08      	ldr	r3, [pc, #32]	; (8004c0c <FDCAN_Enable+0x94>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	4b06      	ldr	r3, [pc, #24]	; (8004c0c <FDCAN_Enable+0x94>)
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	4b06      	ldr	r3, [pc, #24]	; (8004c10 <FDCAN_Enable+0x98>)
 8004bf6:	601a      	str	r2, [r3, #0]
	validCount = 0;
 8004bf8:	4b06      	ldr	r3, [pc, #24]	; (8004c14 <FDCAN_Enable+0x9c>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	601a      	str	r2, [r3, #0]
}
 8004bfe:	46c0      	nop			; (mov r8, r8)
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	200000a0 	.word	0x200000a0
 8004c08:	200001a0 	.word	0x200001a0
 8004c0c:	2000a44c 	.word	0x2000a44c
 8004c10:	2000a448 	.word	0x2000a448
 8004c14:	2000a444 	.word	0x2000a444

08004c18 <FDCAN_TxConfig>:

void FDCAN_TxConfig(void)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	af00      	add	r7, sp, #0
	TxHeader.Identifier = 0x111;
 8004c1c:	4b03      	ldr	r3, [pc, #12]	; (8004c2c <FDCAN_TxConfig+0x14>)
 8004c1e:	2212      	movs	r2, #18
 8004c20:	32ff      	adds	r2, #255	; 0xff
 8004c22:	601a      	str	r2, [r3, #0]
}
 8004c24:	46c0      	nop			; (mov r8, r8)
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	46c0      	nop			; (mov r8, r8)
 8004c2c:	200001a0 	.word	0x200001a0

08004c30 <FDCAN_SendByte>:

void FDCAN_SendByte(uint8_t byte)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	0002      	movs	r2, r0
 8004c38:	1dfb      	adds	r3, r7, #7
 8004c3a:	701a      	strb	r2, [r3, #0]
	TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 8004c3c:	4b15      	ldr	r3, [pc, #84]	; (8004c94 <FDCAN_SendByte+0x64>)
 8004c3e:	2201      	movs	r2, #1
 8004c40:	60da      	str	r2, [r3, #12]
	while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 0);
 8004c42:	46c0      	nop			; (mov r8, r8)
 8004c44:	4b14      	ldr	r3, [pc, #80]	; (8004c98 <FDCAN_SendByte+0x68>)
 8004c46:	0018      	movs	r0, r3
 8004c48:	f7fc ff90 	bl	8001b6c <HAL_FDCAN_GetTxFifoFreeLevel>
 8004c4c:	1e03      	subs	r3, r0, #0
 8004c4e:	d0f9      	beq.n	8004c44 <FDCAN_SendByte+0x14>

	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,&TxHeader,&byte);
 8004c50:	1dfa      	adds	r2, r7, #7
 8004c52:	4910      	ldr	r1, [pc, #64]	; (8004c94 <FDCAN_SendByte+0x64>)
 8004c54:	4b10      	ldr	r3, [pc, #64]	; (8004c98 <FDCAN_SendByte+0x68>)
 8004c56:	0018      	movs	r0, r3
 8004c58:	f7fc fe35 	bl	80018c6 <HAL_FDCAN_AddMessageToTxFifoQ>

	/* Wait that the data is completely sent (sent FIFO empty) */
	while (((&hfdcan1)->Instance->IR & FDCAN_IR_TFE) != FDCAN_IR_TFE );
 8004c5c:	46c0      	nop			; (mov r8, r8)
 8004c5e:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <FDCAN_SendByte+0x68>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c64:	2380      	movs	r3, #128	; 0x80
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	401a      	ands	r2, r3
 8004c6a:	2380      	movs	r3, #128	; 0x80
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d1f5      	bne.n	8004c5e <FDCAN_SendByte+0x2e>

	/* Clear the complete flag */
	(&hfdcan1)->Instance->IR &= FDCAN_IR_TFE;
 8004c72:	4b09      	ldr	r3, [pc, #36]	; (8004c98 <FDCAN_SendByte+0x68>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004c78:	4b07      	ldr	r3, [pc, #28]	; (8004c98 <FDCAN_SendByte+0x68>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2280      	movs	r2, #128	; 0x80
 8004c7e:	0092      	lsls	r2, r2, #2
 8004c80:	400a      	ands	r2, r1
 8004c82:	651a      	str	r2, [r3, #80]	; 0x50

	HAL_Delay(1);
 8004c84:	2001      	movs	r0, #1
 8004c86:	f7fc fa15 	bl	80010b4 <HAL_Delay>
}
 8004c8a:	46c0      	nop			; (mov r8, r8)
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	b002      	add	sp, #8
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	46c0      	nop			; (mov r8, r8)
 8004c94:	200001a0 	.word	0x200001a0
 8004c98:	200000a0 	.word	0x200000a0

08004c9c <FDCAN_SendBytes>:

void FDCAN_SendBytes(uint8_t *Buffer, uint32_t BufferSize)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
	TxHeader.DataLength = BufferSize;
 8004ca6:	4b15      	ldr	r3, [pc, #84]	; (8004cfc <FDCAN_SendBytes+0x60>)
 8004ca8:	683a      	ldr	r2, [r7, #0]
 8004caa:	60da      	str	r2, [r3, #12]

	while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 0);
 8004cac:	46c0      	nop			; (mov r8, r8)
 8004cae:	4b14      	ldr	r3, [pc, #80]	; (8004d00 <FDCAN_SendBytes+0x64>)
 8004cb0:	0018      	movs	r0, r3
 8004cb2:	f7fc ff5b 	bl	8001b6c <HAL_FDCAN_GetTxFifoFreeLevel>
 8004cb6:	1e03      	subs	r3, r0, #0
 8004cb8:	d0f9      	beq.n	8004cae <FDCAN_SendBytes+0x12>

	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, Buffer);
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	490f      	ldr	r1, [pc, #60]	; (8004cfc <FDCAN_SendBytes+0x60>)
 8004cbe:	4b10      	ldr	r3, [pc, #64]	; (8004d00 <FDCAN_SendBytes+0x64>)
 8004cc0:	0018      	movs	r0, r3
 8004cc2:	f7fc fe00 	bl	80018c6 <HAL_FDCAN_AddMessageToTxFifoQ>

	/* Wait that the data is completely sent (sent FIFO empty) */
	while (((&hfdcan1)->Instance->IR & FDCAN_IR_TFE) != FDCAN_IR_TFE);
 8004cc6:	46c0      	nop			; (mov r8, r8)
 8004cc8:	4b0d      	ldr	r3, [pc, #52]	; (8004d00 <FDCAN_SendBytes+0x64>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004cce:	2380      	movs	r3, #128	; 0x80
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	401a      	ands	r2, r3
 8004cd4:	2380      	movs	r3, #128	; 0x80
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d1f5      	bne.n	8004cc8 <FDCAN_SendBytes+0x2c>

	/* Clear the complete flag */
	(&hfdcan1)->Instance->IR &= FDCAN_IR_TFE;
 8004cdc:	4b08      	ldr	r3, [pc, #32]	; (8004d00 <FDCAN_SendBytes+0x64>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004ce2:	4b07      	ldr	r3, [pc, #28]	; (8004d00 <FDCAN_SendBytes+0x64>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2280      	movs	r2, #128	; 0x80
 8004ce8:	0092      	lsls	r2, r2, #2
 8004cea:	400a      	ands	r2, r1
 8004cec:	651a      	str	r2, [r3, #80]	; 0x50

	HAL_Delay(1);
 8004cee:	2001      	movs	r0, #1
 8004cf0:	f7fc f9e0 	bl	80010b4 <HAL_Delay>
}
 8004cf4:	46c0      	nop			; (mov r8, r8)
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	b002      	add	sp, #8
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	200001a0 	.word	0x200001a0
 8004d00:	200000a0 	.word	0x200000a0

08004d04 <FDCAN_ReadByte>:

uint8_t FDCAN_ReadByte(void)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b09c      	sub	sp, #112	; 0x70
 8004d08:	af00      	add	r7, sp, #0
	FDCanRxHeader header;
	int err;

	err = read(&header);
 8004d0a:	1d3b      	adds	r3, r7, #4
 8004d0c:	0018      	movs	r0, r3
 8004d0e:	f000 f8a1 	bl	8004e54 <read>
 8004d12:	0003      	movs	r3, r0
 8004d14:	66fb      	str	r3, [r7, #108]	; 0x6c
	if(err){
 8004d16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d006      	beq.n	8004d2a <FDCAN_ReadByte+0x26>
		HAL_Delay(1);
 8004d1c:	2001      	movs	r0, #1
 8004d1e:	f7fc f9c9 	bl	80010b4 <HAL_Delay>
		return header.data[0];
 8004d22:	1d3b      	adds	r3, r7, #4
 8004d24:	2228      	movs	r2, #40	; 0x28
 8004d26:	5c9b      	ldrb	r3, [r3, r2]
 8004d28:	e003      	b.n	8004d32 <FDCAN_ReadByte+0x2e>
	}
	else
	{
		printf("Buffer is Empty\n");
 8004d2a:	4b04      	ldr	r3, [pc, #16]	; (8004d3c <FDCAN_ReadByte+0x38>)
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	f000 fba5 	bl	800547c <puts>
	}
}
 8004d32:	0018      	movs	r0, r3
 8004d34:	46bd      	mov	sp, r7
 8004d36:	b01c      	add	sp, #112	; 0x70
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	46c0      	nop			; (mov r8, r8)
 8004d3c:	080061f4 	.word	0x080061f4

08004d40 <FDCAN_ReadBytes>:

void FDCAN_ReadBytes(uint8_t *Buffer, uint32_t BufferSize)
{
 8004d40:	b590      	push	{r4, r7, lr}
 8004d42:	b09f      	sub	sp, #124	; 0x7c
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
	FDCanRxHeader header;
	int err;

	err = read(&header);
 8004d4a:	240c      	movs	r4, #12
 8004d4c:	193b      	adds	r3, r7, r4
 8004d4e:	0018      	movs	r0, r3
 8004d50:	f000 f880 	bl	8004e54 <read>
 8004d54:	0003      	movs	r3, r0
 8004d56:	677b      	str	r3, [r7, #116]	; 0x74
	if(err){
 8004d58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00b      	beq.n	8004d76 <FDCAN_ReadBytes+0x36>
		memcpy(Buffer,header.data,sizeof(header.data));
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	193b      	adds	r3, r7, r4
 8004d62:	0010      	movs	r0, r2
 8004d64:	3328      	adds	r3, #40	; 0x28
 8004d66:	2240      	movs	r2, #64	; 0x40
 8004d68:	0019      	movs	r1, r3
 8004d6a:	f000 fd06 	bl	800577a <memcpy>
		HAL_Delay(1);
 8004d6e:	2001      	movs	r0, #1
 8004d70:	f7fc f9a0 	bl	80010b4 <HAL_Delay>
	}
	else
	{
		printf("Buffer is Empty\n");
	}
}
 8004d74:	e003      	b.n	8004d7e <FDCAN_ReadBytes+0x3e>
		printf("Buffer is Empty\n");
 8004d76:	4b04      	ldr	r3, [pc, #16]	; (8004d88 <FDCAN_ReadBytes+0x48>)
 8004d78:	0018      	movs	r0, r3
 8004d7a:	f000 fb7f 	bl	800547c <puts>
}
 8004d7e:	46c0      	nop			; (mov r8, r8)
 8004d80:	46bd      	mov	sp, r7
 8004d82:	b01f      	add	sp, #124	; 0x7c
 8004d84:	bd90      	pop	{r4, r7, pc}
 8004d86:	46c0      	nop			; (mov r8, r8)
 8004d88:	080061f4 	.word	0x080061f4

08004d8c <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)			//接收中断回调函数重写
{
 8004d8c:	b590      	push	{r4, r7, lr}
 8004d8e:	b09d      	sub	sp, #116	; 0x74
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
	FDCanRxHeader header;
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	d00c      	beq.n	8004db8 <HAL_FDCAN_RxFifo0Callback+0x2c>
	{
//		rx_flag = 1;
		/* Retrieve Rx messages from RX FIFO0 */
		HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &(header.RxHeader), header.data);
 8004d9e:	2208      	movs	r2, #8
 8004da0:	18bb      	adds	r3, r7, r2
 8004da2:	3328      	adds	r3, #40	; 0x28
 8004da4:	0014      	movs	r4, r2
 8004da6:	18ba      	adds	r2, r7, r2
 8004da8:	4805      	ldr	r0, [pc, #20]	; (8004dc0 <HAL_FDCAN_RxFifo0Callback+0x34>)
 8004daa:	2140      	movs	r1, #64	; 0x40
 8004dac:	f7fc fdd0 	bl	8001950 <HAL_FDCAN_GetRxMessage>
		/* write buffer */
		write(&header);
 8004db0:	193b      	adds	r3, r7, r4
 8004db2:	0018      	movs	r0, r3
 8004db4:	f000 f81a 	bl	8004dec <write>
	}
}
 8004db8:	46c0      	nop			; (mov r8, r8)
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	b01d      	add	sp, #116	; 0x74
 8004dbe:	bd90      	pop	{r4, r7, pc}
 8004dc0:	200000a0 	.word	0x200000a0

08004dc4 <getNextPos>:

int getNextPos(int cur)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
	return (cur+1) == size ? 0 : cur+1;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	1c5a      	adds	r2, r3, #1
 8004dd0:	4b05      	ldr	r3, [pc, #20]	; (8004de8 <getNextPos+0x24>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d002      	beq.n	8004dde <getNextPos+0x1a>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	3301      	adds	r3, #1
 8004ddc:	e000      	b.n	8004de0 <getNextPos+0x1c>
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	0018      	movs	r0, r3
 8004de2:	46bd      	mov	sp, r7
 8004de4:	b002      	add	sp, #8
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	2000000c 	.word	0x2000000c

08004dec <write>:

int write(FDCanRxHeader *content)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
	int ret = 1;
 8004df4:	2301      	movs	r3, #1
 8004df6:	60fb      	str	r3, [r7, #12]
	if (validCount < size) {
 8004df8:	4b12      	ldr	r3, [pc, #72]	; (8004e44 <write+0x58>)
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	4b12      	ldr	r3, [pc, #72]	; (8004e48 <write+0x5c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	da18      	bge.n	8004e36 <write+0x4a>
		_Buffer[tail] = *content;
 8004e04:	4b11      	ldr	r3, [pc, #68]	; (8004e4c <write+0x60>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a11      	ldr	r2, [pc, #68]	; (8004e50 <write+0x64>)
 8004e0a:	2168      	movs	r1, #104	; 0x68
 8004e0c:	434b      	muls	r3, r1
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	18d3      	adds	r3, r2, r3
 8004e12:	2268      	movs	r2, #104	; 0x68
 8004e14:	0018      	movs	r0, r3
 8004e16:	f000 fcb0 	bl	800577a <memcpy>

		tail = getNextPos(tail);
 8004e1a:	4b0c      	ldr	r3, [pc, #48]	; (8004e4c <write+0x60>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	0018      	movs	r0, r3
 8004e20:	f7ff ffd0 	bl	8004dc4 <getNextPos>
 8004e24:	0002      	movs	r2, r0
 8004e26:	4b09      	ldr	r3, [pc, #36]	; (8004e4c <write+0x60>)
 8004e28:	601a      	str	r2, [r3, #0]
		validCount++;
 8004e2a:	4b06      	ldr	r3, [pc, #24]	; (8004e44 <write+0x58>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	1c5a      	adds	r2, r3, #1
 8004e30:	4b04      	ldr	r3, [pc, #16]	; (8004e44 <write+0x58>)
 8004e32:	601a      	str	r2, [r3, #0]
 8004e34:	e001      	b.n	8004e3a <write+0x4e>
	} else {
		/* Buffer is FULL */
		ret = 0;
 8004e36:	2300      	movs	r3, #0
 8004e38:	60fb      	str	r3, [r7, #12]
	}
	return ret;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
}
 8004e3c:	0018      	movs	r0, r3
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	b004      	add	sp, #16
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	2000a444 	.word	0x2000a444
 8004e48:	2000000c 	.word	0x2000000c
 8004e4c:	2000a44c 	.word	0x2000a44c
 8004e50:	200001c4 	.word	0x200001c4

08004e54 <read>:

int read(FDCanRxHeader* buf)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
	int ret = 1;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	60fb      	str	r3, [r7, #12]
	if (validCount > 0) {
 8004e60:	4b11      	ldr	r3, [pc, #68]	; (8004ea8 <read+0x54>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	dd18      	ble.n	8004e9a <read+0x46>
		*buf = _Buffer[head];
 8004e68:	4b10      	ldr	r3, [pc, #64]	; (8004eac <read+0x58>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	4a10      	ldr	r2, [pc, #64]	; (8004eb0 <read+0x5c>)
 8004e70:	2168      	movs	r1, #104	; 0x68
 8004e72:	434b      	muls	r3, r1
 8004e74:	18d3      	adds	r3, r2, r3
 8004e76:	2268      	movs	r2, #104	; 0x68
 8004e78:	0019      	movs	r1, r3
 8004e7a:	f000 fc7e 	bl	800577a <memcpy>

		head = getNextPos(head);
 8004e7e:	4b0b      	ldr	r3, [pc, #44]	; (8004eac <read+0x58>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	0018      	movs	r0, r3
 8004e84:	f7ff ff9e 	bl	8004dc4 <getNextPos>
 8004e88:	0002      	movs	r2, r0
 8004e8a:	4b08      	ldr	r3, [pc, #32]	; (8004eac <read+0x58>)
 8004e8c:	601a      	str	r2, [r3, #0]
		validCount--;
 8004e8e:	4b06      	ldr	r3, [pc, #24]	; (8004ea8 <read+0x54>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	1e5a      	subs	r2, r3, #1
 8004e94:	4b04      	ldr	r3, [pc, #16]	; (8004ea8 <read+0x54>)
 8004e96:	601a      	str	r2, [r3, #0]
 8004e98:	e001      	b.n	8004e9e <read+0x4a>
	} else {
		/* Buffer is Empty */
		ret = 0;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	60fb      	str	r3, [r7, #12]
	}
	return ret;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
}
 8004ea0:	0018      	movs	r0, r3
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	b004      	add	sp, #16
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	2000a444 	.word	0x2000a444
 8004eac:	2000a448 	.word	0x2000a448
 8004eb0:	200001c4 	.word	0x200001c4

08004eb4 <FDCAN_GetCommand>:

void FDCAN_GetCommand(void)
{
 8004eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004eb6:	b087      	sub	sp, #28
 8004eb8:	af00      	add	r7, sp, #0
	uint8_t num,  version, commandlist[12];
	TxHeader.Identifier = GET;
 8004eba:	4b35      	ldr	r3, [pc, #212]	; (8004f90 <FDCAN_GetCommand+0xdc>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]

	FDCAN_SendByte(0x00);
 8004ec0:	2000      	movs	r0, #0
 8004ec2:	f7ff feb5 	bl	8004c30 <FDCAN_SendByte>
	HAL_Delay(10);
 8004ec6:	200a      	movs	r0, #10
 8004ec8:	f7fc f8f4 	bl	80010b4 <HAL_Delay>
	if ((FDCAN_ReadByte() & ACK_BYTE) == ACK_BYTE)
 8004ecc:	f7ff ff1a 	bl	8004d04 <FDCAN_ReadByte>
 8004ed0:	0003      	movs	r3, r0
 8004ed2:	001a      	movs	r2, r3
 8004ed4:	2379      	movs	r3, #121	; 0x79
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	2b79      	cmp	r3, #121	; 0x79
 8004eda:	d143      	bne.n	8004f64 <FDCAN_GetCommand+0xb0>
	{
		num = FDCAN_ReadByte();
 8004edc:	2513      	movs	r5, #19
 8004ede:	197c      	adds	r4, r7, r5
 8004ee0:	f7ff ff10 	bl	8004d04 <FDCAN_ReadByte>
 8004ee4:	0003      	movs	r3, r0
 8004ee6:	7023      	strb	r3, [r4, #0]
		version = FDCAN_ReadByte();
 8004ee8:	2612      	movs	r6, #18
 8004eea:	19bc      	adds	r4, r7, r6
 8004eec:	f7ff ff0a 	bl	8004d04 <FDCAN_ReadByte>
 8004ef0:	0003      	movs	r3, r0
 8004ef2:	7023      	strb	r3, [r4, #0]
		printf("num:%d,version:%d\n",num,version);
 8004ef4:	197b      	adds	r3, r7, r5
 8004ef6:	7819      	ldrb	r1, [r3, #0]
 8004ef8:	19bb      	adds	r3, r7, r6
 8004efa:	781a      	ldrb	r2, [r3, #0]
 8004efc:	4b25      	ldr	r3, [pc, #148]	; (8004f94 <FDCAN_GetCommand+0xe0>)
 8004efe:	0018      	movs	r0, r3
 8004f00:	f000 fa56 	bl	80053b0 <iprintf>
		printf("GetCommand:\n");
 8004f04:	4b24      	ldr	r3, [pc, #144]	; (8004f98 <FDCAN_GetCommand+0xe4>)
 8004f06:	0018      	movs	r0, r3
 8004f08:	f000 fab8 	bl	800547c <puts>

		for(int i=0;i<num;i++)
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]
 8004f10:	e015      	b.n	8004f3e <FDCAN_GetCommand+0x8a>
		{
			commandlist[i] = FDCAN_ReadByte();
 8004f12:	f7ff fef7 	bl	8004d04 <FDCAN_ReadByte>
 8004f16:	0003      	movs	r3, r0
 8004f18:	0019      	movs	r1, r3
 8004f1a:	1d3a      	adds	r2, r7, #4
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	18d3      	adds	r3, r2, r3
 8004f20:	1c0a      	adds	r2, r1, #0
 8004f22:	701a      	strb	r2, [r3, #0]
			printf("0x%x\n",commandlist[i]);
 8004f24:	1d3a      	adds	r2, r7, #4
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	18d3      	adds	r3, r2, r3
 8004f2a:	781b      	ldrb	r3, [r3, #0]
 8004f2c:	001a      	movs	r2, r3
 8004f2e:	4b1b      	ldr	r3, [pc, #108]	; (8004f9c <FDCAN_GetCommand+0xe8>)
 8004f30:	0011      	movs	r1, r2
 8004f32:	0018      	movs	r0, r3
 8004f34:	f000 fa3c 	bl	80053b0 <iprintf>
		for(int i=0;i<num;i++)
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	617b      	str	r3, [r7, #20]
 8004f3e:	2313      	movs	r3, #19
 8004f40:	18fb      	adds	r3, r7, r3
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	697a      	ldr	r2, [r7, #20]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	dbe3      	blt.n	8004f12 <FDCAN_GetCommand+0x5e>
		}

		if((FDCAN_ReadByte() & ACK_BYTE) == ACK_BYTE)
 8004f4a:	f7ff fedb 	bl	8004d04 <FDCAN_ReadByte>
 8004f4e:	0003      	movs	r3, r0
 8004f50:	001a      	movs	r2, r3
 8004f52:	2379      	movs	r3, #121	; 0x79
 8004f54:	4013      	ands	r3, r2
 8004f56:	2b79      	cmp	r3, #121	; 0x79
 8004f58:	d115      	bne.n	8004f86 <FDCAN_GetCommand+0xd2>
		{
			printf("GetCommand Success!\n");
 8004f5a:	4b11      	ldr	r3, [pc, #68]	; (8004fa0 <FDCAN_GetCommand+0xec>)
 8004f5c:	0018      	movs	r0, r3
 8004f5e:	f000 fa8d 	bl	800547c <puts>
	}
	else
	{
		printf("error\n");
	}
}
 8004f62:	e010      	b.n	8004f86 <FDCAN_GetCommand+0xd2>
	else if((FDCAN_ReadByte() & NACK_BYTE) == NACK_BYTE)
 8004f64:	f7ff fece 	bl	8004d04 <FDCAN_ReadByte>
 8004f68:	0003      	movs	r3, r0
 8004f6a:	001a      	movs	r2, r3
 8004f6c:	231f      	movs	r3, #31
 8004f6e:	4013      	ands	r3, r2
 8004f70:	2b1f      	cmp	r3, #31
 8004f72:	d104      	bne.n	8004f7e <FDCAN_GetCommand+0xca>
		printf("GetCommand fail!\n");
 8004f74:	4b0b      	ldr	r3, [pc, #44]	; (8004fa4 <FDCAN_GetCommand+0xf0>)
 8004f76:	0018      	movs	r0, r3
 8004f78:	f000 fa80 	bl	800547c <puts>
}
 8004f7c:	e003      	b.n	8004f86 <FDCAN_GetCommand+0xd2>
		printf("error\n");
 8004f7e:	4b0a      	ldr	r3, [pc, #40]	; (8004fa8 <FDCAN_GetCommand+0xf4>)
 8004f80:	0018      	movs	r0, r3
 8004f82:	f000 fa7b 	bl	800547c <puts>
}
 8004f86:	46c0      	nop			; (mov r8, r8)
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	b007      	add	sp, #28
 8004f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f8e:	46c0      	nop			; (mov r8, r8)
 8004f90:	200001a0 	.word	0x200001a0
 8004f94:	08006204 	.word	0x08006204
 8004f98:	08006218 	.word	0x08006218
 8004f9c:	08006224 	.word	0x08006224
 8004fa0:	0800622c 	.word	0x0800622c
 8004fa4:	08006240 	.word	0x08006240
 8004fa8:	08006254 	.word	0x08006254

08004fac <FDCAN_GetID>:

void FDCAN_GetID(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b090      	sub	sp, #64	; 0x40
 8004fb0:	af00      	add	r7, sp, #0
	uint8_t data[64];
	TxHeader.Identifier = GETID;
 8004fb2:	4b21      	ldr	r3, [pc, #132]	; (8005038 <FDCAN_GetID+0x8c>)
 8004fb4:	2202      	movs	r2, #2
 8004fb6:	601a      	str	r2, [r3, #0]

	FDCAN_SendByte(0x00);
 8004fb8:	2000      	movs	r0, #0
 8004fba:	f7ff fe39 	bl	8004c30 <FDCAN_SendByte>
	HAL_Delay(10);
 8004fbe:	200a      	movs	r0, #10
 8004fc0:	f7fc f878 	bl	80010b4 <HAL_Delay>
	if ((FDCAN_ReadByte() & ACK_BYTE) == ACK_BYTE)
 8004fc4:	f7ff fe9e 	bl	8004d04 <FDCAN_ReadByte>
 8004fc8:	0003      	movs	r3, r0
 8004fca:	001a      	movs	r2, r3
 8004fcc:	2379      	movs	r3, #121	; 0x79
 8004fce:	4013      	ands	r3, r2
 8004fd0:	2b79      	cmp	r3, #121	; 0x79
 8004fd2:	d11b      	bne.n	800500c <FDCAN_GetID+0x60>
	{
		FDCAN_ReadBytes(data,FDCAN_DLC_BYTES_2);
 8004fd4:	003b      	movs	r3, r7
 8004fd6:	2102      	movs	r1, #2
 8004fd8:	0018      	movs	r0, r3
 8004fda:	f7ff feb1 	bl	8004d40 <FDCAN_ReadBytes>
		printf("GetID:0x%x%x\n",*data,*(data+1));
 8004fde:	003b      	movs	r3, r7
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	0019      	movs	r1, r3
 8004fe4:	003b      	movs	r3, r7
 8004fe6:	785b      	ldrb	r3, [r3, #1]
 8004fe8:	001a      	movs	r2, r3
 8004fea:	4b14      	ldr	r3, [pc, #80]	; (800503c <FDCAN_GetID+0x90>)
 8004fec:	0018      	movs	r0, r3
 8004fee:	f000 f9df 	bl	80053b0 <iprintf>
		if ((FDCAN_ReadByte() & ACK_BYTE) == ACK_BYTE)
 8004ff2:	f7ff fe87 	bl	8004d04 <FDCAN_ReadByte>
 8004ff6:	0003      	movs	r3, r0
 8004ff8:	001a      	movs	r2, r3
 8004ffa:	2379      	movs	r3, #121	; 0x79
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	2b79      	cmp	r3, #121	; 0x79
 8005000:	d115      	bne.n	800502e <FDCAN_GetID+0x82>
		{
			printf("GetID Success!\n");
 8005002:	4b0f      	ldr	r3, [pc, #60]	; (8005040 <FDCAN_GetID+0x94>)
 8005004:	0018      	movs	r0, r3
 8005006:	f000 fa39 	bl	800547c <puts>
	}
	else
	{
		printf("error\n");
	}
}
 800500a:	e010      	b.n	800502e <FDCAN_GetID+0x82>
	else if((FDCAN_ReadByte() & NACK_BYTE) == NACK_BYTE)
 800500c:	f7ff fe7a 	bl	8004d04 <FDCAN_ReadByte>
 8005010:	0003      	movs	r3, r0
 8005012:	001a      	movs	r2, r3
 8005014:	231f      	movs	r3, #31
 8005016:	4013      	ands	r3, r2
 8005018:	2b1f      	cmp	r3, #31
 800501a:	d104      	bne.n	8005026 <FDCAN_GetID+0x7a>
		printf("GetID fail!\n");
 800501c:	4b09      	ldr	r3, [pc, #36]	; (8005044 <FDCAN_GetID+0x98>)
 800501e:	0018      	movs	r0, r3
 8005020:	f000 fa2c 	bl	800547c <puts>
}
 8005024:	e003      	b.n	800502e <FDCAN_GetID+0x82>
		printf("error\n");
 8005026:	4b08      	ldr	r3, [pc, #32]	; (8005048 <FDCAN_GetID+0x9c>)
 8005028:	0018      	movs	r0, r3
 800502a:	f000 fa27 	bl	800547c <puts>
}
 800502e:	46c0      	nop			; (mov r8, r8)
 8005030:	46bd      	mov	sp, r7
 8005032:	b010      	add	sp, #64	; 0x40
 8005034:	bd80      	pop	{r7, pc}
 8005036:	46c0      	nop			; (mov r8, r8)
 8005038:	200001a0 	.word	0x200001a0
 800503c:	0800625c 	.word	0x0800625c
 8005040:	0800626c 	.word	0x0800626c
 8005044:	0800627c 	.word	0x0800627c
 8005048:	08006254 	.word	0x08006254

0800504c <FDCAN_WriteMemory>:
		printf("error\n");
	}
}

void FDCAN_WriteMemory(uint8_t *address, uint8_t *data)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b084      	sub	sp, #16
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
//	uint32_t address;
//	uint8_t txdata[5] = {0x08,0x01,0x00,0x00,0xFF};
	TxHeader.Identifier = WRITE;
 8005056:	4b26      	ldr	r3, [pc, #152]	; (80050f0 <FDCAN_WriteMemory+0xa4>)
 8005058:	2231      	movs	r2, #49	; 0x31
 800505a:	601a      	str	r2, [r3, #0]

//	address = 0x08000000;

	FDCAN_SendBytes(address,FDCAN_DLC_BYTES_5);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2105      	movs	r1, #5
 8005060:	0018      	movs	r0, r3
 8005062:	f7ff fe1b 	bl	8004c9c <FDCAN_SendBytes>
	FDCAN_TxConfig();
 8005066:	f7ff fdd7 	bl	8004c18 <FDCAN_TxConfig>
	HAL_Delay(10);
 800506a:	200a      	movs	r0, #10
 800506c:	f7fc f822 	bl	80010b4 <HAL_Delay>
	if ((FDCAN_ReadByte() & ACK_BYTE) == ACK_BYTE)
 8005070:	f7ff fe48 	bl	8004d04 <FDCAN_ReadByte>
 8005074:	0003      	movs	r3, r0
 8005076:	001a      	movs	r2, r3
 8005078:	2379      	movs	r3, #121	; 0x79
 800507a:	4013      	ands	r3, r2
 800507c:	2b79      	cmp	r3, #121	; 0x79
 800507e:	d121      	bne.n	80050c4 <FDCAN_WriteMemory+0x78>
	{
		for (int i=0;i<4;i++)
 8005080:	2300      	movs	r3, #0
 8005082:	60fb      	str	r3, [r7, #12]
 8005084:	e00b      	b.n	800509e <FDCAN_WriteMemory+0x52>
//			{
//				data[count] = FLASH_Read(address++);
//				printf("%x ",data[count]);
//			}
//			printf("\n");
			FDCAN_SendBytes((data+i*64),FDCAN_DLC_BYTES_64);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	019b      	lsls	r3, r3, #6
 800508a:	001a      	movs	r2, r3
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	189b      	adds	r3, r3, r2
 8005090:	210f      	movs	r1, #15
 8005092:	0018      	movs	r0, r3
 8005094:	f7ff fe02 	bl	8004c9c <FDCAN_SendBytes>
		for (int i=0;i<4;i++)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	3301      	adds	r3, #1
 800509c:	60fb      	str	r3, [r7, #12]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2b03      	cmp	r3, #3
 80050a2:	ddf0      	ble.n	8005086 <FDCAN_WriteMemory+0x3a>
		}

		HAL_Delay(10);
 80050a4:	200a      	movs	r0, #10
 80050a6:	f7fc f805 	bl	80010b4 <HAL_Delay>
		if ((FDCAN_ReadByte() & ACK_BYTE) == ACK_BYTE)
 80050aa:	f7ff fe2b 	bl	8004d04 <FDCAN_ReadByte>
 80050ae:	0003      	movs	r3, r0
 80050b0:	001a      	movs	r2, r3
 80050b2:	2379      	movs	r3, #121	; 0x79
 80050b4:	4013      	ands	r3, r2
 80050b6:	2b79      	cmp	r3, #121	; 0x79
 80050b8:	d115      	bne.n	80050e6 <FDCAN_WriteMemory+0x9a>
		{
			printf("WriteMemory Success!\n");
 80050ba:	4b0e      	ldr	r3, [pc, #56]	; (80050f4 <FDCAN_WriteMemory+0xa8>)
 80050bc:	0018      	movs	r0, r3
 80050be:	f000 f9dd 	bl	800547c <puts>
	}
	else
	{
		printf("error\n");
	}
}
 80050c2:	e010      	b.n	80050e6 <FDCAN_WriteMemory+0x9a>
	else if ((FDCAN_ReadByte() & NACK_BYTE) == NACK_BYTE)
 80050c4:	f7ff fe1e 	bl	8004d04 <FDCAN_ReadByte>
 80050c8:	0003      	movs	r3, r0
 80050ca:	001a      	movs	r2, r3
 80050cc:	231f      	movs	r3, #31
 80050ce:	4013      	ands	r3, r2
 80050d0:	2b1f      	cmp	r3, #31
 80050d2:	d104      	bne.n	80050de <FDCAN_WriteMemory+0x92>
		printf("WriteMemory fail!\n");
 80050d4:	4b08      	ldr	r3, [pc, #32]	; (80050f8 <FDCAN_WriteMemory+0xac>)
 80050d6:	0018      	movs	r0, r3
 80050d8:	f000 f9d0 	bl	800547c <puts>
}
 80050dc:	e003      	b.n	80050e6 <FDCAN_WriteMemory+0x9a>
		printf("error\n");
 80050de:	4b07      	ldr	r3, [pc, #28]	; (80050fc <FDCAN_WriteMemory+0xb0>)
 80050e0:	0018      	movs	r0, r3
 80050e2:	f000 f9cb 	bl	800547c <puts>
}
 80050e6:	46c0      	nop			; (mov r8, r8)
 80050e8:	46bd      	mov	sp, r7
 80050ea:	b004      	add	sp, #16
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	200001a0 	.word	0x200001a0
 80050f4:	080062cc 	.word	0x080062cc
 80050f8:	080062e4 	.word	0x080062e4
 80050fc:	08006254 	.word	0x08006254

08005100 <FDCAN_EraseMemory>:

void FDCAN_EraseMemory(uint8_t *txdata, uint8_t *data)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b082      	sub	sp, #8
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
	TxHeader.Identifier = ERASE;
 800510a:	4b1f      	ldr	r3, [pc, #124]	; (8005188 <FDCAN_EraseMemory+0x88>)
 800510c:	2244      	movs	r2, #68	; 0x44
 800510e:	601a      	str	r2, [r3, #0]

	FDCAN_SendBytes(txdata,FDCAN_DLC_BYTES_2);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2102      	movs	r1, #2
 8005114:	0018      	movs	r0, r3
 8005116:	f7ff fdc1 	bl	8004c9c <FDCAN_SendBytes>
	FDCAN_TxConfig();
 800511a:	f7ff fd7d 	bl	8004c18 <FDCAN_TxConfig>
	HAL_Delay(10);
 800511e:	200a      	movs	r0, #10
 8005120:	f7fb ffc8 	bl	80010b4 <HAL_Delay>
	if ((FDCAN_ReadByte() & ACK_BYTE) == ACK_BYTE)
 8005124:	f7ff fdee 	bl	8004d04 <FDCAN_ReadByte>
 8005128:	0003      	movs	r3, r0
 800512a:	001a      	movs	r2, r3
 800512c:	2379      	movs	r3, #121	; 0x79
 800512e:	4013      	ands	r3, r2
 8005130:	2b79      	cmp	r3, #121	; 0x79
 8005132:	d114      	bne.n	800515e <FDCAN_EraseMemory+0x5e>
	{
		FDCAN_SendBytes(data,FDCAN_DLC_BYTES_64);
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	210f      	movs	r1, #15
 8005138:	0018      	movs	r0, r3
 800513a:	f7ff fdaf 	bl	8004c9c <FDCAN_SendBytes>

		HAL_Delay(100);
 800513e:	2064      	movs	r0, #100	; 0x64
 8005140:	f7fb ffb8 	bl	80010b4 <HAL_Delay>
		if ((FDCAN_ReadByte() & ACK_BYTE) == ACK_BYTE)
 8005144:	f7ff fdde 	bl	8004d04 <FDCAN_ReadByte>
 8005148:	0003      	movs	r3, r0
 800514a:	001a      	movs	r2, r3
 800514c:	2379      	movs	r3, #121	; 0x79
 800514e:	4013      	ands	r3, r2
 8005150:	2b79      	cmp	r3, #121	; 0x79
 8005152:	d115      	bne.n	8005180 <FDCAN_EraseMemory+0x80>
		{
			printf("EraseMemory Success!\n");
 8005154:	4b0d      	ldr	r3, [pc, #52]	; (800518c <FDCAN_EraseMemory+0x8c>)
 8005156:	0018      	movs	r0, r3
 8005158:	f000 f990 	bl	800547c <puts>
	}
	else
	{
		printf("error\n");
	}
}
 800515c:	e010      	b.n	8005180 <FDCAN_EraseMemory+0x80>
	else if ((FDCAN_ReadByte() & NACK_BYTE) == NACK_BYTE)
 800515e:	f7ff fdd1 	bl	8004d04 <FDCAN_ReadByte>
 8005162:	0003      	movs	r3, r0
 8005164:	001a      	movs	r2, r3
 8005166:	231f      	movs	r3, #31
 8005168:	4013      	ands	r3, r2
 800516a:	2b1f      	cmp	r3, #31
 800516c:	d104      	bne.n	8005178 <FDCAN_EraseMemory+0x78>
		printf("WriteMemory fail!\n");
 800516e:	4b08      	ldr	r3, [pc, #32]	; (8005190 <FDCAN_EraseMemory+0x90>)
 8005170:	0018      	movs	r0, r3
 8005172:	f000 f983 	bl	800547c <puts>
}
 8005176:	e003      	b.n	8005180 <FDCAN_EraseMemory+0x80>
		printf("error\n");
 8005178:	4b06      	ldr	r3, [pc, #24]	; (8005194 <FDCAN_EraseMemory+0x94>)
 800517a:	0018      	movs	r0, r3
 800517c:	f000 f97e 	bl	800547c <puts>
}
 8005180:	46c0      	nop			; (mov r8, r8)
 8005182:	46bd      	mov	sp, r7
 8005184:	b002      	add	sp, #8
 8005186:	bd80      	pop	{r7, pc}
 8005188:	200001a0 	.word	0x200001a0
 800518c:	080062f8 	.word	0x080062f8
 8005190:	080062e4 	.word	0x080062e4
 8005194:	08006254 	.word	0x08006254

08005198 <FDCAN_Go>:

void FDCAN_Go(void)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
	uint8_t txdata[4] = {0x08,0x01,0x00,0x00};
 800519e:	1d3b      	adds	r3, r7, #4
 80051a0:	2284      	movs	r2, #132	; 0x84
 80051a2:	0052      	lsls	r2, r2, #1
 80051a4:	601a      	str	r2, [r3, #0]
	TxHeader.Identifier = GO;
 80051a6:	4b1c      	ldr	r3, [pc, #112]	; (8005218 <FDCAN_Go+0x80>)
 80051a8:	2221      	movs	r2, #33	; 0x21
 80051aa:	601a      	str	r2, [r3, #0]

	FDCAN_SendBytes(txdata,FDCAN_DLC_BYTES_4);
 80051ac:	1d3b      	adds	r3, r7, #4
 80051ae:	2104      	movs	r1, #4
 80051b0:	0018      	movs	r0, r3
 80051b2:	f7ff fd73 	bl	8004c9c <FDCAN_SendBytes>
	HAL_Delay(10);
 80051b6:	200a      	movs	r0, #10
 80051b8:	f7fb ff7c 	bl	80010b4 <HAL_Delay>
	if ((FDCAN_ReadByte() & ACK_BYTE) == ACK_BYTE)
 80051bc:	f7ff fda2 	bl	8004d04 <FDCAN_ReadByte>
 80051c0:	0003      	movs	r3, r0
 80051c2:	001a      	movs	r2, r3
 80051c4:	2379      	movs	r3, #121	; 0x79
 80051c6:	4013      	ands	r3, r2
 80051c8:	2b79      	cmp	r3, #121	; 0x79
 80051ca:	d10f      	bne.n	80051ec <FDCAN_Go+0x54>
	{
		HAL_Delay(10);
 80051cc:	200a      	movs	r0, #10
 80051ce:	f7fb ff71 	bl	80010b4 <HAL_Delay>
		if ((FDCAN_ReadByte() & ACK_BYTE) == ACK_BYTE)
 80051d2:	f7ff fd97 	bl	8004d04 <FDCAN_ReadByte>
 80051d6:	0003      	movs	r3, r0
 80051d8:	001a      	movs	r2, r3
 80051da:	2379      	movs	r3, #121	; 0x79
 80051dc:	4013      	ands	r3, r2
 80051de:	2b79      	cmp	r3, #121	; 0x79
 80051e0:	d115      	bne.n	800520e <FDCAN_Go+0x76>
		{
			printf("Go Success!\n");
 80051e2:	4b0e      	ldr	r3, [pc, #56]	; (800521c <FDCAN_Go+0x84>)
 80051e4:	0018      	movs	r0, r3
 80051e6:	f000 f949 	bl	800547c <puts>
	}
	else
	{
		printf("error\n");
	}
}
 80051ea:	e010      	b.n	800520e <FDCAN_Go+0x76>
	else if ((FDCAN_ReadByte() & NACK_BYTE) == NACK_BYTE)
 80051ec:	f7ff fd8a 	bl	8004d04 <FDCAN_ReadByte>
 80051f0:	0003      	movs	r3, r0
 80051f2:	001a      	movs	r2, r3
 80051f4:	231f      	movs	r3, #31
 80051f6:	4013      	ands	r3, r2
 80051f8:	2b1f      	cmp	r3, #31
 80051fa:	d104      	bne.n	8005206 <FDCAN_Go+0x6e>
		printf("Go fail!\n");
 80051fc:	4b08      	ldr	r3, [pc, #32]	; (8005220 <FDCAN_Go+0x88>)
 80051fe:	0018      	movs	r0, r3
 8005200:	f000 f93c 	bl	800547c <puts>
}
 8005204:	e003      	b.n	800520e <FDCAN_Go+0x76>
		printf("error\n");
 8005206:	4b07      	ldr	r3, [pc, #28]	; (8005224 <FDCAN_Go+0x8c>)
 8005208:	0018      	movs	r0, r3
 800520a:	f000 f937 	bl	800547c <puts>
}
 800520e:	46c0      	nop			; (mov r8, r8)
 8005210:	46bd      	mov	sp, r7
 8005212:	b002      	add	sp, #8
 8005214:	bd80      	pop	{r7, pc}
 8005216:	46c0      	nop			; (mov r8, r8)
 8005218:	200001a0 	.word	0x200001a0
 800521c:	08006310 	.word	0x08006310
 8005220:	0800631c 	.word	0x0800631c
 8005224:	08006254 	.word	0x08006254

08005228 <std>:
 8005228:	2300      	movs	r3, #0
 800522a:	b510      	push	{r4, lr}
 800522c:	0004      	movs	r4, r0
 800522e:	6003      	str	r3, [r0, #0]
 8005230:	6043      	str	r3, [r0, #4]
 8005232:	6083      	str	r3, [r0, #8]
 8005234:	8181      	strh	r1, [r0, #12]
 8005236:	6643      	str	r3, [r0, #100]	; 0x64
 8005238:	81c2      	strh	r2, [r0, #14]
 800523a:	6103      	str	r3, [r0, #16]
 800523c:	6143      	str	r3, [r0, #20]
 800523e:	6183      	str	r3, [r0, #24]
 8005240:	0019      	movs	r1, r3
 8005242:	2208      	movs	r2, #8
 8005244:	305c      	adds	r0, #92	; 0x5c
 8005246:	f000 fa15 	bl	8005674 <memset>
 800524a:	4b0b      	ldr	r3, [pc, #44]	; (8005278 <std+0x50>)
 800524c:	6224      	str	r4, [r4, #32]
 800524e:	6263      	str	r3, [r4, #36]	; 0x24
 8005250:	4b0a      	ldr	r3, [pc, #40]	; (800527c <std+0x54>)
 8005252:	62a3      	str	r3, [r4, #40]	; 0x28
 8005254:	4b0a      	ldr	r3, [pc, #40]	; (8005280 <std+0x58>)
 8005256:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005258:	4b0a      	ldr	r3, [pc, #40]	; (8005284 <std+0x5c>)
 800525a:	6323      	str	r3, [r4, #48]	; 0x30
 800525c:	4b0a      	ldr	r3, [pc, #40]	; (8005288 <std+0x60>)
 800525e:	429c      	cmp	r4, r3
 8005260:	d005      	beq.n	800526e <std+0x46>
 8005262:	4b0a      	ldr	r3, [pc, #40]	; (800528c <std+0x64>)
 8005264:	429c      	cmp	r4, r3
 8005266:	d002      	beq.n	800526e <std+0x46>
 8005268:	4b09      	ldr	r3, [pc, #36]	; (8005290 <std+0x68>)
 800526a:	429c      	cmp	r4, r3
 800526c:	d103      	bne.n	8005276 <std+0x4e>
 800526e:	0020      	movs	r0, r4
 8005270:	3058      	adds	r0, #88	; 0x58
 8005272:	f000 fa7f 	bl	8005774 <__retarget_lock_init_recursive>
 8005276:	bd10      	pop	{r4, pc}
 8005278:	08005491 	.word	0x08005491
 800527c:	080054b9 	.word	0x080054b9
 8005280:	080054f1 	.word	0x080054f1
 8005284:	0800551d 	.word	0x0800551d
 8005288:	2000a450 	.word	0x2000a450
 800528c:	2000a4b8 	.word	0x2000a4b8
 8005290:	2000a520 	.word	0x2000a520

08005294 <stdio_exit_handler>:
 8005294:	b510      	push	{r4, lr}
 8005296:	4a03      	ldr	r2, [pc, #12]	; (80052a4 <stdio_exit_handler+0x10>)
 8005298:	4903      	ldr	r1, [pc, #12]	; (80052a8 <stdio_exit_handler+0x14>)
 800529a:	4804      	ldr	r0, [pc, #16]	; (80052ac <stdio_exit_handler+0x18>)
 800529c:	f000 f86c 	bl	8005378 <_fwalk_sglue>
 80052a0:	bd10      	pop	{r4, pc}
 80052a2:	46c0      	nop			; (mov r8, r8)
 80052a4:	20000010 	.word	0x20000010
 80052a8:	08006025 	.word	0x08006025
 80052ac:	2000001c 	.word	0x2000001c

080052b0 <cleanup_stdio>:
 80052b0:	6841      	ldr	r1, [r0, #4]
 80052b2:	4b0b      	ldr	r3, [pc, #44]	; (80052e0 <cleanup_stdio+0x30>)
 80052b4:	b510      	push	{r4, lr}
 80052b6:	0004      	movs	r4, r0
 80052b8:	4299      	cmp	r1, r3
 80052ba:	d001      	beq.n	80052c0 <cleanup_stdio+0x10>
 80052bc:	f000 feb2 	bl	8006024 <_fflush_r>
 80052c0:	68a1      	ldr	r1, [r4, #8]
 80052c2:	4b08      	ldr	r3, [pc, #32]	; (80052e4 <cleanup_stdio+0x34>)
 80052c4:	4299      	cmp	r1, r3
 80052c6:	d002      	beq.n	80052ce <cleanup_stdio+0x1e>
 80052c8:	0020      	movs	r0, r4
 80052ca:	f000 feab 	bl	8006024 <_fflush_r>
 80052ce:	68e1      	ldr	r1, [r4, #12]
 80052d0:	4b05      	ldr	r3, [pc, #20]	; (80052e8 <cleanup_stdio+0x38>)
 80052d2:	4299      	cmp	r1, r3
 80052d4:	d002      	beq.n	80052dc <cleanup_stdio+0x2c>
 80052d6:	0020      	movs	r0, r4
 80052d8:	f000 fea4 	bl	8006024 <_fflush_r>
 80052dc:	bd10      	pop	{r4, pc}
 80052de:	46c0      	nop			; (mov r8, r8)
 80052e0:	2000a450 	.word	0x2000a450
 80052e4:	2000a4b8 	.word	0x2000a4b8
 80052e8:	2000a520 	.word	0x2000a520

080052ec <global_stdio_init.part.0>:
 80052ec:	b510      	push	{r4, lr}
 80052ee:	4b09      	ldr	r3, [pc, #36]	; (8005314 <global_stdio_init.part.0+0x28>)
 80052f0:	4a09      	ldr	r2, [pc, #36]	; (8005318 <global_stdio_init.part.0+0x2c>)
 80052f2:	2104      	movs	r1, #4
 80052f4:	601a      	str	r2, [r3, #0]
 80052f6:	4809      	ldr	r0, [pc, #36]	; (800531c <global_stdio_init.part.0+0x30>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	f7ff ff95 	bl	8005228 <std>
 80052fe:	2201      	movs	r2, #1
 8005300:	2109      	movs	r1, #9
 8005302:	4807      	ldr	r0, [pc, #28]	; (8005320 <global_stdio_init.part.0+0x34>)
 8005304:	f7ff ff90 	bl	8005228 <std>
 8005308:	2202      	movs	r2, #2
 800530a:	2112      	movs	r1, #18
 800530c:	4805      	ldr	r0, [pc, #20]	; (8005324 <global_stdio_init.part.0+0x38>)
 800530e:	f7ff ff8b 	bl	8005228 <std>
 8005312:	bd10      	pop	{r4, pc}
 8005314:	2000a588 	.word	0x2000a588
 8005318:	08005295 	.word	0x08005295
 800531c:	2000a450 	.word	0x2000a450
 8005320:	2000a4b8 	.word	0x2000a4b8
 8005324:	2000a520 	.word	0x2000a520

08005328 <__sfp_lock_acquire>:
 8005328:	b510      	push	{r4, lr}
 800532a:	4802      	ldr	r0, [pc, #8]	; (8005334 <__sfp_lock_acquire+0xc>)
 800532c:	f000 fa23 	bl	8005776 <__retarget_lock_acquire_recursive>
 8005330:	bd10      	pop	{r4, pc}
 8005332:	46c0      	nop			; (mov r8, r8)
 8005334:	2000a591 	.word	0x2000a591

08005338 <__sfp_lock_release>:
 8005338:	b510      	push	{r4, lr}
 800533a:	4802      	ldr	r0, [pc, #8]	; (8005344 <__sfp_lock_release+0xc>)
 800533c:	f000 fa1c 	bl	8005778 <__retarget_lock_release_recursive>
 8005340:	bd10      	pop	{r4, pc}
 8005342:	46c0      	nop			; (mov r8, r8)
 8005344:	2000a591 	.word	0x2000a591

08005348 <__sinit>:
 8005348:	b510      	push	{r4, lr}
 800534a:	0004      	movs	r4, r0
 800534c:	f7ff ffec 	bl	8005328 <__sfp_lock_acquire>
 8005350:	6a23      	ldr	r3, [r4, #32]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d002      	beq.n	800535c <__sinit+0x14>
 8005356:	f7ff ffef 	bl	8005338 <__sfp_lock_release>
 800535a:	bd10      	pop	{r4, pc}
 800535c:	4b04      	ldr	r3, [pc, #16]	; (8005370 <__sinit+0x28>)
 800535e:	6223      	str	r3, [r4, #32]
 8005360:	4b04      	ldr	r3, [pc, #16]	; (8005374 <__sinit+0x2c>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1f6      	bne.n	8005356 <__sinit+0xe>
 8005368:	f7ff ffc0 	bl	80052ec <global_stdio_init.part.0>
 800536c:	e7f3      	b.n	8005356 <__sinit+0xe>
 800536e:	46c0      	nop			; (mov r8, r8)
 8005370:	080052b1 	.word	0x080052b1
 8005374:	2000a588 	.word	0x2000a588

08005378 <_fwalk_sglue>:
 8005378:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800537a:	0014      	movs	r4, r2
 800537c:	2600      	movs	r6, #0
 800537e:	9000      	str	r0, [sp, #0]
 8005380:	9101      	str	r1, [sp, #4]
 8005382:	68a5      	ldr	r5, [r4, #8]
 8005384:	6867      	ldr	r7, [r4, #4]
 8005386:	3f01      	subs	r7, #1
 8005388:	d504      	bpl.n	8005394 <_fwalk_sglue+0x1c>
 800538a:	6824      	ldr	r4, [r4, #0]
 800538c:	2c00      	cmp	r4, #0
 800538e:	d1f8      	bne.n	8005382 <_fwalk_sglue+0xa>
 8005390:	0030      	movs	r0, r6
 8005392:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005394:	89ab      	ldrh	r3, [r5, #12]
 8005396:	2b01      	cmp	r3, #1
 8005398:	d908      	bls.n	80053ac <_fwalk_sglue+0x34>
 800539a:	220e      	movs	r2, #14
 800539c:	5eab      	ldrsh	r3, [r5, r2]
 800539e:	3301      	adds	r3, #1
 80053a0:	d004      	beq.n	80053ac <_fwalk_sglue+0x34>
 80053a2:	0029      	movs	r1, r5
 80053a4:	9800      	ldr	r0, [sp, #0]
 80053a6:	9b01      	ldr	r3, [sp, #4]
 80053a8:	4798      	blx	r3
 80053aa:	4306      	orrs	r6, r0
 80053ac:	3568      	adds	r5, #104	; 0x68
 80053ae:	e7ea      	b.n	8005386 <_fwalk_sglue+0xe>

080053b0 <iprintf>:
 80053b0:	b40f      	push	{r0, r1, r2, r3}
 80053b2:	b507      	push	{r0, r1, r2, lr}
 80053b4:	4905      	ldr	r1, [pc, #20]	; (80053cc <iprintf+0x1c>)
 80053b6:	ab04      	add	r3, sp, #16
 80053b8:	6808      	ldr	r0, [r1, #0]
 80053ba:	cb04      	ldmia	r3!, {r2}
 80053bc:	6881      	ldr	r1, [r0, #8]
 80053be:	9301      	str	r3, [sp, #4]
 80053c0:	f000 fb0a 	bl	80059d8 <_vfiprintf_r>
 80053c4:	b003      	add	sp, #12
 80053c6:	bc08      	pop	{r3}
 80053c8:	b004      	add	sp, #16
 80053ca:	4718      	bx	r3
 80053cc:	20000068 	.word	0x20000068

080053d0 <_puts_r>:
 80053d0:	6a03      	ldr	r3, [r0, #32]
 80053d2:	b570      	push	{r4, r5, r6, lr}
 80053d4:	0005      	movs	r5, r0
 80053d6:	000e      	movs	r6, r1
 80053d8:	6884      	ldr	r4, [r0, #8]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <_puts_r+0x12>
 80053de:	f7ff ffb3 	bl	8005348 <__sinit>
 80053e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80053e4:	07db      	lsls	r3, r3, #31
 80053e6:	d405      	bmi.n	80053f4 <_puts_r+0x24>
 80053e8:	89a3      	ldrh	r3, [r4, #12]
 80053ea:	059b      	lsls	r3, r3, #22
 80053ec:	d402      	bmi.n	80053f4 <_puts_r+0x24>
 80053ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80053f0:	f000 f9c1 	bl	8005776 <__retarget_lock_acquire_recursive>
 80053f4:	89a3      	ldrh	r3, [r4, #12]
 80053f6:	071b      	lsls	r3, r3, #28
 80053f8:	d502      	bpl.n	8005400 <_puts_r+0x30>
 80053fa:	6923      	ldr	r3, [r4, #16]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d11f      	bne.n	8005440 <_puts_r+0x70>
 8005400:	0021      	movs	r1, r4
 8005402:	0028      	movs	r0, r5
 8005404:	f000 f8d2 	bl	80055ac <__swsetup_r>
 8005408:	2800      	cmp	r0, #0
 800540a:	d019      	beq.n	8005440 <_puts_r+0x70>
 800540c:	2501      	movs	r5, #1
 800540e:	426d      	negs	r5, r5
 8005410:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005412:	07db      	lsls	r3, r3, #31
 8005414:	d405      	bmi.n	8005422 <_puts_r+0x52>
 8005416:	89a3      	ldrh	r3, [r4, #12]
 8005418:	059b      	lsls	r3, r3, #22
 800541a:	d402      	bmi.n	8005422 <_puts_r+0x52>
 800541c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800541e:	f000 f9ab 	bl	8005778 <__retarget_lock_release_recursive>
 8005422:	0028      	movs	r0, r5
 8005424:	bd70      	pop	{r4, r5, r6, pc}
 8005426:	3601      	adds	r6, #1
 8005428:	60a3      	str	r3, [r4, #8]
 800542a:	2b00      	cmp	r3, #0
 800542c:	da04      	bge.n	8005438 <_puts_r+0x68>
 800542e:	69a2      	ldr	r2, [r4, #24]
 8005430:	429a      	cmp	r2, r3
 8005432:	dc16      	bgt.n	8005462 <_puts_r+0x92>
 8005434:	290a      	cmp	r1, #10
 8005436:	d014      	beq.n	8005462 <_puts_r+0x92>
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	1c5a      	adds	r2, r3, #1
 800543c:	6022      	str	r2, [r4, #0]
 800543e:	7019      	strb	r1, [r3, #0]
 8005440:	68a3      	ldr	r3, [r4, #8]
 8005442:	7831      	ldrb	r1, [r6, #0]
 8005444:	3b01      	subs	r3, #1
 8005446:	2900      	cmp	r1, #0
 8005448:	d1ed      	bne.n	8005426 <_puts_r+0x56>
 800544a:	60a3      	str	r3, [r4, #8]
 800544c:	2b00      	cmp	r3, #0
 800544e:	da0f      	bge.n	8005470 <_puts_r+0xa0>
 8005450:	0028      	movs	r0, r5
 8005452:	0022      	movs	r2, r4
 8005454:	310a      	adds	r1, #10
 8005456:	f000 f867 	bl	8005528 <__swbuf_r>
 800545a:	250a      	movs	r5, #10
 800545c:	3001      	adds	r0, #1
 800545e:	d1d7      	bne.n	8005410 <_puts_r+0x40>
 8005460:	e7d4      	b.n	800540c <_puts_r+0x3c>
 8005462:	0022      	movs	r2, r4
 8005464:	0028      	movs	r0, r5
 8005466:	f000 f85f 	bl	8005528 <__swbuf_r>
 800546a:	3001      	adds	r0, #1
 800546c:	d1e8      	bne.n	8005440 <_puts_r+0x70>
 800546e:	e7cd      	b.n	800540c <_puts_r+0x3c>
 8005470:	250a      	movs	r5, #10
 8005472:	6823      	ldr	r3, [r4, #0]
 8005474:	1c5a      	adds	r2, r3, #1
 8005476:	6022      	str	r2, [r4, #0]
 8005478:	701d      	strb	r5, [r3, #0]
 800547a:	e7c9      	b.n	8005410 <_puts_r+0x40>

0800547c <puts>:
 800547c:	b510      	push	{r4, lr}
 800547e:	4b03      	ldr	r3, [pc, #12]	; (800548c <puts+0x10>)
 8005480:	0001      	movs	r1, r0
 8005482:	6818      	ldr	r0, [r3, #0]
 8005484:	f7ff ffa4 	bl	80053d0 <_puts_r>
 8005488:	bd10      	pop	{r4, pc}
 800548a:	46c0      	nop			; (mov r8, r8)
 800548c:	20000068 	.word	0x20000068

08005490 <__sread>:
 8005490:	b570      	push	{r4, r5, r6, lr}
 8005492:	000c      	movs	r4, r1
 8005494:	250e      	movs	r5, #14
 8005496:	5f49      	ldrsh	r1, [r1, r5]
 8005498:	f000 f91a 	bl	80056d0 <_read_r>
 800549c:	2800      	cmp	r0, #0
 800549e:	db03      	blt.n	80054a8 <__sread+0x18>
 80054a0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80054a2:	181b      	adds	r3, r3, r0
 80054a4:	6563      	str	r3, [r4, #84]	; 0x54
 80054a6:	bd70      	pop	{r4, r5, r6, pc}
 80054a8:	89a3      	ldrh	r3, [r4, #12]
 80054aa:	4a02      	ldr	r2, [pc, #8]	; (80054b4 <__sread+0x24>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	81a3      	strh	r3, [r4, #12]
 80054b0:	e7f9      	b.n	80054a6 <__sread+0x16>
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	ffffefff 	.word	0xffffefff

080054b8 <__swrite>:
 80054b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ba:	001f      	movs	r7, r3
 80054bc:	898b      	ldrh	r3, [r1, #12]
 80054be:	0005      	movs	r5, r0
 80054c0:	000c      	movs	r4, r1
 80054c2:	0016      	movs	r6, r2
 80054c4:	05db      	lsls	r3, r3, #23
 80054c6:	d505      	bpl.n	80054d4 <__swrite+0x1c>
 80054c8:	230e      	movs	r3, #14
 80054ca:	5ec9      	ldrsh	r1, [r1, r3]
 80054cc:	2200      	movs	r2, #0
 80054ce:	2302      	movs	r3, #2
 80054d0:	f000 f8ea 	bl	80056a8 <_lseek_r>
 80054d4:	89a3      	ldrh	r3, [r4, #12]
 80054d6:	4a05      	ldr	r2, [pc, #20]	; (80054ec <__swrite+0x34>)
 80054d8:	0028      	movs	r0, r5
 80054da:	4013      	ands	r3, r2
 80054dc:	81a3      	strh	r3, [r4, #12]
 80054de:	0032      	movs	r2, r6
 80054e0:	230e      	movs	r3, #14
 80054e2:	5ee1      	ldrsh	r1, [r4, r3]
 80054e4:	003b      	movs	r3, r7
 80054e6:	f000 f907 	bl	80056f8 <_write_r>
 80054ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054ec:	ffffefff 	.word	0xffffefff

080054f0 <__sseek>:
 80054f0:	b570      	push	{r4, r5, r6, lr}
 80054f2:	000c      	movs	r4, r1
 80054f4:	250e      	movs	r5, #14
 80054f6:	5f49      	ldrsh	r1, [r1, r5]
 80054f8:	f000 f8d6 	bl	80056a8 <_lseek_r>
 80054fc:	89a3      	ldrh	r3, [r4, #12]
 80054fe:	1c42      	adds	r2, r0, #1
 8005500:	d103      	bne.n	800550a <__sseek+0x1a>
 8005502:	4a05      	ldr	r2, [pc, #20]	; (8005518 <__sseek+0x28>)
 8005504:	4013      	ands	r3, r2
 8005506:	81a3      	strh	r3, [r4, #12]
 8005508:	bd70      	pop	{r4, r5, r6, pc}
 800550a:	2280      	movs	r2, #128	; 0x80
 800550c:	0152      	lsls	r2, r2, #5
 800550e:	4313      	orrs	r3, r2
 8005510:	81a3      	strh	r3, [r4, #12]
 8005512:	6560      	str	r0, [r4, #84]	; 0x54
 8005514:	e7f8      	b.n	8005508 <__sseek+0x18>
 8005516:	46c0      	nop			; (mov r8, r8)
 8005518:	ffffefff 	.word	0xffffefff

0800551c <__sclose>:
 800551c:	b510      	push	{r4, lr}
 800551e:	230e      	movs	r3, #14
 8005520:	5ec9      	ldrsh	r1, [r1, r3]
 8005522:	f000 f8af 	bl	8005684 <_close_r>
 8005526:	bd10      	pop	{r4, pc}

08005528 <__swbuf_r>:
 8005528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800552a:	0006      	movs	r6, r0
 800552c:	000d      	movs	r5, r1
 800552e:	0014      	movs	r4, r2
 8005530:	2800      	cmp	r0, #0
 8005532:	d004      	beq.n	800553e <__swbuf_r+0x16>
 8005534:	6a03      	ldr	r3, [r0, #32]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <__swbuf_r+0x16>
 800553a:	f7ff ff05 	bl	8005348 <__sinit>
 800553e:	69a3      	ldr	r3, [r4, #24]
 8005540:	60a3      	str	r3, [r4, #8]
 8005542:	89a3      	ldrh	r3, [r4, #12]
 8005544:	071b      	lsls	r3, r3, #28
 8005546:	d528      	bpl.n	800559a <__swbuf_r+0x72>
 8005548:	6923      	ldr	r3, [r4, #16]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d025      	beq.n	800559a <__swbuf_r+0x72>
 800554e:	6923      	ldr	r3, [r4, #16]
 8005550:	6820      	ldr	r0, [r4, #0]
 8005552:	b2ef      	uxtb	r7, r5
 8005554:	1ac0      	subs	r0, r0, r3
 8005556:	6963      	ldr	r3, [r4, #20]
 8005558:	b2ed      	uxtb	r5, r5
 800555a:	4283      	cmp	r3, r0
 800555c:	dc05      	bgt.n	800556a <__swbuf_r+0x42>
 800555e:	0021      	movs	r1, r4
 8005560:	0030      	movs	r0, r6
 8005562:	f000 fd5f 	bl	8006024 <_fflush_r>
 8005566:	2800      	cmp	r0, #0
 8005568:	d11d      	bne.n	80055a6 <__swbuf_r+0x7e>
 800556a:	68a3      	ldr	r3, [r4, #8]
 800556c:	3001      	adds	r0, #1
 800556e:	3b01      	subs	r3, #1
 8005570:	60a3      	str	r3, [r4, #8]
 8005572:	6823      	ldr	r3, [r4, #0]
 8005574:	1c5a      	adds	r2, r3, #1
 8005576:	6022      	str	r2, [r4, #0]
 8005578:	701f      	strb	r7, [r3, #0]
 800557a:	6963      	ldr	r3, [r4, #20]
 800557c:	4283      	cmp	r3, r0
 800557e:	d004      	beq.n	800558a <__swbuf_r+0x62>
 8005580:	89a3      	ldrh	r3, [r4, #12]
 8005582:	07db      	lsls	r3, r3, #31
 8005584:	d507      	bpl.n	8005596 <__swbuf_r+0x6e>
 8005586:	2d0a      	cmp	r5, #10
 8005588:	d105      	bne.n	8005596 <__swbuf_r+0x6e>
 800558a:	0021      	movs	r1, r4
 800558c:	0030      	movs	r0, r6
 800558e:	f000 fd49 	bl	8006024 <_fflush_r>
 8005592:	2800      	cmp	r0, #0
 8005594:	d107      	bne.n	80055a6 <__swbuf_r+0x7e>
 8005596:	0028      	movs	r0, r5
 8005598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800559a:	0021      	movs	r1, r4
 800559c:	0030      	movs	r0, r6
 800559e:	f000 f805 	bl	80055ac <__swsetup_r>
 80055a2:	2800      	cmp	r0, #0
 80055a4:	d0d3      	beq.n	800554e <__swbuf_r+0x26>
 80055a6:	2501      	movs	r5, #1
 80055a8:	426d      	negs	r5, r5
 80055aa:	e7f4      	b.n	8005596 <__swbuf_r+0x6e>

080055ac <__swsetup_r>:
 80055ac:	4b30      	ldr	r3, [pc, #192]	; (8005670 <__swsetup_r+0xc4>)
 80055ae:	b570      	push	{r4, r5, r6, lr}
 80055b0:	0005      	movs	r5, r0
 80055b2:	6818      	ldr	r0, [r3, #0]
 80055b4:	000c      	movs	r4, r1
 80055b6:	2800      	cmp	r0, #0
 80055b8:	d004      	beq.n	80055c4 <__swsetup_r+0x18>
 80055ba:	6a03      	ldr	r3, [r0, #32]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d101      	bne.n	80055c4 <__swsetup_r+0x18>
 80055c0:	f7ff fec2 	bl	8005348 <__sinit>
 80055c4:	230c      	movs	r3, #12
 80055c6:	5ee2      	ldrsh	r2, [r4, r3]
 80055c8:	b293      	uxth	r3, r2
 80055ca:	0711      	lsls	r1, r2, #28
 80055cc:	d423      	bmi.n	8005616 <__swsetup_r+0x6a>
 80055ce:	06d9      	lsls	r1, r3, #27
 80055d0:	d407      	bmi.n	80055e2 <__swsetup_r+0x36>
 80055d2:	2309      	movs	r3, #9
 80055d4:	2001      	movs	r0, #1
 80055d6:	602b      	str	r3, [r5, #0]
 80055d8:	3337      	adds	r3, #55	; 0x37
 80055da:	4313      	orrs	r3, r2
 80055dc:	81a3      	strh	r3, [r4, #12]
 80055de:	4240      	negs	r0, r0
 80055e0:	bd70      	pop	{r4, r5, r6, pc}
 80055e2:	075b      	lsls	r3, r3, #29
 80055e4:	d513      	bpl.n	800560e <__swsetup_r+0x62>
 80055e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80055e8:	2900      	cmp	r1, #0
 80055ea:	d008      	beq.n	80055fe <__swsetup_r+0x52>
 80055ec:	0023      	movs	r3, r4
 80055ee:	3344      	adds	r3, #68	; 0x44
 80055f0:	4299      	cmp	r1, r3
 80055f2:	d002      	beq.n	80055fa <__swsetup_r+0x4e>
 80055f4:	0028      	movs	r0, r5
 80055f6:	f000 f8c9 	bl	800578c <_free_r>
 80055fa:	2300      	movs	r3, #0
 80055fc:	6363      	str	r3, [r4, #52]	; 0x34
 80055fe:	2224      	movs	r2, #36	; 0x24
 8005600:	89a3      	ldrh	r3, [r4, #12]
 8005602:	4393      	bics	r3, r2
 8005604:	81a3      	strh	r3, [r4, #12]
 8005606:	2300      	movs	r3, #0
 8005608:	6063      	str	r3, [r4, #4]
 800560a:	6923      	ldr	r3, [r4, #16]
 800560c:	6023      	str	r3, [r4, #0]
 800560e:	2308      	movs	r3, #8
 8005610:	89a2      	ldrh	r2, [r4, #12]
 8005612:	4313      	orrs	r3, r2
 8005614:	81a3      	strh	r3, [r4, #12]
 8005616:	6923      	ldr	r3, [r4, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d10b      	bne.n	8005634 <__swsetup_r+0x88>
 800561c:	21a0      	movs	r1, #160	; 0xa0
 800561e:	2280      	movs	r2, #128	; 0x80
 8005620:	89a3      	ldrh	r3, [r4, #12]
 8005622:	0089      	lsls	r1, r1, #2
 8005624:	0092      	lsls	r2, r2, #2
 8005626:	400b      	ands	r3, r1
 8005628:	4293      	cmp	r3, r2
 800562a:	d003      	beq.n	8005634 <__swsetup_r+0x88>
 800562c:	0021      	movs	r1, r4
 800562e:	0028      	movs	r0, r5
 8005630:	f000 fd4c 	bl	80060cc <__smakebuf_r>
 8005634:	220c      	movs	r2, #12
 8005636:	5ea3      	ldrsh	r3, [r4, r2]
 8005638:	2001      	movs	r0, #1
 800563a:	001a      	movs	r2, r3
 800563c:	b299      	uxth	r1, r3
 800563e:	4002      	ands	r2, r0
 8005640:	4203      	tst	r3, r0
 8005642:	d00f      	beq.n	8005664 <__swsetup_r+0xb8>
 8005644:	2200      	movs	r2, #0
 8005646:	60a2      	str	r2, [r4, #8]
 8005648:	6962      	ldr	r2, [r4, #20]
 800564a:	4252      	negs	r2, r2
 800564c:	61a2      	str	r2, [r4, #24]
 800564e:	2000      	movs	r0, #0
 8005650:	6922      	ldr	r2, [r4, #16]
 8005652:	4282      	cmp	r2, r0
 8005654:	d1c4      	bne.n	80055e0 <__swsetup_r+0x34>
 8005656:	0609      	lsls	r1, r1, #24
 8005658:	d5c2      	bpl.n	80055e0 <__swsetup_r+0x34>
 800565a:	2240      	movs	r2, #64	; 0x40
 800565c:	4313      	orrs	r3, r2
 800565e:	81a3      	strh	r3, [r4, #12]
 8005660:	3801      	subs	r0, #1
 8005662:	e7bd      	b.n	80055e0 <__swsetup_r+0x34>
 8005664:	0788      	lsls	r0, r1, #30
 8005666:	d400      	bmi.n	800566a <__swsetup_r+0xbe>
 8005668:	6962      	ldr	r2, [r4, #20]
 800566a:	60a2      	str	r2, [r4, #8]
 800566c:	e7ef      	b.n	800564e <__swsetup_r+0xa2>
 800566e:	46c0      	nop			; (mov r8, r8)
 8005670:	20000068 	.word	0x20000068

08005674 <memset>:
 8005674:	0003      	movs	r3, r0
 8005676:	1882      	adds	r2, r0, r2
 8005678:	4293      	cmp	r3, r2
 800567a:	d100      	bne.n	800567e <memset+0xa>
 800567c:	4770      	bx	lr
 800567e:	7019      	strb	r1, [r3, #0]
 8005680:	3301      	adds	r3, #1
 8005682:	e7f9      	b.n	8005678 <memset+0x4>

08005684 <_close_r>:
 8005684:	2300      	movs	r3, #0
 8005686:	b570      	push	{r4, r5, r6, lr}
 8005688:	4d06      	ldr	r5, [pc, #24]	; (80056a4 <_close_r+0x20>)
 800568a:	0004      	movs	r4, r0
 800568c:	0008      	movs	r0, r1
 800568e:	602b      	str	r3, [r5, #0]
 8005690:	f7fb fb3f 	bl	8000d12 <_close>
 8005694:	1c43      	adds	r3, r0, #1
 8005696:	d103      	bne.n	80056a0 <_close_r+0x1c>
 8005698:	682b      	ldr	r3, [r5, #0]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d000      	beq.n	80056a0 <_close_r+0x1c>
 800569e:	6023      	str	r3, [r4, #0]
 80056a0:	bd70      	pop	{r4, r5, r6, pc}
 80056a2:	46c0      	nop			; (mov r8, r8)
 80056a4:	2000a58c 	.word	0x2000a58c

080056a8 <_lseek_r>:
 80056a8:	b570      	push	{r4, r5, r6, lr}
 80056aa:	0004      	movs	r4, r0
 80056ac:	0008      	movs	r0, r1
 80056ae:	0011      	movs	r1, r2
 80056b0:	001a      	movs	r2, r3
 80056b2:	2300      	movs	r3, #0
 80056b4:	4d05      	ldr	r5, [pc, #20]	; (80056cc <_lseek_r+0x24>)
 80056b6:	602b      	str	r3, [r5, #0]
 80056b8:	f7fb fb4c 	bl	8000d54 <_lseek>
 80056bc:	1c43      	adds	r3, r0, #1
 80056be:	d103      	bne.n	80056c8 <_lseek_r+0x20>
 80056c0:	682b      	ldr	r3, [r5, #0]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d000      	beq.n	80056c8 <_lseek_r+0x20>
 80056c6:	6023      	str	r3, [r4, #0]
 80056c8:	bd70      	pop	{r4, r5, r6, pc}
 80056ca:	46c0      	nop			; (mov r8, r8)
 80056cc:	2000a58c 	.word	0x2000a58c

080056d0 <_read_r>:
 80056d0:	b570      	push	{r4, r5, r6, lr}
 80056d2:	0004      	movs	r4, r0
 80056d4:	0008      	movs	r0, r1
 80056d6:	0011      	movs	r1, r2
 80056d8:	001a      	movs	r2, r3
 80056da:	2300      	movs	r3, #0
 80056dc:	4d05      	ldr	r5, [pc, #20]	; (80056f4 <_read_r+0x24>)
 80056de:	602b      	str	r3, [r5, #0]
 80056e0:	f7fb fade 	bl	8000ca0 <_read>
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	d103      	bne.n	80056f0 <_read_r+0x20>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d000      	beq.n	80056f0 <_read_r+0x20>
 80056ee:	6023      	str	r3, [r4, #0]
 80056f0:	bd70      	pop	{r4, r5, r6, pc}
 80056f2:	46c0      	nop			; (mov r8, r8)
 80056f4:	2000a58c 	.word	0x2000a58c

080056f8 <_write_r>:
 80056f8:	b570      	push	{r4, r5, r6, lr}
 80056fa:	0004      	movs	r4, r0
 80056fc:	0008      	movs	r0, r1
 80056fe:	0011      	movs	r1, r2
 8005700:	001a      	movs	r2, r3
 8005702:	2300      	movs	r3, #0
 8005704:	4d05      	ldr	r5, [pc, #20]	; (800571c <_write_r+0x24>)
 8005706:	602b      	str	r3, [r5, #0]
 8005708:	f7fb fae7 	bl	8000cda <_write>
 800570c:	1c43      	adds	r3, r0, #1
 800570e:	d103      	bne.n	8005718 <_write_r+0x20>
 8005710:	682b      	ldr	r3, [r5, #0]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d000      	beq.n	8005718 <_write_r+0x20>
 8005716:	6023      	str	r3, [r4, #0]
 8005718:	bd70      	pop	{r4, r5, r6, pc}
 800571a:	46c0      	nop			; (mov r8, r8)
 800571c:	2000a58c 	.word	0x2000a58c

08005720 <__errno>:
 8005720:	4b01      	ldr	r3, [pc, #4]	; (8005728 <__errno+0x8>)
 8005722:	6818      	ldr	r0, [r3, #0]
 8005724:	4770      	bx	lr
 8005726:	46c0      	nop			; (mov r8, r8)
 8005728:	20000068 	.word	0x20000068

0800572c <__libc_init_array>:
 800572c:	b570      	push	{r4, r5, r6, lr}
 800572e:	2600      	movs	r6, #0
 8005730:	4c0c      	ldr	r4, [pc, #48]	; (8005764 <__libc_init_array+0x38>)
 8005732:	4d0d      	ldr	r5, [pc, #52]	; (8005768 <__libc_init_array+0x3c>)
 8005734:	1b64      	subs	r4, r4, r5
 8005736:	10a4      	asrs	r4, r4, #2
 8005738:	42a6      	cmp	r6, r4
 800573a:	d109      	bne.n	8005750 <__libc_init_array+0x24>
 800573c:	2600      	movs	r6, #0
 800573e:	f000 fd45 	bl	80061cc <_init>
 8005742:	4c0a      	ldr	r4, [pc, #40]	; (800576c <__libc_init_array+0x40>)
 8005744:	4d0a      	ldr	r5, [pc, #40]	; (8005770 <__libc_init_array+0x44>)
 8005746:	1b64      	subs	r4, r4, r5
 8005748:	10a4      	asrs	r4, r4, #2
 800574a:	42a6      	cmp	r6, r4
 800574c:	d105      	bne.n	800575a <__libc_init_array+0x2e>
 800574e:	bd70      	pop	{r4, r5, r6, pc}
 8005750:	00b3      	lsls	r3, r6, #2
 8005752:	58eb      	ldr	r3, [r5, r3]
 8005754:	4798      	blx	r3
 8005756:	3601      	adds	r6, #1
 8005758:	e7ee      	b.n	8005738 <__libc_init_array+0xc>
 800575a:	00b3      	lsls	r3, r6, #2
 800575c:	58eb      	ldr	r3, [r5, r3]
 800575e:	4798      	blx	r3
 8005760:	3601      	adds	r6, #1
 8005762:	e7f2      	b.n	800574a <__libc_init_array+0x1e>
 8005764:	080063fc 	.word	0x080063fc
 8005768:	080063fc 	.word	0x080063fc
 800576c:	08006400 	.word	0x08006400
 8005770:	080063fc 	.word	0x080063fc

08005774 <__retarget_lock_init_recursive>:
 8005774:	4770      	bx	lr

08005776 <__retarget_lock_acquire_recursive>:
 8005776:	4770      	bx	lr

08005778 <__retarget_lock_release_recursive>:
 8005778:	4770      	bx	lr

0800577a <memcpy>:
 800577a:	2300      	movs	r3, #0
 800577c:	b510      	push	{r4, lr}
 800577e:	429a      	cmp	r2, r3
 8005780:	d100      	bne.n	8005784 <memcpy+0xa>
 8005782:	bd10      	pop	{r4, pc}
 8005784:	5ccc      	ldrb	r4, [r1, r3]
 8005786:	54c4      	strb	r4, [r0, r3]
 8005788:	3301      	adds	r3, #1
 800578a:	e7f8      	b.n	800577e <memcpy+0x4>

0800578c <_free_r>:
 800578c:	b570      	push	{r4, r5, r6, lr}
 800578e:	0005      	movs	r5, r0
 8005790:	2900      	cmp	r1, #0
 8005792:	d010      	beq.n	80057b6 <_free_r+0x2a>
 8005794:	1f0c      	subs	r4, r1, #4
 8005796:	6823      	ldr	r3, [r4, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	da00      	bge.n	800579e <_free_r+0x12>
 800579c:	18e4      	adds	r4, r4, r3
 800579e:	0028      	movs	r0, r5
 80057a0:	f000 f8e2 	bl	8005968 <__malloc_lock>
 80057a4:	4a1d      	ldr	r2, [pc, #116]	; (800581c <_free_r+0x90>)
 80057a6:	6813      	ldr	r3, [r2, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d105      	bne.n	80057b8 <_free_r+0x2c>
 80057ac:	6063      	str	r3, [r4, #4]
 80057ae:	6014      	str	r4, [r2, #0]
 80057b0:	0028      	movs	r0, r5
 80057b2:	f000 f8e1 	bl	8005978 <__malloc_unlock>
 80057b6:	bd70      	pop	{r4, r5, r6, pc}
 80057b8:	42a3      	cmp	r3, r4
 80057ba:	d908      	bls.n	80057ce <_free_r+0x42>
 80057bc:	6820      	ldr	r0, [r4, #0]
 80057be:	1821      	adds	r1, r4, r0
 80057c0:	428b      	cmp	r3, r1
 80057c2:	d1f3      	bne.n	80057ac <_free_r+0x20>
 80057c4:	6819      	ldr	r1, [r3, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	1809      	adds	r1, r1, r0
 80057ca:	6021      	str	r1, [r4, #0]
 80057cc:	e7ee      	b.n	80057ac <_free_r+0x20>
 80057ce:	001a      	movs	r2, r3
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d001      	beq.n	80057da <_free_r+0x4e>
 80057d6:	42a3      	cmp	r3, r4
 80057d8:	d9f9      	bls.n	80057ce <_free_r+0x42>
 80057da:	6811      	ldr	r1, [r2, #0]
 80057dc:	1850      	adds	r0, r2, r1
 80057de:	42a0      	cmp	r0, r4
 80057e0:	d10b      	bne.n	80057fa <_free_r+0x6e>
 80057e2:	6820      	ldr	r0, [r4, #0]
 80057e4:	1809      	adds	r1, r1, r0
 80057e6:	1850      	adds	r0, r2, r1
 80057e8:	6011      	str	r1, [r2, #0]
 80057ea:	4283      	cmp	r3, r0
 80057ec:	d1e0      	bne.n	80057b0 <_free_r+0x24>
 80057ee:	6818      	ldr	r0, [r3, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	1841      	adds	r1, r0, r1
 80057f4:	6011      	str	r1, [r2, #0]
 80057f6:	6053      	str	r3, [r2, #4]
 80057f8:	e7da      	b.n	80057b0 <_free_r+0x24>
 80057fa:	42a0      	cmp	r0, r4
 80057fc:	d902      	bls.n	8005804 <_free_r+0x78>
 80057fe:	230c      	movs	r3, #12
 8005800:	602b      	str	r3, [r5, #0]
 8005802:	e7d5      	b.n	80057b0 <_free_r+0x24>
 8005804:	6820      	ldr	r0, [r4, #0]
 8005806:	1821      	adds	r1, r4, r0
 8005808:	428b      	cmp	r3, r1
 800580a:	d103      	bne.n	8005814 <_free_r+0x88>
 800580c:	6819      	ldr	r1, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	1809      	adds	r1, r1, r0
 8005812:	6021      	str	r1, [r4, #0]
 8005814:	6063      	str	r3, [r4, #4]
 8005816:	6054      	str	r4, [r2, #4]
 8005818:	e7ca      	b.n	80057b0 <_free_r+0x24>
 800581a:	46c0      	nop			; (mov r8, r8)
 800581c:	2000a594 	.word	0x2000a594

08005820 <sbrk_aligned>:
 8005820:	b570      	push	{r4, r5, r6, lr}
 8005822:	4e0f      	ldr	r6, [pc, #60]	; (8005860 <sbrk_aligned+0x40>)
 8005824:	000d      	movs	r5, r1
 8005826:	6831      	ldr	r1, [r6, #0]
 8005828:	0004      	movs	r4, r0
 800582a:	2900      	cmp	r1, #0
 800582c:	d102      	bne.n	8005834 <sbrk_aligned+0x14>
 800582e:	f000 fcaf 	bl	8006190 <_sbrk_r>
 8005832:	6030      	str	r0, [r6, #0]
 8005834:	0029      	movs	r1, r5
 8005836:	0020      	movs	r0, r4
 8005838:	f000 fcaa 	bl	8006190 <_sbrk_r>
 800583c:	1c43      	adds	r3, r0, #1
 800583e:	d00a      	beq.n	8005856 <sbrk_aligned+0x36>
 8005840:	2303      	movs	r3, #3
 8005842:	1cc5      	adds	r5, r0, #3
 8005844:	439d      	bics	r5, r3
 8005846:	42a8      	cmp	r0, r5
 8005848:	d007      	beq.n	800585a <sbrk_aligned+0x3a>
 800584a:	1a29      	subs	r1, r5, r0
 800584c:	0020      	movs	r0, r4
 800584e:	f000 fc9f 	bl	8006190 <_sbrk_r>
 8005852:	3001      	adds	r0, #1
 8005854:	d101      	bne.n	800585a <sbrk_aligned+0x3a>
 8005856:	2501      	movs	r5, #1
 8005858:	426d      	negs	r5, r5
 800585a:	0028      	movs	r0, r5
 800585c:	bd70      	pop	{r4, r5, r6, pc}
 800585e:	46c0      	nop			; (mov r8, r8)
 8005860:	2000a598 	.word	0x2000a598

08005864 <_malloc_r>:
 8005864:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005866:	2203      	movs	r2, #3
 8005868:	1ccb      	adds	r3, r1, #3
 800586a:	4393      	bics	r3, r2
 800586c:	3308      	adds	r3, #8
 800586e:	0006      	movs	r6, r0
 8005870:	001f      	movs	r7, r3
 8005872:	2b0c      	cmp	r3, #12
 8005874:	d238      	bcs.n	80058e8 <_malloc_r+0x84>
 8005876:	270c      	movs	r7, #12
 8005878:	42b9      	cmp	r1, r7
 800587a:	d837      	bhi.n	80058ec <_malloc_r+0x88>
 800587c:	0030      	movs	r0, r6
 800587e:	f000 f873 	bl	8005968 <__malloc_lock>
 8005882:	4b38      	ldr	r3, [pc, #224]	; (8005964 <_malloc_r+0x100>)
 8005884:	9300      	str	r3, [sp, #0]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	001c      	movs	r4, r3
 800588a:	2c00      	cmp	r4, #0
 800588c:	d133      	bne.n	80058f6 <_malloc_r+0x92>
 800588e:	0039      	movs	r1, r7
 8005890:	0030      	movs	r0, r6
 8005892:	f7ff ffc5 	bl	8005820 <sbrk_aligned>
 8005896:	0004      	movs	r4, r0
 8005898:	1c43      	adds	r3, r0, #1
 800589a:	d15e      	bne.n	800595a <_malloc_r+0xf6>
 800589c:	9b00      	ldr	r3, [sp, #0]
 800589e:	681c      	ldr	r4, [r3, #0]
 80058a0:	0025      	movs	r5, r4
 80058a2:	2d00      	cmp	r5, #0
 80058a4:	d14e      	bne.n	8005944 <_malloc_r+0xe0>
 80058a6:	2c00      	cmp	r4, #0
 80058a8:	d051      	beq.n	800594e <_malloc_r+0xea>
 80058aa:	6823      	ldr	r3, [r4, #0]
 80058ac:	0029      	movs	r1, r5
 80058ae:	18e3      	adds	r3, r4, r3
 80058b0:	0030      	movs	r0, r6
 80058b2:	9301      	str	r3, [sp, #4]
 80058b4:	f000 fc6c 	bl	8006190 <_sbrk_r>
 80058b8:	9b01      	ldr	r3, [sp, #4]
 80058ba:	4283      	cmp	r3, r0
 80058bc:	d147      	bne.n	800594e <_malloc_r+0xea>
 80058be:	6823      	ldr	r3, [r4, #0]
 80058c0:	0030      	movs	r0, r6
 80058c2:	1aff      	subs	r7, r7, r3
 80058c4:	0039      	movs	r1, r7
 80058c6:	f7ff ffab 	bl	8005820 <sbrk_aligned>
 80058ca:	3001      	adds	r0, #1
 80058cc:	d03f      	beq.n	800594e <_malloc_r+0xea>
 80058ce:	6823      	ldr	r3, [r4, #0]
 80058d0:	19db      	adds	r3, r3, r7
 80058d2:	6023      	str	r3, [r4, #0]
 80058d4:	9b00      	ldr	r3, [sp, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d040      	beq.n	800595e <_malloc_r+0xfa>
 80058dc:	685a      	ldr	r2, [r3, #4]
 80058de:	42a2      	cmp	r2, r4
 80058e0:	d133      	bne.n	800594a <_malloc_r+0xe6>
 80058e2:	2200      	movs	r2, #0
 80058e4:	605a      	str	r2, [r3, #4]
 80058e6:	e014      	b.n	8005912 <_malloc_r+0xae>
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	dac5      	bge.n	8005878 <_malloc_r+0x14>
 80058ec:	230c      	movs	r3, #12
 80058ee:	2500      	movs	r5, #0
 80058f0:	6033      	str	r3, [r6, #0]
 80058f2:	0028      	movs	r0, r5
 80058f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80058f6:	6821      	ldr	r1, [r4, #0]
 80058f8:	1bc9      	subs	r1, r1, r7
 80058fa:	d420      	bmi.n	800593e <_malloc_r+0xda>
 80058fc:	290b      	cmp	r1, #11
 80058fe:	d918      	bls.n	8005932 <_malloc_r+0xce>
 8005900:	19e2      	adds	r2, r4, r7
 8005902:	6027      	str	r7, [r4, #0]
 8005904:	42a3      	cmp	r3, r4
 8005906:	d112      	bne.n	800592e <_malloc_r+0xca>
 8005908:	9b00      	ldr	r3, [sp, #0]
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	6863      	ldr	r3, [r4, #4]
 800590e:	6011      	str	r1, [r2, #0]
 8005910:	6053      	str	r3, [r2, #4]
 8005912:	0030      	movs	r0, r6
 8005914:	0025      	movs	r5, r4
 8005916:	f000 f82f 	bl	8005978 <__malloc_unlock>
 800591a:	2207      	movs	r2, #7
 800591c:	350b      	adds	r5, #11
 800591e:	1d23      	adds	r3, r4, #4
 8005920:	4395      	bics	r5, r2
 8005922:	1aea      	subs	r2, r5, r3
 8005924:	429d      	cmp	r5, r3
 8005926:	d0e4      	beq.n	80058f2 <_malloc_r+0x8e>
 8005928:	1b5b      	subs	r3, r3, r5
 800592a:	50a3      	str	r3, [r4, r2]
 800592c:	e7e1      	b.n	80058f2 <_malloc_r+0x8e>
 800592e:	605a      	str	r2, [r3, #4]
 8005930:	e7ec      	b.n	800590c <_malloc_r+0xa8>
 8005932:	6862      	ldr	r2, [r4, #4]
 8005934:	42a3      	cmp	r3, r4
 8005936:	d1d5      	bne.n	80058e4 <_malloc_r+0x80>
 8005938:	9b00      	ldr	r3, [sp, #0]
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	e7e9      	b.n	8005912 <_malloc_r+0xae>
 800593e:	0023      	movs	r3, r4
 8005940:	6864      	ldr	r4, [r4, #4]
 8005942:	e7a2      	b.n	800588a <_malloc_r+0x26>
 8005944:	002c      	movs	r4, r5
 8005946:	686d      	ldr	r5, [r5, #4]
 8005948:	e7ab      	b.n	80058a2 <_malloc_r+0x3e>
 800594a:	0013      	movs	r3, r2
 800594c:	e7c4      	b.n	80058d8 <_malloc_r+0x74>
 800594e:	230c      	movs	r3, #12
 8005950:	0030      	movs	r0, r6
 8005952:	6033      	str	r3, [r6, #0]
 8005954:	f000 f810 	bl	8005978 <__malloc_unlock>
 8005958:	e7cb      	b.n	80058f2 <_malloc_r+0x8e>
 800595a:	6027      	str	r7, [r4, #0]
 800595c:	e7d9      	b.n	8005912 <_malloc_r+0xae>
 800595e:	605b      	str	r3, [r3, #4]
 8005960:	deff      	udf	#255	; 0xff
 8005962:	46c0      	nop			; (mov r8, r8)
 8005964:	2000a594 	.word	0x2000a594

08005968 <__malloc_lock>:
 8005968:	b510      	push	{r4, lr}
 800596a:	4802      	ldr	r0, [pc, #8]	; (8005974 <__malloc_lock+0xc>)
 800596c:	f7ff ff03 	bl	8005776 <__retarget_lock_acquire_recursive>
 8005970:	bd10      	pop	{r4, pc}
 8005972:	46c0      	nop			; (mov r8, r8)
 8005974:	2000a590 	.word	0x2000a590

08005978 <__malloc_unlock>:
 8005978:	b510      	push	{r4, lr}
 800597a:	4802      	ldr	r0, [pc, #8]	; (8005984 <__malloc_unlock+0xc>)
 800597c:	f7ff fefc 	bl	8005778 <__retarget_lock_release_recursive>
 8005980:	bd10      	pop	{r4, pc}
 8005982:	46c0      	nop			; (mov r8, r8)
 8005984:	2000a590 	.word	0x2000a590

08005988 <__sfputc_r>:
 8005988:	6893      	ldr	r3, [r2, #8]
 800598a:	b510      	push	{r4, lr}
 800598c:	3b01      	subs	r3, #1
 800598e:	6093      	str	r3, [r2, #8]
 8005990:	2b00      	cmp	r3, #0
 8005992:	da04      	bge.n	800599e <__sfputc_r+0x16>
 8005994:	6994      	ldr	r4, [r2, #24]
 8005996:	42a3      	cmp	r3, r4
 8005998:	db07      	blt.n	80059aa <__sfputc_r+0x22>
 800599a:	290a      	cmp	r1, #10
 800599c:	d005      	beq.n	80059aa <__sfputc_r+0x22>
 800599e:	6813      	ldr	r3, [r2, #0]
 80059a0:	1c58      	adds	r0, r3, #1
 80059a2:	6010      	str	r0, [r2, #0]
 80059a4:	7019      	strb	r1, [r3, #0]
 80059a6:	0008      	movs	r0, r1
 80059a8:	bd10      	pop	{r4, pc}
 80059aa:	f7ff fdbd 	bl	8005528 <__swbuf_r>
 80059ae:	0001      	movs	r1, r0
 80059b0:	e7f9      	b.n	80059a6 <__sfputc_r+0x1e>

080059b2 <__sfputs_r>:
 80059b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059b4:	0006      	movs	r6, r0
 80059b6:	000f      	movs	r7, r1
 80059b8:	0014      	movs	r4, r2
 80059ba:	18d5      	adds	r5, r2, r3
 80059bc:	42ac      	cmp	r4, r5
 80059be:	d101      	bne.n	80059c4 <__sfputs_r+0x12>
 80059c0:	2000      	movs	r0, #0
 80059c2:	e007      	b.n	80059d4 <__sfputs_r+0x22>
 80059c4:	7821      	ldrb	r1, [r4, #0]
 80059c6:	003a      	movs	r2, r7
 80059c8:	0030      	movs	r0, r6
 80059ca:	f7ff ffdd 	bl	8005988 <__sfputc_r>
 80059ce:	3401      	adds	r4, #1
 80059d0:	1c43      	adds	r3, r0, #1
 80059d2:	d1f3      	bne.n	80059bc <__sfputs_r+0xa>
 80059d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080059d8 <_vfiprintf_r>:
 80059d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059da:	b0a1      	sub	sp, #132	; 0x84
 80059dc:	000f      	movs	r7, r1
 80059de:	0015      	movs	r5, r2
 80059e0:	001e      	movs	r6, r3
 80059e2:	9003      	str	r0, [sp, #12]
 80059e4:	2800      	cmp	r0, #0
 80059e6:	d004      	beq.n	80059f2 <_vfiprintf_r+0x1a>
 80059e8:	6a03      	ldr	r3, [r0, #32]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <_vfiprintf_r+0x1a>
 80059ee:	f7ff fcab 	bl	8005348 <__sinit>
 80059f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80059f4:	07db      	lsls	r3, r3, #31
 80059f6:	d405      	bmi.n	8005a04 <_vfiprintf_r+0x2c>
 80059f8:	89bb      	ldrh	r3, [r7, #12]
 80059fa:	059b      	lsls	r3, r3, #22
 80059fc:	d402      	bmi.n	8005a04 <_vfiprintf_r+0x2c>
 80059fe:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8005a00:	f7ff feb9 	bl	8005776 <__retarget_lock_acquire_recursive>
 8005a04:	89bb      	ldrh	r3, [r7, #12]
 8005a06:	071b      	lsls	r3, r3, #28
 8005a08:	d502      	bpl.n	8005a10 <_vfiprintf_r+0x38>
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d113      	bne.n	8005a38 <_vfiprintf_r+0x60>
 8005a10:	0039      	movs	r1, r7
 8005a12:	9803      	ldr	r0, [sp, #12]
 8005a14:	f7ff fdca 	bl	80055ac <__swsetup_r>
 8005a18:	2800      	cmp	r0, #0
 8005a1a:	d00d      	beq.n	8005a38 <_vfiprintf_r+0x60>
 8005a1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a1e:	07db      	lsls	r3, r3, #31
 8005a20:	d503      	bpl.n	8005a2a <_vfiprintf_r+0x52>
 8005a22:	2001      	movs	r0, #1
 8005a24:	4240      	negs	r0, r0
 8005a26:	b021      	add	sp, #132	; 0x84
 8005a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a2a:	89bb      	ldrh	r3, [r7, #12]
 8005a2c:	059b      	lsls	r3, r3, #22
 8005a2e:	d4f8      	bmi.n	8005a22 <_vfiprintf_r+0x4a>
 8005a30:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8005a32:	f7ff fea1 	bl	8005778 <__retarget_lock_release_recursive>
 8005a36:	e7f4      	b.n	8005a22 <_vfiprintf_r+0x4a>
 8005a38:	2300      	movs	r3, #0
 8005a3a:	ac08      	add	r4, sp, #32
 8005a3c:	6163      	str	r3, [r4, #20]
 8005a3e:	3320      	adds	r3, #32
 8005a40:	7663      	strb	r3, [r4, #25]
 8005a42:	3310      	adds	r3, #16
 8005a44:	76a3      	strb	r3, [r4, #26]
 8005a46:	9607      	str	r6, [sp, #28]
 8005a48:	002e      	movs	r6, r5
 8005a4a:	7833      	ldrb	r3, [r6, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d001      	beq.n	8005a54 <_vfiprintf_r+0x7c>
 8005a50:	2b25      	cmp	r3, #37	; 0x25
 8005a52:	d148      	bne.n	8005ae6 <_vfiprintf_r+0x10e>
 8005a54:	1b73      	subs	r3, r6, r5
 8005a56:	9305      	str	r3, [sp, #20]
 8005a58:	42ae      	cmp	r6, r5
 8005a5a:	d00b      	beq.n	8005a74 <_vfiprintf_r+0x9c>
 8005a5c:	002a      	movs	r2, r5
 8005a5e:	0039      	movs	r1, r7
 8005a60:	9803      	ldr	r0, [sp, #12]
 8005a62:	f7ff ffa6 	bl	80059b2 <__sfputs_r>
 8005a66:	3001      	adds	r0, #1
 8005a68:	d100      	bne.n	8005a6c <_vfiprintf_r+0x94>
 8005a6a:	e0af      	b.n	8005bcc <_vfiprintf_r+0x1f4>
 8005a6c:	6963      	ldr	r3, [r4, #20]
 8005a6e:	9a05      	ldr	r2, [sp, #20]
 8005a70:	189b      	adds	r3, r3, r2
 8005a72:	6163      	str	r3, [r4, #20]
 8005a74:	7833      	ldrb	r3, [r6, #0]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d100      	bne.n	8005a7c <_vfiprintf_r+0xa4>
 8005a7a:	e0a7      	b.n	8005bcc <_vfiprintf_r+0x1f4>
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	2300      	movs	r3, #0
 8005a80:	4252      	negs	r2, r2
 8005a82:	6062      	str	r2, [r4, #4]
 8005a84:	a904      	add	r1, sp, #16
 8005a86:	3254      	adds	r2, #84	; 0x54
 8005a88:	1852      	adds	r2, r2, r1
 8005a8a:	1c75      	adds	r5, r6, #1
 8005a8c:	6023      	str	r3, [r4, #0]
 8005a8e:	60e3      	str	r3, [r4, #12]
 8005a90:	60a3      	str	r3, [r4, #8]
 8005a92:	7013      	strb	r3, [r2, #0]
 8005a94:	65a3      	str	r3, [r4, #88]	; 0x58
 8005a96:	4b59      	ldr	r3, [pc, #356]	; (8005bfc <_vfiprintf_r+0x224>)
 8005a98:	2205      	movs	r2, #5
 8005a9a:	0018      	movs	r0, r3
 8005a9c:	7829      	ldrb	r1, [r5, #0]
 8005a9e:	9305      	str	r3, [sp, #20]
 8005aa0:	f000 fb88 	bl	80061b4 <memchr>
 8005aa4:	1c6e      	adds	r6, r5, #1
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d11f      	bne.n	8005aea <_vfiprintf_r+0x112>
 8005aaa:	6822      	ldr	r2, [r4, #0]
 8005aac:	06d3      	lsls	r3, r2, #27
 8005aae:	d504      	bpl.n	8005aba <_vfiprintf_r+0xe2>
 8005ab0:	2353      	movs	r3, #83	; 0x53
 8005ab2:	a904      	add	r1, sp, #16
 8005ab4:	185b      	adds	r3, r3, r1
 8005ab6:	2120      	movs	r1, #32
 8005ab8:	7019      	strb	r1, [r3, #0]
 8005aba:	0713      	lsls	r3, r2, #28
 8005abc:	d504      	bpl.n	8005ac8 <_vfiprintf_r+0xf0>
 8005abe:	2353      	movs	r3, #83	; 0x53
 8005ac0:	a904      	add	r1, sp, #16
 8005ac2:	185b      	adds	r3, r3, r1
 8005ac4:	212b      	movs	r1, #43	; 0x2b
 8005ac6:	7019      	strb	r1, [r3, #0]
 8005ac8:	782b      	ldrb	r3, [r5, #0]
 8005aca:	2b2a      	cmp	r3, #42	; 0x2a
 8005acc:	d016      	beq.n	8005afc <_vfiprintf_r+0x124>
 8005ace:	002e      	movs	r6, r5
 8005ad0:	2100      	movs	r1, #0
 8005ad2:	200a      	movs	r0, #10
 8005ad4:	68e3      	ldr	r3, [r4, #12]
 8005ad6:	7832      	ldrb	r2, [r6, #0]
 8005ad8:	1c75      	adds	r5, r6, #1
 8005ada:	3a30      	subs	r2, #48	; 0x30
 8005adc:	2a09      	cmp	r2, #9
 8005ade:	d94e      	bls.n	8005b7e <_vfiprintf_r+0x1a6>
 8005ae0:	2900      	cmp	r1, #0
 8005ae2:	d111      	bne.n	8005b08 <_vfiprintf_r+0x130>
 8005ae4:	e017      	b.n	8005b16 <_vfiprintf_r+0x13e>
 8005ae6:	3601      	adds	r6, #1
 8005ae8:	e7af      	b.n	8005a4a <_vfiprintf_r+0x72>
 8005aea:	9b05      	ldr	r3, [sp, #20]
 8005aec:	6822      	ldr	r2, [r4, #0]
 8005aee:	1ac0      	subs	r0, r0, r3
 8005af0:	2301      	movs	r3, #1
 8005af2:	4083      	lsls	r3, r0
 8005af4:	4313      	orrs	r3, r2
 8005af6:	0035      	movs	r5, r6
 8005af8:	6023      	str	r3, [r4, #0]
 8005afa:	e7cc      	b.n	8005a96 <_vfiprintf_r+0xbe>
 8005afc:	9b07      	ldr	r3, [sp, #28]
 8005afe:	1d19      	adds	r1, r3, #4
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	9107      	str	r1, [sp, #28]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	db01      	blt.n	8005b0c <_vfiprintf_r+0x134>
 8005b08:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b0a:	e004      	b.n	8005b16 <_vfiprintf_r+0x13e>
 8005b0c:	425b      	negs	r3, r3
 8005b0e:	60e3      	str	r3, [r4, #12]
 8005b10:	2302      	movs	r3, #2
 8005b12:	4313      	orrs	r3, r2
 8005b14:	6023      	str	r3, [r4, #0]
 8005b16:	7833      	ldrb	r3, [r6, #0]
 8005b18:	2b2e      	cmp	r3, #46	; 0x2e
 8005b1a:	d10a      	bne.n	8005b32 <_vfiprintf_r+0x15a>
 8005b1c:	7873      	ldrb	r3, [r6, #1]
 8005b1e:	2b2a      	cmp	r3, #42	; 0x2a
 8005b20:	d135      	bne.n	8005b8e <_vfiprintf_r+0x1b6>
 8005b22:	9b07      	ldr	r3, [sp, #28]
 8005b24:	3602      	adds	r6, #2
 8005b26:	1d1a      	adds	r2, r3, #4
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	9207      	str	r2, [sp, #28]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	db2b      	blt.n	8005b88 <_vfiprintf_r+0x1b0>
 8005b30:	9309      	str	r3, [sp, #36]	; 0x24
 8005b32:	4d33      	ldr	r5, [pc, #204]	; (8005c00 <_vfiprintf_r+0x228>)
 8005b34:	2203      	movs	r2, #3
 8005b36:	0028      	movs	r0, r5
 8005b38:	7831      	ldrb	r1, [r6, #0]
 8005b3a:	f000 fb3b 	bl	80061b4 <memchr>
 8005b3e:	2800      	cmp	r0, #0
 8005b40:	d006      	beq.n	8005b50 <_vfiprintf_r+0x178>
 8005b42:	2340      	movs	r3, #64	; 0x40
 8005b44:	1b40      	subs	r0, r0, r5
 8005b46:	4083      	lsls	r3, r0
 8005b48:	6822      	ldr	r2, [r4, #0]
 8005b4a:	3601      	adds	r6, #1
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	6023      	str	r3, [r4, #0]
 8005b50:	7831      	ldrb	r1, [r6, #0]
 8005b52:	2206      	movs	r2, #6
 8005b54:	482b      	ldr	r0, [pc, #172]	; (8005c04 <_vfiprintf_r+0x22c>)
 8005b56:	1c75      	adds	r5, r6, #1
 8005b58:	7621      	strb	r1, [r4, #24]
 8005b5a:	f000 fb2b 	bl	80061b4 <memchr>
 8005b5e:	2800      	cmp	r0, #0
 8005b60:	d043      	beq.n	8005bea <_vfiprintf_r+0x212>
 8005b62:	4b29      	ldr	r3, [pc, #164]	; (8005c08 <_vfiprintf_r+0x230>)
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d125      	bne.n	8005bb4 <_vfiprintf_r+0x1dc>
 8005b68:	2207      	movs	r2, #7
 8005b6a:	9b07      	ldr	r3, [sp, #28]
 8005b6c:	3307      	adds	r3, #7
 8005b6e:	4393      	bics	r3, r2
 8005b70:	3308      	adds	r3, #8
 8005b72:	9307      	str	r3, [sp, #28]
 8005b74:	6963      	ldr	r3, [r4, #20]
 8005b76:	9a04      	ldr	r2, [sp, #16]
 8005b78:	189b      	adds	r3, r3, r2
 8005b7a:	6163      	str	r3, [r4, #20]
 8005b7c:	e764      	b.n	8005a48 <_vfiprintf_r+0x70>
 8005b7e:	4343      	muls	r3, r0
 8005b80:	002e      	movs	r6, r5
 8005b82:	2101      	movs	r1, #1
 8005b84:	189b      	adds	r3, r3, r2
 8005b86:	e7a6      	b.n	8005ad6 <_vfiprintf_r+0xfe>
 8005b88:	2301      	movs	r3, #1
 8005b8a:	425b      	negs	r3, r3
 8005b8c:	e7d0      	b.n	8005b30 <_vfiprintf_r+0x158>
 8005b8e:	2300      	movs	r3, #0
 8005b90:	200a      	movs	r0, #10
 8005b92:	001a      	movs	r2, r3
 8005b94:	3601      	adds	r6, #1
 8005b96:	6063      	str	r3, [r4, #4]
 8005b98:	7831      	ldrb	r1, [r6, #0]
 8005b9a:	1c75      	adds	r5, r6, #1
 8005b9c:	3930      	subs	r1, #48	; 0x30
 8005b9e:	2909      	cmp	r1, #9
 8005ba0:	d903      	bls.n	8005baa <_vfiprintf_r+0x1d2>
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d0c5      	beq.n	8005b32 <_vfiprintf_r+0x15a>
 8005ba6:	9209      	str	r2, [sp, #36]	; 0x24
 8005ba8:	e7c3      	b.n	8005b32 <_vfiprintf_r+0x15a>
 8005baa:	4342      	muls	r2, r0
 8005bac:	002e      	movs	r6, r5
 8005bae:	2301      	movs	r3, #1
 8005bb0:	1852      	adds	r2, r2, r1
 8005bb2:	e7f1      	b.n	8005b98 <_vfiprintf_r+0x1c0>
 8005bb4:	aa07      	add	r2, sp, #28
 8005bb6:	9200      	str	r2, [sp, #0]
 8005bb8:	0021      	movs	r1, r4
 8005bba:	003a      	movs	r2, r7
 8005bbc:	4b13      	ldr	r3, [pc, #76]	; (8005c0c <_vfiprintf_r+0x234>)
 8005bbe:	9803      	ldr	r0, [sp, #12]
 8005bc0:	e000      	b.n	8005bc4 <_vfiprintf_r+0x1ec>
 8005bc2:	bf00      	nop
 8005bc4:	9004      	str	r0, [sp, #16]
 8005bc6:	9b04      	ldr	r3, [sp, #16]
 8005bc8:	3301      	adds	r3, #1
 8005bca:	d1d3      	bne.n	8005b74 <_vfiprintf_r+0x19c>
 8005bcc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005bce:	07db      	lsls	r3, r3, #31
 8005bd0:	d405      	bmi.n	8005bde <_vfiprintf_r+0x206>
 8005bd2:	89bb      	ldrh	r3, [r7, #12]
 8005bd4:	059b      	lsls	r3, r3, #22
 8005bd6:	d402      	bmi.n	8005bde <_vfiprintf_r+0x206>
 8005bd8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8005bda:	f7ff fdcd 	bl	8005778 <__retarget_lock_release_recursive>
 8005bde:	89bb      	ldrh	r3, [r7, #12]
 8005be0:	065b      	lsls	r3, r3, #25
 8005be2:	d500      	bpl.n	8005be6 <_vfiprintf_r+0x20e>
 8005be4:	e71d      	b.n	8005a22 <_vfiprintf_r+0x4a>
 8005be6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005be8:	e71d      	b.n	8005a26 <_vfiprintf_r+0x4e>
 8005bea:	aa07      	add	r2, sp, #28
 8005bec:	9200      	str	r2, [sp, #0]
 8005bee:	0021      	movs	r1, r4
 8005bf0:	003a      	movs	r2, r7
 8005bf2:	4b06      	ldr	r3, [pc, #24]	; (8005c0c <_vfiprintf_r+0x234>)
 8005bf4:	9803      	ldr	r0, [sp, #12]
 8005bf6:	f000 f87b 	bl	8005cf0 <_printf_i>
 8005bfa:	e7e3      	b.n	8005bc4 <_vfiprintf_r+0x1ec>
 8005bfc:	080063c0 	.word	0x080063c0
 8005c00:	080063c6 	.word	0x080063c6
 8005c04:	080063ca 	.word	0x080063ca
 8005c08:	00000000 	.word	0x00000000
 8005c0c:	080059b3 	.word	0x080059b3

08005c10 <_printf_common>:
 8005c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c12:	0016      	movs	r6, r2
 8005c14:	9301      	str	r3, [sp, #4]
 8005c16:	688a      	ldr	r2, [r1, #8]
 8005c18:	690b      	ldr	r3, [r1, #16]
 8005c1a:	000c      	movs	r4, r1
 8005c1c:	9000      	str	r0, [sp, #0]
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	da00      	bge.n	8005c24 <_printf_common+0x14>
 8005c22:	0013      	movs	r3, r2
 8005c24:	0022      	movs	r2, r4
 8005c26:	6033      	str	r3, [r6, #0]
 8005c28:	3243      	adds	r2, #67	; 0x43
 8005c2a:	7812      	ldrb	r2, [r2, #0]
 8005c2c:	2a00      	cmp	r2, #0
 8005c2e:	d001      	beq.n	8005c34 <_printf_common+0x24>
 8005c30:	3301      	adds	r3, #1
 8005c32:	6033      	str	r3, [r6, #0]
 8005c34:	6823      	ldr	r3, [r4, #0]
 8005c36:	069b      	lsls	r3, r3, #26
 8005c38:	d502      	bpl.n	8005c40 <_printf_common+0x30>
 8005c3a:	6833      	ldr	r3, [r6, #0]
 8005c3c:	3302      	adds	r3, #2
 8005c3e:	6033      	str	r3, [r6, #0]
 8005c40:	6822      	ldr	r2, [r4, #0]
 8005c42:	2306      	movs	r3, #6
 8005c44:	0015      	movs	r5, r2
 8005c46:	401d      	ands	r5, r3
 8005c48:	421a      	tst	r2, r3
 8005c4a:	d027      	beq.n	8005c9c <_printf_common+0x8c>
 8005c4c:	0023      	movs	r3, r4
 8005c4e:	3343      	adds	r3, #67	; 0x43
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	1e5a      	subs	r2, r3, #1
 8005c54:	4193      	sbcs	r3, r2
 8005c56:	6822      	ldr	r2, [r4, #0]
 8005c58:	0692      	lsls	r2, r2, #26
 8005c5a:	d430      	bmi.n	8005cbe <_printf_common+0xae>
 8005c5c:	0022      	movs	r2, r4
 8005c5e:	9901      	ldr	r1, [sp, #4]
 8005c60:	9800      	ldr	r0, [sp, #0]
 8005c62:	9d08      	ldr	r5, [sp, #32]
 8005c64:	3243      	adds	r2, #67	; 0x43
 8005c66:	47a8      	blx	r5
 8005c68:	3001      	adds	r0, #1
 8005c6a:	d025      	beq.n	8005cb8 <_printf_common+0xa8>
 8005c6c:	2206      	movs	r2, #6
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	2500      	movs	r5, #0
 8005c72:	4013      	ands	r3, r2
 8005c74:	2b04      	cmp	r3, #4
 8005c76:	d105      	bne.n	8005c84 <_printf_common+0x74>
 8005c78:	6833      	ldr	r3, [r6, #0]
 8005c7a:	68e5      	ldr	r5, [r4, #12]
 8005c7c:	1aed      	subs	r5, r5, r3
 8005c7e:	43eb      	mvns	r3, r5
 8005c80:	17db      	asrs	r3, r3, #31
 8005c82:	401d      	ands	r5, r3
 8005c84:	68a3      	ldr	r3, [r4, #8]
 8005c86:	6922      	ldr	r2, [r4, #16]
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	dd01      	ble.n	8005c90 <_printf_common+0x80>
 8005c8c:	1a9b      	subs	r3, r3, r2
 8005c8e:	18ed      	adds	r5, r5, r3
 8005c90:	2600      	movs	r6, #0
 8005c92:	42b5      	cmp	r5, r6
 8005c94:	d120      	bne.n	8005cd8 <_printf_common+0xc8>
 8005c96:	2000      	movs	r0, #0
 8005c98:	e010      	b.n	8005cbc <_printf_common+0xac>
 8005c9a:	3501      	adds	r5, #1
 8005c9c:	68e3      	ldr	r3, [r4, #12]
 8005c9e:	6832      	ldr	r2, [r6, #0]
 8005ca0:	1a9b      	subs	r3, r3, r2
 8005ca2:	42ab      	cmp	r3, r5
 8005ca4:	ddd2      	ble.n	8005c4c <_printf_common+0x3c>
 8005ca6:	0022      	movs	r2, r4
 8005ca8:	2301      	movs	r3, #1
 8005caa:	9901      	ldr	r1, [sp, #4]
 8005cac:	9800      	ldr	r0, [sp, #0]
 8005cae:	9f08      	ldr	r7, [sp, #32]
 8005cb0:	3219      	adds	r2, #25
 8005cb2:	47b8      	blx	r7
 8005cb4:	3001      	adds	r0, #1
 8005cb6:	d1f0      	bne.n	8005c9a <_printf_common+0x8a>
 8005cb8:	2001      	movs	r0, #1
 8005cba:	4240      	negs	r0, r0
 8005cbc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005cbe:	2030      	movs	r0, #48	; 0x30
 8005cc0:	18e1      	adds	r1, r4, r3
 8005cc2:	3143      	adds	r1, #67	; 0x43
 8005cc4:	7008      	strb	r0, [r1, #0]
 8005cc6:	0021      	movs	r1, r4
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	3145      	adds	r1, #69	; 0x45
 8005ccc:	7809      	ldrb	r1, [r1, #0]
 8005cce:	18a2      	adds	r2, r4, r2
 8005cd0:	3243      	adds	r2, #67	; 0x43
 8005cd2:	3302      	adds	r3, #2
 8005cd4:	7011      	strb	r1, [r2, #0]
 8005cd6:	e7c1      	b.n	8005c5c <_printf_common+0x4c>
 8005cd8:	0022      	movs	r2, r4
 8005cda:	2301      	movs	r3, #1
 8005cdc:	9901      	ldr	r1, [sp, #4]
 8005cde:	9800      	ldr	r0, [sp, #0]
 8005ce0:	9f08      	ldr	r7, [sp, #32]
 8005ce2:	321a      	adds	r2, #26
 8005ce4:	47b8      	blx	r7
 8005ce6:	3001      	adds	r0, #1
 8005ce8:	d0e6      	beq.n	8005cb8 <_printf_common+0xa8>
 8005cea:	3601      	adds	r6, #1
 8005cec:	e7d1      	b.n	8005c92 <_printf_common+0x82>
	...

08005cf0 <_printf_i>:
 8005cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cf2:	b08b      	sub	sp, #44	; 0x2c
 8005cf4:	9206      	str	r2, [sp, #24]
 8005cf6:	000a      	movs	r2, r1
 8005cf8:	3243      	adds	r2, #67	; 0x43
 8005cfa:	9307      	str	r3, [sp, #28]
 8005cfc:	9005      	str	r0, [sp, #20]
 8005cfe:	9204      	str	r2, [sp, #16]
 8005d00:	7e0a      	ldrb	r2, [r1, #24]
 8005d02:	000c      	movs	r4, r1
 8005d04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d06:	2a78      	cmp	r2, #120	; 0x78
 8005d08:	d809      	bhi.n	8005d1e <_printf_i+0x2e>
 8005d0a:	2a62      	cmp	r2, #98	; 0x62
 8005d0c:	d80b      	bhi.n	8005d26 <_printf_i+0x36>
 8005d0e:	2a00      	cmp	r2, #0
 8005d10:	d100      	bne.n	8005d14 <_printf_i+0x24>
 8005d12:	e0be      	b.n	8005e92 <_printf_i+0x1a2>
 8005d14:	497c      	ldr	r1, [pc, #496]	; (8005f08 <_printf_i+0x218>)
 8005d16:	9103      	str	r1, [sp, #12]
 8005d18:	2a58      	cmp	r2, #88	; 0x58
 8005d1a:	d100      	bne.n	8005d1e <_printf_i+0x2e>
 8005d1c:	e093      	b.n	8005e46 <_printf_i+0x156>
 8005d1e:	0026      	movs	r6, r4
 8005d20:	3642      	adds	r6, #66	; 0x42
 8005d22:	7032      	strb	r2, [r6, #0]
 8005d24:	e022      	b.n	8005d6c <_printf_i+0x7c>
 8005d26:	0010      	movs	r0, r2
 8005d28:	3863      	subs	r0, #99	; 0x63
 8005d2a:	2815      	cmp	r0, #21
 8005d2c:	d8f7      	bhi.n	8005d1e <_printf_i+0x2e>
 8005d2e:	f7fa f9e9 	bl	8000104 <__gnu_thumb1_case_shi>
 8005d32:	0016      	.short	0x0016
 8005d34:	fff6001f 	.word	0xfff6001f
 8005d38:	fff6fff6 	.word	0xfff6fff6
 8005d3c:	001ffff6 	.word	0x001ffff6
 8005d40:	fff6fff6 	.word	0xfff6fff6
 8005d44:	fff6fff6 	.word	0xfff6fff6
 8005d48:	003600a3 	.word	0x003600a3
 8005d4c:	fff60083 	.word	0xfff60083
 8005d50:	00b4fff6 	.word	0x00b4fff6
 8005d54:	0036fff6 	.word	0x0036fff6
 8005d58:	fff6fff6 	.word	0xfff6fff6
 8005d5c:	0087      	.short	0x0087
 8005d5e:	0026      	movs	r6, r4
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	3642      	adds	r6, #66	; 0x42
 8005d64:	1d11      	adds	r1, r2, #4
 8005d66:	6019      	str	r1, [r3, #0]
 8005d68:	6813      	ldr	r3, [r2, #0]
 8005d6a:	7033      	strb	r3, [r6, #0]
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e0a2      	b.n	8005eb6 <_printf_i+0x1c6>
 8005d70:	6818      	ldr	r0, [r3, #0]
 8005d72:	6809      	ldr	r1, [r1, #0]
 8005d74:	1d02      	adds	r2, r0, #4
 8005d76:	060d      	lsls	r5, r1, #24
 8005d78:	d50b      	bpl.n	8005d92 <_printf_i+0xa2>
 8005d7a:	6805      	ldr	r5, [r0, #0]
 8005d7c:	601a      	str	r2, [r3, #0]
 8005d7e:	2d00      	cmp	r5, #0
 8005d80:	da03      	bge.n	8005d8a <_printf_i+0x9a>
 8005d82:	232d      	movs	r3, #45	; 0x2d
 8005d84:	9a04      	ldr	r2, [sp, #16]
 8005d86:	426d      	negs	r5, r5
 8005d88:	7013      	strb	r3, [r2, #0]
 8005d8a:	4b5f      	ldr	r3, [pc, #380]	; (8005f08 <_printf_i+0x218>)
 8005d8c:	270a      	movs	r7, #10
 8005d8e:	9303      	str	r3, [sp, #12]
 8005d90:	e01b      	b.n	8005dca <_printf_i+0xda>
 8005d92:	6805      	ldr	r5, [r0, #0]
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	0649      	lsls	r1, r1, #25
 8005d98:	d5f1      	bpl.n	8005d7e <_printf_i+0x8e>
 8005d9a:	b22d      	sxth	r5, r5
 8005d9c:	e7ef      	b.n	8005d7e <_printf_i+0x8e>
 8005d9e:	680d      	ldr	r5, [r1, #0]
 8005da0:	6819      	ldr	r1, [r3, #0]
 8005da2:	1d08      	adds	r0, r1, #4
 8005da4:	6018      	str	r0, [r3, #0]
 8005da6:	062e      	lsls	r6, r5, #24
 8005da8:	d501      	bpl.n	8005dae <_printf_i+0xbe>
 8005daa:	680d      	ldr	r5, [r1, #0]
 8005dac:	e003      	b.n	8005db6 <_printf_i+0xc6>
 8005dae:	066d      	lsls	r5, r5, #25
 8005db0:	d5fb      	bpl.n	8005daa <_printf_i+0xba>
 8005db2:	680d      	ldr	r5, [r1, #0]
 8005db4:	b2ad      	uxth	r5, r5
 8005db6:	4b54      	ldr	r3, [pc, #336]	; (8005f08 <_printf_i+0x218>)
 8005db8:	2708      	movs	r7, #8
 8005dba:	9303      	str	r3, [sp, #12]
 8005dbc:	2a6f      	cmp	r2, #111	; 0x6f
 8005dbe:	d000      	beq.n	8005dc2 <_printf_i+0xd2>
 8005dc0:	3702      	adds	r7, #2
 8005dc2:	0023      	movs	r3, r4
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	3343      	adds	r3, #67	; 0x43
 8005dc8:	701a      	strb	r2, [r3, #0]
 8005dca:	6863      	ldr	r3, [r4, #4]
 8005dcc:	60a3      	str	r3, [r4, #8]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	db03      	blt.n	8005dda <_printf_i+0xea>
 8005dd2:	2104      	movs	r1, #4
 8005dd4:	6822      	ldr	r2, [r4, #0]
 8005dd6:	438a      	bics	r2, r1
 8005dd8:	6022      	str	r2, [r4, #0]
 8005dda:	2d00      	cmp	r5, #0
 8005ddc:	d102      	bne.n	8005de4 <_printf_i+0xf4>
 8005dde:	9e04      	ldr	r6, [sp, #16]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d00c      	beq.n	8005dfe <_printf_i+0x10e>
 8005de4:	9e04      	ldr	r6, [sp, #16]
 8005de6:	0028      	movs	r0, r5
 8005de8:	0039      	movs	r1, r7
 8005dea:	f7fa fa1b 	bl	8000224 <__aeabi_uidivmod>
 8005dee:	9b03      	ldr	r3, [sp, #12]
 8005df0:	3e01      	subs	r6, #1
 8005df2:	5c5b      	ldrb	r3, [r3, r1]
 8005df4:	7033      	strb	r3, [r6, #0]
 8005df6:	002b      	movs	r3, r5
 8005df8:	0005      	movs	r5, r0
 8005dfa:	429f      	cmp	r7, r3
 8005dfc:	d9f3      	bls.n	8005de6 <_printf_i+0xf6>
 8005dfe:	2f08      	cmp	r7, #8
 8005e00:	d109      	bne.n	8005e16 <_printf_i+0x126>
 8005e02:	6823      	ldr	r3, [r4, #0]
 8005e04:	07db      	lsls	r3, r3, #31
 8005e06:	d506      	bpl.n	8005e16 <_printf_i+0x126>
 8005e08:	6862      	ldr	r2, [r4, #4]
 8005e0a:	6923      	ldr	r3, [r4, #16]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	dc02      	bgt.n	8005e16 <_printf_i+0x126>
 8005e10:	2330      	movs	r3, #48	; 0x30
 8005e12:	3e01      	subs	r6, #1
 8005e14:	7033      	strb	r3, [r6, #0]
 8005e16:	9b04      	ldr	r3, [sp, #16]
 8005e18:	1b9b      	subs	r3, r3, r6
 8005e1a:	6123      	str	r3, [r4, #16]
 8005e1c:	9b07      	ldr	r3, [sp, #28]
 8005e1e:	0021      	movs	r1, r4
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	9805      	ldr	r0, [sp, #20]
 8005e24:	9b06      	ldr	r3, [sp, #24]
 8005e26:	aa09      	add	r2, sp, #36	; 0x24
 8005e28:	f7ff fef2 	bl	8005c10 <_printf_common>
 8005e2c:	3001      	adds	r0, #1
 8005e2e:	d147      	bne.n	8005ec0 <_printf_i+0x1d0>
 8005e30:	2001      	movs	r0, #1
 8005e32:	4240      	negs	r0, r0
 8005e34:	b00b      	add	sp, #44	; 0x2c
 8005e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e38:	2220      	movs	r2, #32
 8005e3a:	6809      	ldr	r1, [r1, #0]
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	6022      	str	r2, [r4, #0]
 8005e40:	2278      	movs	r2, #120	; 0x78
 8005e42:	4932      	ldr	r1, [pc, #200]	; (8005f0c <_printf_i+0x21c>)
 8005e44:	9103      	str	r1, [sp, #12]
 8005e46:	0021      	movs	r1, r4
 8005e48:	3145      	adds	r1, #69	; 0x45
 8005e4a:	700a      	strb	r2, [r1, #0]
 8005e4c:	6819      	ldr	r1, [r3, #0]
 8005e4e:	6822      	ldr	r2, [r4, #0]
 8005e50:	c920      	ldmia	r1!, {r5}
 8005e52:	0610      	lsls	r0, r2, #24
 8005e54:	d402      	bmi.n	8005e5c <_printf_i+0x16c>
 8005e56:	0650      	lsls	r0, r2, #25
 8005e58:	d500      	bpl.n	8005e5c <_printf_i+0x16c>
 8005e5a:	b2ad      	uxth	r5, r5
 8005e5c:	6019      	str	r1, [r3, #0]
 8005e5e:	07d3      	lsls	r3, r2, #31
 8005e60:	d502      	bpl.n	8005e68 <_printf_i+0x178>
 8005e62:	2320      	movs	r3, #32
 8005e64:	4313      	orrs	r3, r2
 8005e66:	6023      	str	r3, [r4, #0]
 8005e68:	2710      	movs	r7, #16
 8005e6a:	2d00      	cmp	r5, #0
 8005e6c:	d1a9      	bne.n	8005dc2 <_printf_i+0xd2>
 8005e6e:	2220      	movs	r2, #32
 8005e70:	6823      	ldr	r3, [r4, #0]
 8005e72:	4393      	bics	r3, r2
 8005e74:	6023      	str	r3, [r4, #0]
 8005e76:	e7a4      	b.n	8005dc2 <_printf_i+0xd2>
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	680d      	ldr	r5, [r1, #0]
 8005e7c:	1d10      	adds	r0, r2, #4
 8005e7e:	6949      	ldr	r1, [r1, #20]
 8005e80:	6018      	str	r0, [r3, #0]
 8005e82:	6813      	ldr	r3, [r2, #0]
 8005e84:	062e      	lsls	r6, r5, #24
 8005e86:	d501      	bpl.n	8005e8c <_printf_i+0x19c>
 8005e88:	6019      	str	r1, [r3, #0]
 8005e8a:	e002      	b.n	8005e92 <_printf_i+0x1a2>
 8005e8c:	066d      	lsls	r5, r5, #25
 8005e8e:	d5fb      	bpl.n	8005e88 <_printf_i+0x198>
 8005e90:	8019      	strh	r1, [r3, #0]
 8005e92:	2300      	movs	r3, #0
 8005e94:	9e04      	ldr	r6, [sp, #16]
 8005e96:	6123      	str	r3, [r4, #16]
 8005e98:	e7c0      	b.n	8005e1c <_printf_i+0x12c>
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	1d11      	adds	r1, r2, #4
 8005e9e:	6019      	str	r1, [r3, #0]
 8005ea0:	6816      	ldr	r6, [r2, #0]
 8005ea2:	2100      	movs	r1, #0
 8005ea4:	0030      	movs	r0, r6
 8005ea6:	6862      	ldr	r2, [r4, #4]
 8005ea8:	f000 f984 	bl	80061b4 <memchr>
 8005eac:	2800      	cmp	r0, #0
 8005eae:	d001      	beq.n	8005eb4 <_printf_i+0x1c4>
 8005eb0:	1b80      	subs	r0, r0, r6
 8005eb2:	6060      	str	r0, [r4, #4]
 8005eb4:	6863      	ldr	r3, [r4, #4]
 8005eb6:	6123      	str	r3, [r4, #16]
 8005eb8:	2300      	movs	r3, #0
 8005eba:	9a04      	ldr	r2, [sp, #16]
 8005ebc:	7013      	strb	r3, [r2, #0]
 8005ebe:	e7ad      	b.n	8005e1c <_printf_i+0x12c>
 8005ec0:	0032      	movs	r2, r6
 8005ec2:	6923      	ldr	r3, [r4, #16]
 8005ec4:	9906      	ldr	r1, [sp, #24]
 8005ec6:	9805      	ldr	r0, [sp, #20]
 8005ec8:	9d07      	ldr	r5, [sp, #28]
 8005eca:	47a8      	blx	r5
 8005ecc:	3001      	adds	r0, #1
 8005ece:	d0af      	beq.n	8005e30 <_printf_i+0x140>
 8005ed0:	6823      	ldr	r3, [r4, #0]
 8005ed2:	079b      	lsls	r3, r3, #30
 8005ed4:	d415      	bmi.n	8005f02 <_printf_i+0x212>
 8005ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ed8:	68e0      	ldr	r0, [r4, #12]
 8005eda:	4298      	cmp	r0, r3
 8005edc:	daaa      	bge.n	8005e34 <_printf_i+0x144>
 8005ede:	0018      	movs	r0, r3
 8005ee0:	e7a8      	b.n	8005e34 <_printf_i+0x144>
 8005ee2:	0022      	movs	r2, r4
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	9906      	ldr	r1, [sp, #24]
 8005ee8:	9805      	ldr	r0, [sp, #20]
 8005eea:	9e07      	ldr	r6, [sp, #28]
 8005eec:	3219      	adds	r2, #25
 8005eee:	47b0      	blx	r6
 8005ef0:	3001      	adds	r0, #1
 8005ef2:	d09d      	beq.n	8005e30 <_printf_i+0x140>
 8005ef4:	3501      	adds	r5, #1
 8005ef6:	68e3      	ldr	r3, [r4, #12]
 8005ef8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005efa:	1a9b      	subs	r3, r3, r2
 8005efc:	42ab      	cmp	r3, r5
 8005efe:	dcf0      	bgt.n	8005ee2 <_printf_i+0x1f2>
 8005f00:	e7e9      	b.n	8005ed6 <_printf_i+0x1e6>
 8005f02:	2500      	movs	r5, #0
 8005f04:	e7f7      	b.n	8005ef6 <_printf_i+0x206>
 8005f06:	46c0      	nop			; (mov r8, r8)
 8005f08:	080063d1 	.word	0x080063d1
 8005f0c:	080063e2 	.word	0x080063e2

08005f10 <__sflush_r>:
 8005f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f12:	898b      	ldrh	r3, [r1, #12]
 8005f14:	0005      	movs	r5, r0
 8005f16:	000c      	movs	r4, r1
 8005f18:	071a      	lsls	r2, r3, #28
 8005f1a:	d45c      	bmi.n	8005fd6 <__sflush_r+0xc6>
 8005f1c:	684a      	ldr	r2, [r1, #4]
 8005f1e:	2a00      	cmp	r2, #0
 8005f20:	dc04      	bgt.n	8005f2c <__sflush_r+0x1c>
 8005f22:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8005f24:	2a00      	cmp	r2, #0
 8005f26:	dc01      	bgt.n	8005f2c <__sflush_r+0x1c>
 8005f28:	2000      	movs	r0, #0
 8005f2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f2c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005f2e:	2f00      	cmp	r7, #0
 8005f30:	d0fa      	beq.n	8005f28 <__sflush_r+0x18>
 8005f32:	2200      	movs	r2, #0
 8005f34:	2080      	movs	r0, #128	; 0x80
 8005f36:	682e      	ldr	r6, [r5, #0]
 8005f38:	602a      	str	r2, [r5, #0]
 8005f3a:	001a      	movs	r2, r3
 8005f3c:	0140      	lsls	r0, r0, #5
 8005f3e:	6a21      	ldr	r1, [r4, #32]
 8005f40:	4002      	ands	r2, r0
 8005f42:	4203      	tst	r3, r0
 8005f44:	d034      	beq.n	8005fb0 <__sflush_r+0xa0>
 8005f46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005f48:	89a3      	ldrh	r3, [r4, #12]
 8005f4a:	075b      	lsls	r3, r3, #29
 8005f4c:	d506      	bpl.n	8005f5c <__sflush_r+0x4c>
 8005f4e:	6863      	ldr	r3, [r4, #4]
 8005f50:	1ac0      	subs	r0, r0, r3
 8005f52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d001      	beq.n	8005f5c <__sflush_r+0x4c>
 8005f58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f5a:	1ac0      	subs	r0, r0, r3
 8005f5c:	0002      	movs	r2, r0
 8005f5e:	2300      	movs	r3, #0
 8005f60:	0028      	movs	r0, r5
 8005f62:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005f64:	6a21      	ldr	r1, [r4, #32]
 8005f66:	47b8      	blx	r7
 8005f68:	89a2      	ldrh	r2, [r4, #12]
 8005f6a:	1c43      	adds	r3, r0, #1
 8005f6c:	d106      	bne.n	8005f7c <__sflush_r+0x6c>
 8005f6e:	6829      	ldr	r1, [r5, #0]
 8005f70:	291d      	cmp	r1, #29
 8005f72:	d82c      	bhi.n	8005fce <__sflush_r+0xbe>
 8005f74:	4b2a      	ldr	r3, [pc, #168]	; (8006020 <__sflush_r+0x110>)
 8005f76:	410b      	asrs	r3, r1
 8005f78:	07db      	lsls	r3, r3, #31
 8005f7a:	d428      	bmi.n	8005fce <__sflush_r+0xbe>
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	6063      	str	r3, [r4, #4]
 8005f80:	6923      	ldr	r3, [r4, #16]
 8005f82:	6023      	str	r3, [r4, #0]
 8005f84:	04d2      	lsls	r2, r2, #19
 8005f86:	d505      	bpl.n	8005f94 <__sflush_r+0x84>
 8005f88:	1c43      	adds	r3, r0, #1
 8005f8a:	d102      	bne.n	8005f92 <__sflush_r+0x82>
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d100      	bne.n	8005f94 <__sflush_r+0x84>
 8005f92:	6560      	str	r0, [r4, #84]	; 0x54
 8005f94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f96:	602e      	str	r6, [r5, #0]
 8005f98:	2900      	cmp	r1, #0
 8005f9a:	d0c5      	beq.n	8005f28 <__sflush_r+0x18>
 8005f9c:	0023      	movs	r3, r4
 8005f9e:	3344      	adds	r3, #68	; 0x44
 8005fa0:	4299      	cmp	r1, r3
 8005fa2:	d002      	beq.n	8005faa <__sflush_r+0x9a>
 8005fa4:	0028      	movs	r0, r5
 8005fa6:	f7ff fbf1 	bl	800578c <_free_r>
 8005faa:	2000      	movs	r0, #0
 8005fac:	6360      	str	r0, [r4, #52]	; 0x34
 8005fae:	e7bc      	b.n	8005f2a <__sflush_r+0x1a>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	0028      	movs	r0, r5
 8005fb4:	47b8      	blx	r7
 8005fb6:	1c43      	adds	r3, r0, #1
 8005fb8:	d1c6      	bne.n	8005f48 <__sflush_r+0x38>
 8005fba:	682b      	ldr	r3, [r5, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d0c3      	beq.n	8005f48 <__sflush_r+0x38>
 8005fc0:	2b1d      	cmp	r3, #29
 8005fc2:	d001      	beq.n	8005fc8 <__sflush_r+0xb8>
 8005fc4:	2b16      	cmp	r3, #22
 8005fc6:	d101      	bne.n	8005fcc <__sflush_r+0xbc>
 8005fc8:	602e      	str	r6, [r5, #0]
 8005fca:	e7ad      	b.n	8005f28 <__sflush_r+0x18>
 8005fcc:	89a2      	ldrh	r2, [r4, #12]
 8005fce:	2340      	movs	r3, #64	; 0x40
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	81a3      	strh	r3, [r4, #12]
 8005fd4:	e7a9      	b.n	8005f2a <__sflush_r+0x1a>
 8005fd6:	690e      	ldr	r6, [r1, #16]
 8005fd8:	2e00      	cmp	r6, #0
 8005fda:	d0a5      	beq.n	8005f28 <__sflush_r+0x18>
 8005fdc:	680f      	ldr	r7, [r1, #0]
 8005fde:	600e      	str	r6, [r1, #0]
 8005fe0:	1bba      	subs	r2, r7, r6
 8005fe2:	9201      	str	r2, [sp, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	079b      	lsls	r3, r3, #30
 8005fe8:	d100      	bne.n	8005fec <__sflush_r+0xdc>
 8005fea:	694a      	ldr	r2, [r1, #20]
 8005fec:	60a2      	str	r2, [r4, #8]
 8005fee:	9b01      	ldr	r3, [sp, #4]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	dd99      	ble.n	8005f28 <__sflush_r+0x18>
 8005ff4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005ff6:	0032      	movs	r2, r6
 8005ff8:	001f      	movs	r7, r3
 8005ffa:	0028      	movs	r0, r5
 8005ffc:	9b01      	ldr	r3, [sp, #4]
 8005ffe:	6a21      	ldr	r1, [r4, #32]
 8006000:	47b8      	blx	r7
 8006002:	2800      	cmp	r0, #0
 8006004:	dc06      	bgt.n	8006014 <__sflush_r+0x104>
 8006006:	2340      	movs	r3, #64	; 0x40
 8006008:	2001      	movs	r0, #1
 800600a:	89a2      	ldrh	r2, [r4, #12]
 800600c:	4240      	negs	r0, r0
 800600e:	4313      	orrs	r3, r2
 8006010:	81a3      	strh	r3, [r4, #12]
 8006012:	e78a      	b.n	8005f2a <__sflush_r+0x1a>
 8006014:	9b01      	ldr	r3, [sp, #4]
 8006016:	1836      	adds	r6, r6, r0
 8006018:	1a1b      	subs	r3, r3, r0
 800601a:	9301      	str	r3, [sp, #4]
 800601c:	e7e7      	b.n	8005fee <__sflush_r+0xde>
 800601e:	46c0      	nop			; (mov r8, r8)
 8006020:	dfbffffe 	.word	0xdfbffffe

08006024 <_fflush_r>:
 8006024:	690b      	ldr	r3, [r1, #16]
 8006026:	b570      	push	{r4, r5, r6, lr}
 8006028:	0005      	movs	r5, r0
 800602a:	000c      	movs	r4, r1
 800602c:	2b00      	cmp	r3, #0
 800602e:	d102      	bne.n	8006036 <_fflush_r+0x12>
 8006030:	2500      	movs	r5, #0
 8006032:	0028      	movs	r0, r5
 8006034:	bd70      	pop	{r4, r5, r6, pc}
 8006036:	2800      	cmp	r0, #0
 8006038:	d004      	beq.n	8006044 <_fflush_r+0x20>
 800603a:	6a03      	ldr	r3, [r0, #32]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d101      	bne.n	8006044 <_fflush_r+0x20>
 8006040:	f7ff f982 	bl	8005348 <__sinit>
 8006044:	220c      	movs	r2, #12
 8006046:	5ea3      	ldrsh	r3, [r4, r2]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d0f1      	beq.n	8006030 <_fflush_r+0xc>
 800604c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800604e:	07d2      	lsls	r2, r2, #31
 8006050:	d404      	bmi.n	800605c <_fflush_r+0x38>
 8006052:	059b      	lsls	r3, r3, #22
 8006054:	d402      	bmi.n	800605c <_fflush_r+0x38>
 8006056:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006058:	f7ff fb8d 	bl	8005776 <__retarget_lock_acquire_recursive>
 800605c:	0028      	movs	r0, r5
 800605e:	0021      	movs	r1, r4
 8006060:	f7ff ff56 	bl	8005f10 <__sflush_r>
 8006064:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006066:	0005      	movs	r5, r0
 8006068:	07db      	lsls	r3, r3, #31
 800606a:	d4e2      	bmi.n	8006032 <_fflush_r+0xe>
 800606c:	89a3      	ldrh	r3, [r4, #12]
 800606e:	059b      	lsls	r3, r3, #22
 8006070:	d4df      	bmi.n	8006032 <_fflush_r+0xe>
 8006072:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006074:	f7ff fb80 	bl	8005778 <__retarget_lock_release_recursive>
 8006078:	e7db      	b.n	8006032 <_fflush_r+0xe>
	...

0800607c <__swhatbuf_r>:
 800607c:	b570      	push	{r4, r5, r6, lr}
 800607e:	000e      	movs	r6, r1
 8006080:	001d      	movs	r5, r3
 8006082:	230e      	movs	r3, #14
 8006084:	5ec9      	ldrsh	r1, [r1, r3]
 8006086:	0014      	movs	r4, r2
 8006088:	b096      	sub	sp, #88	; 0x58
 800608a:	2900      	cmp	r1, #0
 800608c:	da0c      	bge.n	80060a8 <__swhatbuf_r+0x2c>
 800608e:	89b2      	ldrh	r2, [r6, #12]
 8006090:	2380      	movs	r3, #128	; 0x80
 8006092:	0011      	movs	r1, r2
 8006094:	4019      	ands	r1, r3
 8006096:	421a      	tst	r2, r3
 8006098:	d013      	beq.n	80060c2 <__swhatbuf_r+0x46>
 800609a:	2100      	movs	r1, #0
 800609c:	3b40      	subs	r3, #64	; 0x40
 800609e:	2000      	movs	r0, #0
 80060a0:	6029      	str	r1, [r5, #0]
 80060a2:	6023      	str	r3, [r4, #0]
 80060a4:	b016      	add	sp, #88	; 0x58
 80060a6:	bd70      	pop	{r4, r5, r6, pc}
 80060a8:	466a      	mov	r2, sp
 80060aa:	f000 f84d 	bl	8006148 <_fstat_r>
 80060ae:	2800      	cmp	r0, #0
 80060b0:	dbed      	blt.n	800608e <__swhatbuf_r+0x12>
 80060b2:	23f0      	movs	r3, #240	; 0xf0
 80060b4:	9901      	ldr	r1, [sp, #4]
 80060b6:	021b      	lsls	r3, r3, #8
 80060b8:	4019      	ands	r1, r3
 80060ba:	4b03      	ldr	r3, [pc, #12]	; (80060c8 <__swhatbuf_r+0x4c>)
 80060bc:	18c9      	adds	r1, r1, r3
 80060be:	424b      	negs	r3, r1
 80060c0:	4159      	adcs	r1, r3
 80060c2:	2380      	movs	r3, #128	; 0x80
 80060c4:	00db      	lsls	r3, r3, #3
 80060c6:	e7ea      	b.n	800609e <__swhatbuf_r+0x22>
 80060c8:	ffffe000 	.word	0xffffe000

080060cc <__smakebuf_r>:
 80060cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060ce:	2602      	movs	r6, #2
 80060d0:	898b      	ldrh	r3, [r1, #12]
 80060d2:	0005      	movs	r5, r0
 80060d4:	000c      	movs	r4, r1
 80060d6:	4233      	tst	r3, r6
 80060d8:	d006      	beq.n	80060e8 <__smakebuf_r+0x1c>
 80060da:	0023      	movs	r3, r4
 80060dc:	3347      	adds	r3, #71	; 0x47
 80060de:	6023      	str	r3, [r4, #0]
 80060e0:	6123      	str	r3, [r4, #16]
 80060e2:	2301      	movs	r3, #1
 80060e4:	6163      	str	r3, [r4, #20]
 80060e6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80060e8:	466a      	mov	r2, sp
 80060ea:	ab01      	add	r3, sp, #4
 80060ec:	f7ff ffc6 	bl	800607c <__swhatbuf_r>
 80060f0:	9900      	ldr	r1, [sp, #0]
 80060f2:	0007      	movs	r7, r0
 80060f4:	0028      	movs	r0, r5
 80060f6:	f7ff fbb5 	bl	8005864 <_malloc_r>
 80060fa:	2800      	cmp	r0, #0
 80060fc:	d108      	bne.n	8006110 <__smakebuf_r+0x44>
 80060fe:	220c      	movs	r2, #12
 8006100:	5ea3      	ldrsh	r3, [r4, r2]
 8006102:	059a      	lsls	r2, r3, #22
 8006104:	d4ef      	bmi.n	80060e6 <__smakebuf_r+0x1a>
 8006106:	2203      	movs	r2, #3
 8006108:	4393      	bics	r3, r2
 800610a:	431e      	orrs	r6, r3
 800610c:	81a6      	strh	r6, [r4, #12]
 800610e:	e7e4      	b.n	80060da <__smakebuf_r+0xe>
 8006110:	2380      	movs	r3, #128	; 0x80
 8006112:	89a2      	ldrh	r2, [r4, #12]
 8006114:	6020      	str	r0, [r4, #0]
 8006116:	4313      	orrs	r3, r2
 8006118:	81a3      	strh	r3, [r4, #12]
 800611a:	9b00      	ldr	r3, [sp, #0]
 800611c:	6120      	str	r0, [r4, #16]
 800611e:	6163      	str	r3, [r4, #20]
 8006120:	9b01      	ldr	r3, [sp, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00c      	beq.n	8006140 <__smakebuf_r+0x74>
 8006126:	0028      	movs	r0, r5
 8006128:	230e      	movs	r3, #14
 800612a:	5ee1      	ldrsh	r1, [r4, r3]
 800612c:	f000 f81e 	bl	800616c <_isatty_r>
 8006130:	2800      	cmp	r0, #0
 8006132:	d005      	beq.n	8006140 <__smakebuf_r+0x74>
 8006134:	2303      	movs	r3, #3
 8006136:	89a2      	ldrh	r2, [r4, #12]
 8006138:	439a      	bics	r2, r3
 800613a:	3b02      	subs	r3, #2
 800613c:	4313      	orrs	r3, r2
 800613e:	81a3      	strh	r3, [r4, #12]
 8006140:	89a3      	ldrh	r3, [r4, #12]
 8006142:	433b      	orrs	r3, r7
 8006144:	81a3      	strh	r3, [r4, #12]
 8006146:	e7ce      	b.n	80060e6 <__smakebuf_r+0x1a>

08006148 <_fstat_r>:
 8006148:	2300      	movs	r3, #0
 800614a:	b570      	push	{r4, r5, r6, lr}
 800614c:	4d06      	ldr	r5, [pc, #24]	; (8006168 <_fstat_r+0x20>)
 800614e:	0004      	movs	r4, r0
 8006150:	0008      	movs	r0, r1
 8006152:	0011      	movs	r1, r2
 8006154:	602b      	str	r3, [r5, #0]
 8006156:	f7fa fde6 	bl	8000d26 <_fstat>
 800615a:	1c43      	adds	r3, r0, #1
 800615c:	d103      	bne.n	8006166 <_fstat_r+0x1e>
 800615e:	682b      	ldr	r3, [r5, #0]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d000      	beq.n	8006166 <_fstat_r+0x1e>
 8006164:	6023      	str	r3, [r4, #0]
 8006166:	bd70      	pop	{r4, r5, r6, pc}
 8006168:	2000a58c 	.word	0x2000a58c

0800616c <_isatty_r>:
 800616c:	2300      	movs	r3, #0
 800616e:	b570      	push	{r4, r5, r6, lr}
 8006170:	4d06      	ldr	r5, [pc, #24]	; (800618c <_isatty_r+0x20>)
 8006172:	0004      	movs	r4, r0
 8006174:	0008      	movs	r0, r1
 8006176:	602b      	str	r3, [r5, #0]
 8006178:	f7fa fde3 	bl	8000d42 <_isatty>
 800617c:	1c43      	adds	r3, r0, #1
 800617e:	d103      	bne.n	8006188 <_isatty_r+0x1c>
 8006180:	682b      	ldr	r3, [r5, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d000      	beq.n	8006188 <_isatty_r+0x1c>
 8006186:	6023      	str	r3, [r4, #0]
 8006188:	bd70      	pop	{r4, r5, r6, pc}
 800618a:	46c0      	nop			; (mov r8, r8)
 800618c:	2000a58c 	.word	0x2000a58c

08006190 <_sbrk_r>:
 8006190:	2300      	movs	r3, #0
 8006192:	b570      	push	{r4, r5, r6, lr}
 8006194:	4d06      	ldr	r5, [pc, #24]	; (80061b0 <_sbrk_r+0x20>)
 8006196:	0004      	movs	r4, r0
 8006198:	0008      	movs	r0, r1
 800619a:	602b      	str	r3, [r5, #0]
 800619c:	f7fa fde6 	bl	8000d6c <_sbrk>
 80061a0:	1c43      	adds	r3, r0, #1
 80061a2:	d103      	bne.n	80061ac <_sbrk_r+0x1c>
 80061a4:	682b      	ldr	r3, [r5, #0]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d000      	beq.n	80061ac <_sbrk_r+0x1c>
 80061aa:	6023      	str	r3, [r4, #0]
 80061ac:	bd70      	pop	{r4, r5, r6, pc}
 80061ae:	46c0      	nop			; (mov r8, r8)
 80061b0:	2000a58c 	.word	0x2000a58c

080061b4 <memchr>:
 80061b4:	b2c9      	uxtb	r1, r1
 80061b6:	1882      	adds	r2, r0, r2
 80061b8:	4290      	cmp	r0, r2
 80061ba:	d101      	bne.n	80061c0 <memchr+0xc>
 80061bc:	2000      	movs	r0, #0
 80061be:	4770      	bx	lr
 80061c0:	7803      	ldrb	r3, [r0, #0]
 80061c2:	428b      	cmp	r3, r1
 80061c4:	d0fb      	beq.n	80061be <memchr+0xa>
 80061c6:	3001      	adds	r0, #1
 80061c8:	e7f6      	b.n	80061b8 <memchr+0x4>
	...

080061cc <_init>:
 80061cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ce:	46c0      	nop			; (mov r8, r8)
 80061d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061d2:	bc08      	pop	{r3}
 80061d4:	469e      	mov	lr, r3
 80061d6:	4770      	bx	lr

080061d8 <_fini>:
 80061d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061da:	46c0      	nop			; (mov r8, r8)
 80061dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061de:	bc08      	pop	{r3}
 80061e0:	469e      	mov	lr, r3
 80061e2:	4770      	bx	lr
