static int T_1 F_1 ( char * V_1 )\r\n{\r\nchar * V_2 ;\r\nV_3 = 0 ;\r\nwhile ( ( V_2 = F_2 ( & V_1 , L_1 ) ) != NULL ) {\r\nswitch ( V_2 [ 0 ] ) {\r\ncase 'a' :\r\nif ( strcmp ( V_2 , L_2 ) == 0 )\r\nV_3 |= - 1 ;\r\nbreak;\r\ncase 'b' :\r\nif ( strncmp ( V_2 , L_3 , 3 ) == 0 )\r\nV_3 |= V_4 ;\r\nif ( strncmp ( V_2 , L_4 , 3 ) == 0 )\r\nV_3 |= V_5 ;\r\nbreak;\r\ncase 'c' :\r\nV_3 |= V_6 ;\r\nbreak;\r\ncase 'e' :\r\nV_3 |= V_7 ;\r\nbreak;\r\ncase 'm' :\r\nV_3 |= V_8 ;\r\nbreak;\r\ncase 'n' :\r\nif ( strcmp ( V_2 , L_5 ) == 0 )\r\nV_3 = 0 ;\r\nbreak;\r\ncase 's' :\r\nV_3 |= V_9 ;\r\nbreak;\r\n}\r\n}\r\nreturn 1 ;\r\n}\r\nstatic inline unsigned char F_3 ( T_2 * V_10 , unsigned int V_11 )\r\n{\r\nunsigned int V_12 = V_11 << V_10 -> V_13 . V_14 ;\r\nreturn F_4 ( V_10 -> V_13 . V_15 + V_12 ) ;\r\n}\r\nstatic inline void F_5 ( T_2 * V_10 , unsigned int V_11 , unsigned int V_16 )\r\n{\r\nunsigned int V_12 = V_11 << V_10 -> V_13 . V_14 ;\r\nF_6 ( V_16 , V_10 -> V_13 . V_15 + V_12 ) ;\r\n}\r\nstatic void F_7 ( T_2 * V_10 )\r\n{\r\nunsigned char V_17 , V_18 , V_19 ;\r\nV_17 = F_3 ( V_10 , V_20 ) ;\r\nV_18 = F_3 ( V_10 , V_21 ) ;\r\nV_19 = F_3 ( V_10 , V_22 ) ;\r\nF_8 ( L_6\r\nL_7 ,\r\nF_3 ( V_10 , V_23 ) ,\r\nF_3 ( V_10 , V_24 ) ,\r\nF_3 ( V_10 , V_25 ) , V_18 , V_19 , V_17 ,\r\nF_3 ( V_10 , V_26 ) ) ;\r\nF_8 ( L_8 ,\r\nF_3 ( V_10 , V_27 ) ,\r\nF_3 ( V_10 , V_28 ) ,\r\nF_3 ( V_10 , V_29 ) ,\r\nF_3 ( V_10 , V_30 ) ) ;\r\n}\r\nstatic void F_9 ( struct V_31 * V_32 , const char * V_33 , const char * V_34 )\r\n{\r\nF_8 ( L_9 ,\r\nV_33 , V_32 -> V_35 , V_32 -> V_36 , V_32 -> V_37 ,\r\nV_32 -> V_38 , V_34 ) ;\r\n}\r\nstatic void F_10 ( T_2 * V_10 )\r\n{\r\nstatic int V_39 = 0 ;\r\nint V_40 ;\r\nif ( V_39 ++ )\r\nreturn;\r\nF_8 ( L_10 ) ;\r\nF_8 ( L_11 ,\r\nV_10 -> V_41 , V_10 -> V_42 , V_10 -> V_43 ,\r\nV_10 -> V_44 ) ;\r\nF_8 ( L_12 ,\r\nV_10 -> V_13 . V_14 , V_10 -> V_13 . V_45 ,\r\nV_10 -> V_13 . V_46 [ 0 ] , V_10 -> V_13 . V_46 [ 1 ] , V_10 -> V_13 . V_46 [ 2 ] ,\r\nV_10 -> V_13 . V_46 [ 3 ] ) ;\r\nF_8 ( L_13 ,\r\nV_10 -> V_13 . type , V_10 -> V_13 . V_47 ) ;\r\nF_9 ( & V_10 -> V_13 . V_32 , L_14 , L_15 ) ;\r\nF_8 ( L_16 ,\r\nV_10 -> V_13 . V_48 ,\r\nV_10 -> V_13 . V_49 , V_10 -> V_13 . V_50 ) ;\r\nF_8 ( L_17\r\nL_18 ,\r\nV_10 -> V_51 . V_52 , V_10 -> V_51 . V_53 , V_10 -> V_51 . V_54 ,\r\nV_10 -> V_51 . V_55 , V_10 -> V_51 . V_56 , V_10 -> V_51 . V_57 ,\r\nV_10 -> V_51 . V_58 , V_10 -> V_51 . V_59 , V_10 -> V_51 . V_60 ,\r\nV_10 -> V_51 . V_61 ) ;\r\nF_8 ( L_19 ,\r\nV_10 -> V_62 . V_63 , V_10 -> V_62 . V_64 ,\r\nV_10 -> V_62 . V_65 , V_10 -> V_62 . V_66 ) ;\r\nfor ( V_40 = 0 ; V_40 < 8 ; V_40 ++ ) {\r\nF_8 ( L_20 ,\r\nV_40 , V_10 -> V_67 [ V_40 ] , V_40 ,\r\nV_10 -> V_68 [ V_40 ] . V_69 , V_10 -> V_68 [ V_40 ] . V_70 ,\r\nV_10 -> V_68 [ V_40 ] . V_71 , V_10 -> V_68 [ V_40 ] . V_72 ) ;\r\n}\r\nF_8 ( L_21 ,\r\nV_10 -> V_73 . V_74 , V_10 -> V_73 . V_75 ,\r\nV_10 -> V_73 . V_76 , V_10 -> V_73 . V_77 ) ;\r\nF_8 ( L_22 ,\r\nV_10 -> V_78 , V_10 -> V_79 ) ;\r\n}\r\nstatic void F_11 ( T_2 * V_10 , const char * V_80 )\r\n{\r\nint V_81 = 0 ;\r\nif ( V_10 -> V_41 != V_82 ) {\r\nF_8 ( V_83 L_23 ) ;\r\nV_81 ++ ;\r\n}\r\nif ( V_10 -> V_79 != V_82 ) {\r\nF_8 ( V_83 L_24 ) ;\r\nV_81 ++ ;\r\n}\r\nif ( V_81 ) {\r\nF_10 ( V_10 ) ;\r\nF_12 ( L_25 , V_80 ) ;\r\n}\r\n}\r\nstatic const char * F_13 ( int V_18 )\r\n{\r\nstatic const char * V_84 [] = {\r\nL_26 , L_27 ,\r\nL_28 , L_29 ,\r\nL_30 , L_31 ,\r\nL_32 , L_33\r\n} ;\r\nreturn V_84 [ V_18 & V_85 ] ;\r\n}\r\nstatic const char * F_14 ( T_2 * V_10 )\r\n{\r\nstatic const char * V_84 [] = {\r\n[ V_86 ] = L_34 ,\r\n[ V_87 ] = L_35 ,\r\n[ V_88 ] = L_36 ,\r\n[ V_89 ] = L_37 ,\r\n[ V_90 ] = L_38 ,\r\n[ V_91 ] = L_39 ,\r\n[ V_92 ] = L_40 ,\r\n[ V_93 ] = L_41 ,\r\n[ V_94 ] = L_42 ,\r\n[ V_95 ] = L_43 ,\r\n[ V_96 ] = L_44 ,\r\n} ;\r\nif ( V_10 -> V_13 . V_47 < F_15 ( V_84 ) &&\r\nV_84 [ V_10 -> V_13 . V_47 ] )\r\nreturn V_84 [ V_10 -> V_13 . V_47 ] ;\r\nreturn L_45 ;\r\n}\r\nstatic char F_16 ( T_2 * V_10 )\r\n{\r\nif ( V_10 -> V_43 )\r\nreturn '0' + V_10 -> V_43 -> V_68 -> V_97 ;\r\nelse\r\nreturn 'H' ;\r\n}\r\nstatic void\r\nF_17 ( T_2 * V_10 , char V_98 , char * V_99 , T_3 V_100 )\r\n{\r\nstatic char V_101 [ 1024 ] ;\r\nvsnprintf ( V_101 , sizeof( V_101 ) , V_99 , V_100 ) ;\r\nF_8 ( L_46 , V_10 -> V_42 -> V_102 , V_98 , V_101 ) ;\r\n}\r\nstatic void F_18 ( T_2 * V_10 , int V_103 ,\r\nstruct V_104 * V_43 , char * V_99 , ... )\r\n{\r\nT_3 args ;\r\nif ( V_103 != 0 && ! ( V_103 & V_3 ) )\r\nreturn;\r\nva_start ( args , V_99 ) ;\r\nF_17 ( V_10 , '0' + V_43 -> V_68 -> V_97 , V_99 , args ) ;\r\nva_end ( args ) ;\r\nF_8 ( L_47 ) ;\r\nF_19 ( V_43 -> V_105 ) ;\r\n}\r\nstatic void\r\nF_20 ( T_2 * V_10 , int V_103 , int V_98 , char * V_99 , ... )\r\n{\r\nT_3 args ;\r\nif ( V_103 != 0 && ! ( V_103 & V_3 ) )\r\nreturn;\r\nif ( V_98 < 0 )\r\nV_98 = 'H' ;\r\nelse\r\nV_98 += '0' ;\r\nva_start ( args , V_99 ) ;\r\nF_17 ( V_10 , V_98 , V_99 , args ) ;\r\nva_end ( args ) ;\r\nF_8 ( L_48 ) ;\r\n}\r\nstatic void F_21 ( T_2 * V_10 , int V_103 , char * V_99 , ... )\r\n{\r\nT_3 args ;\r\nif ( V_103 != 0 && ! ( V_103 & V_3 ) )\r\nreturn;\r\nva_start ( args , V_99 ) ;\r\nF_17 ( V_10 , F_16 ( V_10 ) , V_99 , args ) ;\r\nva_end ( args ) ;\r\nF_8 ( L_48 ) ;\r\n}\r\nstatic void F_22 ( int V_18 , int V_106 , int V_107 , int V_108 )\r\n{\r\nV_109 [ V_110 ] . V_18 = V_18 ;\r\nV_109 [ V_110 ] . V_106 = V_106 ;\r\nV_109 [ V_110 ] . V_107 = V_107 ;\r\nV_109 [ V_110 ] . V_108 = V_108 ;\r\nV_110 = ( V_110 + 1 ) & ( V_111 - 1 ) ;\r\n}\r\nstatic void F_23 ( T_2 * V_10 , unsigned int V_112 )\r\n{\r\nV_113 [ V_114 ] . V_112 = V_112 ;\r\nV_113 [ V_114 ] . V_115 = F_24 ( 0 ) ;\r\nV_114 = ( V_114 + 1 ) & 7 ;\r\nF_5 ( V_10 , V_25 , V_112 ) ;\r\n}\r\nstatic void F_25 ( void )\r\n{\r\nint V_40 ;\r\nV_40 = V_110 ;\r\nF_8 ( V_116 L_49 ) ;\r\ndo {\r\nF_8 ( L_50 ,\r\nV_109 [ V_40 ] . V_18 , V_109 [ V_40 ] . V_106 ,\r\nV_109 [ V_40 ] . V_107 , V_109 [ V_40 ] . V_108 ) ;\r\nV_40 = ( V_40 + 1 ) & ( V_111 - 1 ) ;\r\nif ( ( ( V_40 ^ V_110 ) & 7 ) == 0 )\r\nF_8 ( L_48 ) ;\r\n} while ( V_40 != V_110 );\r\nif ( ( V_40 ^ V_110 ) & 7 )\r\nF_8 ( L_48 ) ;\r\nV_40 = V_114 ;\r\nF_8 ( V_116 L_51 ) ;\r\ndo {\r\nF_8 ( L_52 , V_113 [ V_40 ] . V_112 , V_113 [ V_40 ] . V_115 ) ;\r\nV_40 = ( V_40 + 1 ) & 7 ;\r\n} while ( V_40 != V_114 );\r\nF_8 ( L_48 ) ;\r\n}\r\nstatic inline unsigned short\r\nF_26 ( T_2 * V_10 , int V_117 )\r\n{\r\nunsigned short V_118 = V_119 ;\r\nstruct V_120 * V_121 ;\r\nint V_122 = 0 ;\r\nwhile ( ( V_121 = F_27 ( & V_10 -> V_13 . V_123 , V_122 ++ ) ) != NULL ) {\r\nif ( V_117 >= V_121 -> V_124 )\r\nbreak;\r\n}\r\nif ( V_121 ) {\r\nif ( V_121 -> V_121 [ 0 ] == V_125 )\r\nV_118 = V_125 | V_121 -> V_121 [ 2 ] << 8 ;\r\nelse\r\nV_118 = V_121 -> V_121 [ 0 ] ;\r\n}\r\nF_21 ( V_10 , V_8 ,\r\nL_53 , V_118 , V_117 ) ;\r\nreturn V_118 ;\r\n}\r\nstatic int F_28 ( T_2 * V_10 , int V_126 )\r\n{\r\nint V_127 = ( V_10 -> V_62 . V_63 * V_126 ) / 1000 ;\r\nF_29 ( V_10 ) ;\r\nif ( V_127 < 4 )\r\nV_127 = 4 ;\r\nelse if ( V_127 > 35 )\r\nV_127 = 35 ;\r\nreturn V_127 & 31 ;\r\n}\r\nstatic void F_30 ( T_2 * V_10 , int V_98 )\r\n{\r\nunsigned int V_128 ;\r\nF_5 ( V_10 , V_129 , V_10 -> V_68 [ V_98 ] . V_71 ) ;\r\nF_5 ( V_10 , V_130 , V_10 -> V_68 [ V_98 ] . V_70 ) ;\r\nV_128 = V_10 -> V_13 . V_46 [ 2 ] ;\r\nif ( V_10 -> V_68 [ V_98 ] . V_131 >= ( 200 / 4 ) )\r\nV_128 = V_128 & ~ V_132 ;\r\nF_5 ( V_10 , V_29 , V_128 ) ;\r\n}\r\nstatic void F_31 ( T_2 * V_10 , char * V_121 )\r\n{\r\nstruct V_133 * V_134 = & V_10 -> V_68 [ V_10 -> V_43 -> V_68 -> V_97 ] ;\r\nenum { V_135 , V_136 , V_137 , V_138 } V_139 = V_137 ;\r\n#ifdef F_32\r\nswitch ( V_121 [ 0 ] ) {\r\ncase V_140 :\r\nif ( V_134 -> V_72 == V_141 ) {\r\nV_134 -> V_72 = V_142 ;\r\nV_139 = V_136 ;\r\n}\r\nbreak;\r\ncase V_125 :\r\nswitch ( V_134 -> V_72 ) {\r\ncase V_142 :\r\nV_139 = V_138 ;\r\nbreak;\r\ndefault:\r\nF_23 ( V_10 , V_143 ) ;\r\nif ( V_121 [ 4 ] > V_10 -> V_62 . V_66 )\r\nV_121 [ 4 ] = V_10 -> V_62 . V_66 ;\r\nif ( V_121 [ 3 ] < 1000 / V_10 -> V_62 . V_63 )\r\nV_121 [ 3 ] = 1000 / V_10 -> V_62 . V_63 ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nF_34 ( & V_10 -> V_13 . V_123 , 5 ,\r\nV_125 , 3 , V_144 ,\r\nV_121 [ 3 ] , V_121 [ 4 ] ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nV_134 -> V_72 = V_145 ;\r\nV_139 = V_135 ;\r\nbreak;\r\ncase V_141 :\r\nV_139 = V_138 ;\r\nif ( V_121 [ 4 ] <= V_10 -> V_62 . V_66 &&\r\nV_121 [ 3 ] >= 1000 / V_10 -> V_62 . V_63 ) {\r\nV_134 -> V_72 = V_146 ;\r\nV_139 = V_135 ;\r\n}\r\nbreak;\r\n}\r\n}\r\n#else\r\nV_139 = V_138 ;\r\n#endif\r\nswitch ( V_139 ) {\r\ncase V_135 :\r\nV_134 -> V_131 = V_121 [ 3 ] ;\r\nV_134 -> V_71 = V_121 [ 4 ] ;\r\nV_134 -> V_70 = F_28 ( V_10 , V_121 [ 3 ] * 4 ) ;\r\nF_30 ( V_10 , V_10 -> V_43 -> V_68 -> V_97 ) ;\r\nbreak;\r\ncase V_138 :\r\nF_23 ( V_10 , V_143 ) ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nF_34 ( & V_10 -> V_13 . V_123 , 1 , V_140 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\ncase V_136 :\r\nV_134 -> V_131 = V_10 -> V_62 . V_65 / 4 ;\r\nV_134 -> V_71 = 0 ;\r\nV_134 -> V_70 = V_10 -> V_13 . V_48 ;\r\nF_30 ( V_10 , V_10 -> V_43 -> V_68 -> V_97 ) ;\r\nbreak;\r\ncase V_137 :\r\nbreak;\r\n}\r\n}\r\nstatic void F_35 ( T_2 * V_10 , int V_147 )\r\n{\r\nstruct V_31 * V_32 = & V_10 -> V_13 . V_32 ;\r\nF_29 ( V_10 ) ;\r\nF_36 ( V_147 < 0 ) ;\r\nV_32 -> V_47 -= V_147 ;\r\nwhile ( V_147 != 0 ) {\r\nif ( V_32 -> V_36 > V_147 )\r\nbreak;\r\nV_147 -= V_32 -> V_36 ;\r\nif ( ! F_37 ( V_32 ) && V_147 ) {\r\nF_8 ( V_148 L_54 ,\r\nV_10 -> V_42 -> V_102 , '0' + V_10 -> V_43 -> V_68 -> V_97 ) ;\r\nreturn;\r\n}\r\n}\r\nV_32 -> V_36 -= V_147 ;\r\nif ( V_32 -> V_36 )\r\nV_32 -> V_35 += V_147 ;\r\nelse\r\nV_32 -> V_35 = NULL ;\r\n}\r\nstatic void F_38 ( T_2 * V_10 , T_4 V_149 )\r\n{\r\nstruct V_31 * V_32 = & V_10 -> V_13 . V_32 ;\r\nF_29 ( V_10 ) ;\r\nif ( V_149 == V_150 )\r\nF_5 ( V_10 , V_151 , F_39 ( V_32 ) ) ;\r\nelse\r\nF_40 ( V_32 , F_3 ( V_10 , V_151 ) ) ;\r\nif ( V_32 -> V_36 == 0 )\r\nF_37 ( V_32 ) ;\r\n}\r\nstatic void F_41 ( T_2 * V_10 , unsigned int V_152 )\r\n{\r\nF_5 ( V_10 , V_153 , V_152 ) ;\r\nF_5 ( V_10 , V_154 , V_152 >> 8 ) ;\r\nF_5 ( V_10 , V_155 , V_152 >> 16 ) ;\r\n}\r\nstatic unsigned int F_42 ( T_2 * V_10 )\r\n{\r\nreturn F_3 ( V_10 , V_23 ) +\r\n( F_3 ( V_10 , V_24 ) << 8 ) +\r\n( F_3 ( V_10 , V_30 ) << 16 ) ;\r\n}\r\nstatic void F_43 ( T_2 * V_10 )\r\n{\r\nunsigned long V_156 , V_157 , V_124 ;\r\nT_5 V_158 = V_10 -> V_73 . V_74 ;\r\nV_10 -> V_73 . V_74 = V_159 ;\r\nif ( V_158 == V_160 || V_158 == V_159 )\r\nreturn;\r\nif ( V_158 == V_161 )\r\nV_156 = V_10 -> V_13 . V_32 . V_47 ;\r\nelse\r\nV_156 = V_10 -> V_13 . V_32 . V_36 ;\r\nV_157 = F_42 ( V_10 ) ;\r\nV_124 = F_3 ( V_10 , V_26 ) & V_162 ;\r\nF_21 ( V_10 , V_5 , L_55\r\nL_56 ,\r\nV_156 , V_157 , V_124 ) ;\r\nif ( V_10 -> V_13 . V_47 == V_89 )\r\nV_157 += V_124 ;\r\nF_35 ( V_10 , V_156 - V_157 ) ;\r\n}\r\nstatic void F_44 ( T_2 * V_10 )\r\n{\r\nT_4 V_149 ;\r\nT_5 V_158 ;\r\nF_21 ( V_10 , V_5 ,\r\nL_57 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ,\r\nV_10 -> V_13 . V_32 . V_47 ) ;\r\nif ( ! V_10 -> V_13 . V_32 . V_35 ) {\r\nF_21 ( V_10 , V_7 , L_58\r\nL_59 ) ;\r\nF_9 ( & V_10 -> V_13 . V_32 , L_60 , L_48 ) ;\r\nF_9 ( & V_10 -> V_43 -> V_32 , L_61 , L_48 ) ;\r\nreturn;\r\n}\r\nif ( V_10 -> V_68 [ V_10 -> V_43 -> V_68 -> V_97 ] . V_71 )\r\nV_158 = V_161 ;\r\nelse\r\nV_158 = V_160 ;\r\nif ( V_10 -> V_13 . V_47 == V_89 )\r\nV_149 = V_150 ;\r\nelse\r\nV_149 = V_163 ;\r\nif ( V_10 -> V_73 . V_75 )\r\nV_158 = V_10 -> V_73 . V_75 ( V_10 -> V_42 , & V_10 -> V_13 . V_32 ,\r\nV_149 , V_158 ) ;\r\nV_10 -> V_73 . V_74 = V_158 ;\r\nif ( V_158 == V_161 )\r\nF_41 ( V_10 , V_10 -> V_13 . V_32 . V_47 ) ;\r\nelse\r\nF_41 ( V_10 , V_10 -> V_13 . V_32 . V_36 ) ;\r\nswitch ( V_158 ) {\r\ncase V_160 :\r\nF_21 ( V_10 , V_5 , L_62 ) ;\r\nF_5 ( V_10 , V_129 , 0 ) ;\r\nF_5 ( V_10 , V_130 , V_10 -> V_13 . V_48 ) ;\r\nF_23 ( V_10 , V_164 ) ;\r\nF_38 ( V_10 , V_149 ) ;\r\nbreak;\r\ncase V_165 :\r\nF_21 ( V_10 , V_5 , L_63 ) ;\r\nF_23 ( V_10 , V_164 | V_166 ) ;\r\nV_10 -> V_73 . V_76 ( V_10 -> V_42 , & V_10 -> V_13 . V_32 ,\r\nV_149 , V_10 -> V_43 -> V_167 ) ;\r\nbreak;\r\ncase V_168 :\r\nF_21 ( V_10 , V_5 , L_64 ) ;\r\nF_23 ( V_10 , V_164 | V_166 ) ;\r\nbreak;\r\ncase V_161 :\r\nF_21 ( V_10 , V_5 , L_65 ) ;\r\nF_23 ( V_10 , V_164 | V_166 ) ;\r\nbreak;\r\ndefault:\r\nF_21 ( V_10 , V_5 | V_7 ,\r\nL_66 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_45 ( T_2 * V_10 )\r\n{\r\nF_29 ( V_10 ) ;\r\nif ( V_10 -> V_73 . V_74 == V_161 ||\r\nV_10 -> V_73 . V_74 == V_168 )\r\nV_10 -> V_73 . V_77 ( V_10 -> V_42 , & V_10 -> V_13 . V_32 ) ;\r\nF_43 ( V_10 ) ;\r\nif ( V_10 -> V_13 . V_47 == V_90 ) {\r\nunsigned int V_124 ;\r\nV_124 = F_3 ( V_10 , V_26 ) & V_162 ;\r\nwhile ( V_124 && V_10 -> V_13 . V_32 . V_35 ) {\r\n* V_10 -> V_13 . V_32 . V_35 = F_3 ( V_10 , V_151 ) ;\r\nF_35 ( V_10 , 1 ) ;\r\nV_124 -- ;\r\n}\r\n} else {\r\nF_23 ( V_10 , V_169 ) ;\r\n}\r\n}\r\nstatic void F_46 ( T_2 * V_10 )\r\n{\r\nF_29 ( V_10 ) ;\r\nif ( V_10 -> V_73 . V_74 == V_161 ||\r\nV_10 -> V_73 . V_74 == V_168 )\r\nV_10 -> V_73 . V_77 ( V_10 -> V_42 , & V_10 -> V_13 . V_32 ) ;\r\nV_10 -> V_73 . V_74 = V_159 ;\r\nF_23 ( V_10 , V_169 ) ;\r\n}\r\nstatic void F_47 ( T_2 * V_10 )\r\n{\r\nunsigned long V_170 ;\r\nF_29 ( V_10 ) ;\r\nF_21 ( V_10 , V_6 , L_67 ,\r\nV_10 -> V_13 . V_47 ) ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nswitch ( V_10 -> V_13 . V_47 ) {\r\ncase V_87 :\r\ncase V_171 :\r\nF_48 ( V_10 , V_172 ) ;\r\nbreak;\r\ncase V_92 :\r\nV_10 -> V_13 . V_49 = 1 ;\r\nV_10 -> V_13 . V_47 = V_86 ;\r\nV_10 -> V_51 . V_58 += 1 ;\r\nF_49 ( & V_10 -> V_173 , V_170 ) ;\r\nif ( V_10 -> V_13 . V_47 == V_86 )\r\nF_50 ( V_10 ) ;\r\nF_51 ( & V_10 -> V_173 , V_170 ) ;\r\nbreak;\r\ncase V_96 :\r\nF_48 ( V_10 , V_174 ) ;\r\nbreak;\r\ncase V_94 :\r\nif ( F_26 ( V_10 , V_10 -> V_13 . V_175 ) == ABORT ) {\r\nV_10 -> V_13 . V_50 = 0 ;\r\nF_48 ( V_10 , V_176 ) ;\r\nbreak;\r\n}\r\ndefault:\r\nF_8 ( V_116 L_68 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) , F_14 ( V_10 ) ) ;\r\nF_25 () ;\r\nF_45 ( V_10 ) ;\r\nF_48 ( V_10 , V_177 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void\r\nF_52 ( T_2 * V_10 )\r\n{\r\nunsigned int V_178 , V_40 ;\r\nunsigned char V_121 [ 4 ] ;\r\nunsigned char V_98 , V_179 , V_180 ;\r\nF_29 ( V_10 ) ;\r\nF_53 ( V_10 -> V_13 . V_47 == V_87 ||\r\nV_10 -> V_13 . V_47 == V_171 ) ;\r\nV_178 = F_3 ( V_10 , V_26 ) ;\r\nF_21 ( V_10 , V_6 , L_69 ,\r\nV_10 -> V_13 . V_47 , V_178 ) ;\r\nV_178 &= V_162 ;\r\nif ( V_178 < 2 || V_178 > 4 ) {\r\nF_8 ( V_116 L_70 ,\r\nV_10 -> V_42 -> V_102 ) ;\r\ngoto V_181;\r\n}\r\nfor ( V_40 = 0 ; V_40 < V_178 ; V_40 ++ )\r\nV_121 [ V_40 ] = F_3 ( V_10 , V_151 ) ;\r\nif ( ! ( V_121 [ 0 ] & ( 1 << V_10 -> V_42 -> V_182 ) ) ||\r\n! ( V_121 [ 1 ] & 0x80 ) )\r\ngoto V_183;\r\nV_98 = V_121 [ 0 ] & ~ ( 1 << V_10 -> V_42 -> V_182 ) ;\r\nV_98 = F_54 ( V_98 ) - 1 ;\r\nV_179 = V_121 [ 1 ] & 7 ;\r\nV_180 = 0 ;\r\nif ( V_178 >= 3 ) {\r\nif ( V_121 [ 2 ] != V_184 )\r\ngoto V_183;\r\nV_180 = V_121 [ 3 ] ;\r\n}\r\nF_5 ( V_10 , V_185 , V_98 ) ;\r\nF_30 ( V_10 , V_98 ) ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nF_21 ( V_10 , V_6 , L_71 ,\r\nV_98 , V_179 , V_180 ) ;\r\nif ( V_10 -> V_13 . V_49 && V_10 -> V_43 ) {\r\nV_10 -> V_13 . V_49 = 0 ;\r\nif ( V_10 -> V_43 -> V_68 -> V_97 == V_98 &&\r\nV_10 -> V_43 -> V_68 -> V_179 == V_179 &&\r\nV_10 -> V_43 -> V_180 == V_180 ) {\r\nF_21 ( V_10 , V_6 , L_72 ) ;\r\n} else {\r\nF_55 ( & V_10 -> V_52 . V_186 , V_10 -> V_43 ) ;\r\nF_21 ( V_10 , V_6 , L_73 ) ;\r\nV_10 -> V_43 = NULL ;\r\n}\r\n}\r\nif ( ! V_10 -> V_43 ) {\r\nV_10 -> V_43 = F_56 ( & V_10 -> V_52 . V_186 ,\r\nV_98 , V_179 , V_180 ) ;\r\nF_21 ( V_10 , V_6 , L_74 ) ;\r\n}\r\nif ( V_10 -> V_43 ) {\r\nV_10 -> V_13 . V_32 = V_10 -> V_43 -> V_32 ;\r\nF_21 ( V_10 , V_6 , L_75 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ) ;\r\nV_10 -> V_13 . V_47 = V_91 ;\r\n} else {\r\nF_23 ( V_10 , V_143 ) ;\r\n#if 0\r\nif (tag)\r\nmsgqueue_addmsg(&info->scsi.msgs, 2, ABORT_TAG, tag);\r\nelse\r\n#endif\r\nF_34 ( & V_10 -> V_13 . V_123 , 1 , ABORT ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nV_10 -> V_13 . V_50 = 1 ;\r\n}\r\nF_23 ( V_10 , V_187 ) ;\r\nreturn;\r\nV_183:\r\nF_8 ( V_116 L_76 ,\r\nV_10 -> V_42 -> V_102 ) ;\r\nfor ( V_40 = 0 ; V_40 < V_178 ; V_40 ++ )\r\nF_8 ( L_77 , V_121 [ V_40 ] ) ;\r\nF_8 ( L_48 ) ;\r\nV_181:\r\nF_23 ( V_10 , V_143 ) ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nF_34 ( & V_10 -> V_13 . V_123 , 1 , V_188 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nF_23 ( V_10 , V_187 ) ;\r\n}\r\nstatic void F_57 ( T_2 * V_10 , unsigned char * V_120 , int V_189 )\r\n{\r\nint V_40 ;\r\nswitch ( V_120 [ 0 ] ) {\r\ncase V_190 :\r\nif ( V_189 != 1 )\r\ngoto V_191;\r\nF_8 ( V_116 L_78\r\nL_79 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) ) ;\r\nbreak;\r\ncase V_192 :\r\nif ( V_189 != 1 )\r\ngoto V_191;\r\nV_10 -> V_43 -> V_32 = V_10 -> V_13 . V_32 ;\r\nV_10 -> V_43 -> V_32 . V_193 = 0 ;\r\nF_21 ( V_10 , V_6 | V_8 | V_5 ,\r\nL_80 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ) ;\r\nbreak;\r\ncase V_194 :\r\nif ( V_189 != 1 )\r\ngoto V_191;\r\nV_10 -> V_13 . V_32 = V_10 -> V_43 -> V_32 ;\r\nF_21 ( V_10 , V_6 | V_8 | V_5 ,\r\nL_81 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ) ;\r\nbreak;\r\ncase V_195 :\r\nif ( V_189 != 1 )\r\ngoto V_191;\r\nV_10 -> V_13 . V_47 = V_92 ;\r\nbreak;\r\ncase V_140 :\r\nif ( V_189 != 1 )\r\ngoto V_191;\r\nswitch ( F_26 ( V_10 , V_10 -> V_13 . V_175 ) ) {\r\ncase V_125 | V_144 << 8 :\r\nF_31 ( V_10 , V_120 ) ;\r\nbreak;\r\ndefault:\r\nF_21 ( V_10 , 0 , L_82 ,\r\nF_26 ( V_10 , V_10 -> V_13 . V_175 ) ) ;\r\n}\r\nbreak;\r\ncase V_119 :\r\nbreak;\r\ncase V_125 :\r\nif ( V_189 < 3 )\r\ngoto V_191;\r\nswitch ( V_120 [ 2 ] ) {\r\ncase V_144 :\r\nF_31 ( V_10 , V_120 ) ;\r\nbreak;\r\ndefault:\r\ngoto V_191;\r\n}\r\nbreak;\r\ndefault:\r\ngoto V_191;\r\n}\r\nreturn;\r\nV_191:\r\nF_21 ( V_10 , 0 , L_83 ) ;\r\nF_8 ( L_84 , V_10 -> V_42 -> V_102 , F_16 ( V_10 ) ) ;\r\nfor ( V_40 = 0 ; V_40 < V_189 ; V_40 ++ )\r\nF_8 ( L_85 , V_40 & 31 ? L_86 : L_87 , V_120 [ V_40 ] ) ;\r\nF_8 ( L_48 ) ;\r\nF_23 ( V_10 , V_196 ) ;\r\nF_7 ( V_10 ) ;\r\nF_23 ( V_10 , V_143 ) ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nF_34 ( & V_10 -> V_13 . V_123 , 1 , V_140 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nF_7 ( V_10 ) ;\r\n}\r\nstatic int F_58 ( T_2 * V_10 , int V_197 )\r\n{\r\nint V_198 ;\r\nint V_18 ;\r\nF_23 ( V_10 , V_197 ) ;\r\nfor ( V_198 = 1000 ; V_198 ; V_198 -= 1 ) {\r\nV_18 = F_3 ( V_10 , V_21 ) ;\r\nif ( V_18 & ( V_199 | V_200 ) )\r\nbreak;\r\nF_59 ( 1 ) ;\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic int F_60 ( T_2 * V_10 )\r\n{\r\nunsigned int V_18 = F_58 ( V_10 , V_187 ) ;\r\nif ( ( V_18 & V_199 ) == 0 )\r\ngoto V_201;\r\nif ( ( V_18 & V_85 ) != V_202 )\r\ngoto V_203;\r\nF_3 ( V_10 , V_22 ) ;\r\nV_18 = F_58 ( V_10 , V_164 ) ;\r\nif ( ( V_18 & V_199 ) == 0 )\r\ngoto V_201;\r\nif ( V_18 & V_200 )\r\ngoto V_204;\r\nif ( ( V_18 & V_85 ) != V_202 )\r\ngoto V_203;\r\nF_3 ( V_10 , V_22 ) ;\r\nreturn F_3 ( V_10 , V_151 ) ;\r\nV_201:\r\nF_21 ( V_10 , V_7 , L_88 ) ;\r\nreturn - 1 ;\r\nV_203:\r\nF_21 ( V_10 , V_7 , L_89 , V_18 ) ;\r\nreturn - 2 ;\r\nV_204:\r\nF_21 ( V_10 , V_7 , L_90 ) ;\r\nreturn - 3 ;\r\n}\r\nstatic void F_61 ( T_2 * V_10 )\r\n{\r\nunsigned char * V_120 = V_10 -> V_13 . V_120 ;\r\nunsigned int V_189 = 1 ;\r\nint V_205 = 0 ;\r\nF_29 ( V_10 ) ;\r\nV_120 [ 0 ] = F_3 ( V_10 , V_151 ) ;\r\nif ( V_120 [ 0 ] == V_125 ) {\r\nV_205 = F_60 ( V_10 ) ;\r\nif ( V_205 >= 0 ) {\r\nV_120 [ 1 ] = V_205 ;\r\nfor ( V_189 = 2 ; V_189 < V_120 [ 1 ] + 2 ; V_189 ++ ) {\r\nV_205 = F_60 ( V_10 ) ;\r\nif ( V_205 >= 0 )\r\nV_120 [ V_189 ] = V_205 ;\r\nelse\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( V_205 == - 3 )\r\ngoto V_204;\r\n#ifdef F_62\r\n{\r\nint V_40 ;\r\nF_8 ( L_91 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) ) ;\r\nfor ( V_40 = 0 ; V_40 < V_189 ; V_40 ++ )\r\nF_8 ( L_92 , V_120 [ V_40 ] ) ;\r\nF_8 ( L_48 ) ;\r\n}\r\n#endif\r\nF_57 ( V_10 , V_120 , V_189 ) ;\r\nF_23 ( V_10 , V_187 ) ;\r\nreturn;\r\nV_204:\r\nF_23 ( V_10 , V_143 ) ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nF_34 ( & V_10 -> V_13 . V_123 , 1 , V_206 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nF_23 ( V_10 , V_187 ) ;\r\nreturn;\r\n}\r\nstatic void F_63 ( T_2 * V_10 )\r\n{\r\nint V_40 ;\r\nF_29 ( V_10 ) ;\r\nF_23 ( V_10 , V_196 | V_166 ) ;\r\nF_23 ( V_10 , V_169 ) ;\r\nfor ( V_40 = V_10 -> V_13 . V_32 . V_193 ; V_40 < V_10 -> V_43 -> V_207 ; V_40 ++ )\r\nF_5 ( V_10 , V_151 , V_10 -> V_43 -> V_105 [ V_40 ] ) ;\r\nF_23 ( V_10 , V_164 ) ;\r\nV_10 -> V_13 . V_47 = V_88 ;\r\n}\r\nstatic void F_64 ( T_2 * V_10 , int V_208 )\r\n{\r\nunsigned int V_209 = F_65 ( & V_10 -> V_13 . V_123 ) ;\r\nF_29 ( V_10 ) ;\r\nF_23 ( V_10 , V_169 ) ;\r\nif ( V_209 ) {\r\nstruct V_120 * V_121 ;\r\nint V_122 = 0 ;\r\nwhile ( ( V_121 = F_27 ( & V_10 -> V_13 . V_123 , V_122 ++ ) ) != NULL ) {\r\nint V_40 ;\r\nfor ( V_40 = V_208 ; V_40 < V_121 -> V_152 ; V_40 ++ )\r\nF_5 ( V_10 , V_151 , V_121 -> V_121 [ V_40 ] ) ;\r\nV_121 -> V_124 = V_209 - ( F_3 ( V_10 , V_26 ) & V_162 ) ;\r\nV_208 = 0 ;\r\n}\r\n} else\r\nF_5 ( V_10 , V_151 , V_119 ) ;\r\nF_23 ( V_10 , V_164 ) ;\r\nV_10 -> V_13 . V_47 = V_94 ;\r\n}\r\nstatic void F_66 ( T_2 * V_10 , unsigned int V_18 , unsigned int V_17 )\r\n{\r\nF_29 ( V_10 ) ;\r\nF_21 ( V_10 , V_4 ,\r\nL_93 ,\r\nV_18 , V_17 , V_10 -> V_13 . V_47 ) ;\r\nswitch ( V_10 -> V_13 . V_47 ) {\r\ncase V_87 :\r\nif ( ( V_17 & V_210 ) != V_211 )\r\ngoto V_212;\r\nbreak;\r\ncase V_171 :\r\nswitch ( V_17 & V_210 ) {\r\ncase V_213 :\r\ncase V_211 :\r\ngoto V_212;\r\ncase V_214 :\r\ncase V_215 :\r\nif ( ( V_18 & V_85 ) == V_202 )\r\nbreak;\r\ngoto V_212;\r\ncase V_216 :\r\nbreak;\r\n}\r\ndefault:\r\nbreak;\r\n}\r\nF_23 ( V_10 , V_196 ) ;\r\n#define F_67 ( T_6 , V_108 ) ((ph) << 3 | (st))\r\nswitch ( F_67 ( V_18 & V_85 , V_10 -> V_13 . V_47 ) ) {\r\ncase F_67 ( V_217 , V_171 ) :\r\ncase F_67 ( V_217 , V_94 ) :\r\ncase F_67 ( V_217 , V_88 ) :\r\ncase F_67 ( V_217 , V_91 ) :\r\nV_10 -> V_13 . V_47 = V_90 ;\r\nF_44 ( V_10 ) ;\r\nreturn;\r\ncase F_67 ( V_217 , V_90 ) :\r\ncase F_67 ( V_218 , V_89 ) :\r\nF_43 ( V_10 ) ;\r\nF_44 ( V_10 ) ;\r\nreturn;\r\ncase F_67 ( V_218 , V_171 ) :\r\ncase F_67 ( V_218 , V_94 ) :\r\ncase F_67 ( V_218 , V_88 ) :\r\ncase F_67 ( V_218 , V_91 ) :\r\nF_23 ( V_10 , V_169 ) ;\r\nV_10 -> V_13 . V_47 = V_89 ;\r\nF_44 ( V_10 ) ;\r\nreturn;\r\ncase F_67 ( V_219 , V_89 ) :\r\ncase F_67 ( V_219 , V_90 ) :\r\nF_45 ( V_10 ) ;\r\ncase F_67 ( V_219 , V_171 ) :\r\ncase F_67 ( V_219 , V_94 ) :\r\ncase F_67 ( V_219 , V_88 ) :\r\ncase F_67 ( V_219 , V_91 ) :\r\nF_23 ( V_10 , V_220 ) ;\r\nV_10 -> V_13 . V_47 = V_95 ;\r\nreturn;\r\ncase F_67 ( V_202 , V_89 ) :\r\ncase F_67 ( V_202 , V_90 ) :\r\nF_45 ( V_10 ) ;\r\ncase F_67 ( V_202 , V_88 ) :\r\ncase F_67 ( V_202 , V_171 ) :\r\ncase F_67 ( V_202 , V_94 ) :\r\nV_10 -> V_13 . V_175 = F_3 ( V_10 , V_26 ) & V_162 ;\r\nF_23 ( V_10 , V_169 ) ;\r\nF_23 ( V_10 , V_164 ) ;\r\nV_10 -> V_13 . V_47 = V_91 ;\r\nreturn;\r\ncase F_67 ( V_202 , V_91 ) :\r\nV_10 -> V_13 . V_175 = F_3 ( V_10 , V_26 ) & V_162 ;\r\nF_23 ( V_10 , V_164 ) ;\r\nreturn;\r\ncase F_67 ( V_221 , V_94 ) :\r\ncase F_67 ( V_221 , V_91 ) :\r\nF_63 ( V_10 ) ;\r\nV_10 -> V_13 . V_47 = V_88 ;\r\nreturn;\r\ncase F_67 ( V_222 , V_87 ) :\r\nF_64 ( V_10 , 1 ) ;\r\nreturn;\r\ncase F_67 ( V_222 , V_171 ) :\r\ncase F_67 ( V_222 , V_94 ) :\r\nif ( V_10 -> V_68 [ V_10 -> V_43 -> V_68 -> V_97 ] . V_223 ) {\r\nV_10 -> V_68 [ V_10 -> V_43 -> V_68 -> V_97 ] . V_223 = 0 ;\r\nV_10 -> V_68 [ V_10 -> V_43 -> V_68 -> V_97 ] . V_224 = 1 ;\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] ) ;\r\n}\r\nif ( F_65 ( & V_10 -> V_13 . V_123 ) > 1 )\r\nF_23 ( V_10 , V_143 ) ;\r\ncase F_67 ( V_222 , V_93 ) :\r\nF_64 ( V_10 , 0 ) ;\r\nreturn;\r\ncase F_67 ( V_221 , V_88 ) :\r\nF_8 ( V_116 L_94\r\nL_95 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) ) ;\r\nF_23 ( V_10 , V_143 ) ;\r\nF_41 ( V_10 , 15 ) ;\r\nF_23 ( V_10 , V_225 | V_166 ) ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nF_34 ( & V_10 -> V_13 . V_123 , 1 , V_188 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nreturn;\r\n}\r\nif ( V_10 -> V_13 . V_47 == V_92 ) {\r\nF_8 ( V_116 L_96 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) ,\r\nF_13 ( V_18 ) ) ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nF_23 ( V_10 , V_143 ) ;\r\nF_34 ( & V_10 -> V_13 . V_123 , 1 , V_188 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nV_10 -> V_13 . V_50 = 1 ;\r\nF_23 ( V_10 , V_164 ) ;\r\nreturn;\r\n}\r\nF_8 ( V_116 L_97 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) ,\r\nF_13 ( V_18 ) ,\r\nF_14 ( V_10 ) ) ;\r\nF_25 () ;\r\nreturn;\r\nV_212:\r\nF_21 ( V_10 , 0 , L_98 , V_17 & V_210 ) ;\r\nF_7 ( V_10 ) ;\r\nF_25 () ;\r\nF_48 ( V_10 , V_177 ) ;\r\n}\r\nstatic void F_68 ( T_2 * V_10 , unsigned int V_18 , unsigned int V_17 )\r\n{\r\nunsigned int V_226 = F_3 ( V_10 , V_26 ) & V_162 ;\r\nF_29 ( V_10 ) ;\r\nF_21 ( V_10 , V_9 ,\r\nL_99 ,\r\nV_18 , V_17 , V_10 -> V_13 . V_47 ) ;\r\nswitch ( V_10 -> V_13 . V_47 ) {\r\ncase V_95 :\r\nif ( V_226 != 2 ) {\r\nF_21 ( V_10 , 0 , L_100 , V_226 ) ;\r\n}\r\nV_10 -> V_13 . V_32 . V_227 = F_3 ( V_10 , V_151 ) ;\r\nV_10 -> V_13 . V_32 . V_228 = F_3 ( V_10 , V_151 ) ;\r\nV_10 -> V_13 . V_47 = V_96 ;\r\nF_23 ( V_10 , V_187 ) ;\r\nbreak;\r\ncase V_86 :\r\ncase V_87 :\r\ncase V_171 :\r\nbreak;\r\ncase V_91 :\r\nif ( ( V_18 & V_85 ) == V_202 ) {\r\nV_10 -> V_13 . V_175 = V_226 ;\r\nF_61 ( V_10 ) ;\r\nbreak;\r\n}\r\ndefault:\r\nF_21 ( V_10 , 0 , L_101\r\nL_102 ,\r\nF_16 ( V_10 ) , F_14 ( V_10 ) ) ;\r\n}\r\n}\r\nstatic void F_69 ( T_2 * V_10 )\r\n{\r\nT_7 V_72 ;\r\nint V_40 ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nV_72 = V_142 ;\r\n#ifdef F_32\r\nif ( V_10 -> V_62 . V_229 & ( V_230 | V_231 ) )\r\nV_72 = V_232 ;\r\n#endif\r\nV_10 -> V_13 . V_47 = V_86 ;\r\nV_10 -> V_43 = NULL ;\r\nmemset ( & V_10 -> V_13 . V_32 , 0 , sizeof( V_10 -> V_13 . V_32 ) ) ;\r\nfor ( V_40 = 0 ; V_40 < 8 ; V_40 ++ ) {\r\nV_10 -> V_68 [ V_40 ] . V_69 = V_10 -> V_62 . V_69 ;\r\nV_10 -> V_68 [ V_40 ] . V_72 = V_72 ;\r\nV_10 -> V_68 [ V_40 ] . V_131 = V_10 -> V_62 . V_65 / 4 ;\r\nV_10 -> V_68 [ V_40 ] . V_70 = V_10 -> V_13 . V_48 ;\r\nV_10 -> V_68 [ V_40 ] . V_71 = 0 ;\r\nV_10 -> V_68 [ V_40 ] . V_233 = 0 ;\r\n}\r\nV_10 -> V_234 = 1 ;\r\nF_70 ( & V_10 -> V_235 ) ;\r\n}\r\nT_8 F_71 ( T_2 * V_10 )\r\n{\r\nunsigned char V_19 , V_17 , V_18 ;\r\nint V_236 = V_237 ;\r\nF_29 ( V_10 ) ;\r\nV_18 = F_3 ( V_10 , V_21 ) ;\r\nV_17 = F_3 ( V_10 , V_20 ) ;\r\nV_19 = F_3 ( V_10 , V_22 ) ;\r\nF_22 ( V_18 , V_17 , V_19 , V_10 -> V_13 . V_47 ) ;\r\nif ( V_18 & V_199 ) {\r\nif ( V_19 & V_238 ) {\r\nF_21 ( V_10 , 0 , L_103 ) ;\r\nF_69 ( V_10 ) ;\r\nF_72 ( V_10 -> V_42 , 0 ) ;\r\n} else if ( V_19 & V_239 ) {\r\nF_21 ( V_10 , V_7 , L_104 ) ;\r\nF_7 ( V_10 ) ;\r\nF_25 () ;\r\n} else if ( V_19 & V_240 )\r\nF_47 ( V_10 ) ;\r\nelse if ( V_19 & V_241 )\r\nF_52 ( V_10 ) ;\r\nelse if ( V_19 & V_242 )\r\nF_66 ( V_10 , V_18 , V_17 ) ;\r\nelse if ( V_19 & V_243 )\r\nF_68 ( V_10 , V_18 , V_17 ) ;\r\nelse\r\nF_21 ( V_10 , 0 , L_105\r\nL_106 ,\r\nF_14 ( V_10 ) , V_19 , V_17 , V_18 ) ;\r\nV_236 = V_244 ;\r\n}\r\nreturn V_236 ;\r\n}\r\nstatic void F_73 ( T_2 * V_10 , struct V_104 * V_43 )\r\n{\r\nint V_209 ;\r\nF_41 ( V_10 , 0 ) ;\r\nF_23 ( V_10 , V_196 | V_166 ) ;\r\nF_23 ( V_10 , V_169 ) ;\r\nF_5 ( V_10 , V_185 , F_74 ( V_43 -> V_68 -> V_97 ) ) ;\r\nF_5 ( V_10 , V_245 , V_10 -> V_62 . V_64 ) ;\r\nF_30 ( V_10 , V_43 -> V_68 -> V_97 ) ;\r\nV_209 = F_65 ( & V_10 -> V_13 . V_123 ) ;\r\n#ifdef F_62\r\n{\r\nstruct V_120 * V_121 ;\r\nint V_122 = 0 , V_40 ;\r\nF_8 ( L_107 ,\r\nV_10 -> V_42 -> V_102 , '0' + V_43 -> V_68 -> V_97 ) ;\r\nwhile ( ( V_121 = F_27 ( & V_10 -> V_13 . V_123 , V_122 ++ ) ) != NULL ) {\r\nF_8 ( L_108 ) ;\r\nfor ( V_40 = 0 ; V_40 < V_121 -> V_152 ; V_40 ++ )\r\nF_8 ( L_109 , V_121 -> V_121 [ V_40 ] ) ;\r\nF_8 ( L_110 ) ;\r\n}\r\nF_8 ( L_48 ) ;\r\n}\r\n#endif\r\nif ( V_209 == 1 || V_209 == 3 ) {\r\nstruct V_120 * V_121 ;\r\nint V_122 = 0 , V_40 ;\r\nV_10 -> V_13 . V_47 = V_171 ;\r\nwhile ( ( V_121 = F_27 ( & V_10 -> V_13 . V_123 , V_122 ++ ) ) != NULL ) {\r\nfor ( V_40 = 0 ; V_40 < V_121 -> V_152 ; V_40 ++ )\r\nF_5 ( V_10 , V_151 , V_121 -> V_121 [ V_40 ] ) ;\r\nV_121 -> V_124 = V_209 - ( F_3 ( V_10 , V_26 ) & V_162 ) ;\r\n}\r\nfor ( V_40 = 0 ; V_40 < V_43 -> V_207 ; V_40 ++ )\r\nF_5 ( V_10 , V_151 , V_43 -> V_105 [ V_40 ] ) ;\r\nif ( V_209 == 1 )\r\nF_23 ( V_10 , V_246 ) ;\r\nelse\r\nF_23 ( V_10 , V_247 ) ;\r\n} else {\r\nstruct V_120 * V_121 = F_27 ( & V_10 -> V_13 . V_123 , 0 ) ;\r\nF_5 ( V_10 , V_151 , V_121 -> V_121 [ 0 ] ) ;\r\nV_121 -> V_124 = 1 ;\r\nF_23 ( V_10 , V_248 ) ;\r\n}\r\n}\r\nstatic int F_75 ( T_2 * V_10 , int V_98 )\r\n{\r\n#if 0\r\nif (target == 3) {\r\ninfo->device[target].parity_check = 0;\r\nreturn 1;\r\n}\r\n#endif\r\nreturn V_10 -> V_68 [ V_98 ] . V_223 ;\r\n}\r\nstatic void F_76 ( T_2 * V_10 , struct V_104 * V_43 )\r\n{\r\nint V_69 ;\r\nV_10 -> V_13 . V_47 = V_87 ;\r\nV_10 -> V_13 . V_32 = V_43 -> V_32 ;\r\nV_10 -> V_43 = V_43 ;\r\nV_10 -> V_73 . V_74 = V_159 ;\r\nif ( F_75 ( V_10 , V_43 -> V_68 -> V_97 ) )\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] | V_249 ) ;\r\nelse\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] ) ;\r\nV_69 = V_43 -> V_105 [ 0 ] != V_250 &&\r\nV_10 -> V_68 [ V_43 -> V_68 -> V_97 ] . V_69 ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nF_34 ( & V_10 -> V_13 . V_123 , 1 , F_77 ( V_69 , V_43 -> V_68 -> V_179 ) ) ;\r\nif ( V_43 -> V_180 )\r\nF_34 ( & V_10 -> V_13 . V_123 , 2 , V_184 , V_43 -> V_180 ) ;\r\ndo {\r\n#ifdef F_32\r\nif ( ( V_10 -> V_68 [ V_43 -> V_68 -> V_97 ] . V_72 == V_232 ||\r\nV_10 -> V_68 [ V_43 -> V_68 -> V_97 ] . V_72 == V_146 ) &&\r\n( V_43 -> V_105 [ 0 ] == V_250 ||\r\nV_43 -> V_105 [ 0 ] == V_251 ) ) {\r\nV_10 -> V_68 [ V_43 -> V_68 -> V_97 ] . V_72 = V_141 ;\r\nF_34 ( & V_10 -> V_13 . V_123 , 5 ,\r\nV_125 , 3 , V_144 ,\r\n1000 / V_10 -> V_62 . V_63 ,\r\nV_10 -> V_62 . V_66 ) ;\r\nbreak;\r\n}\r\n#endif\r\n} while ( 0 );\r\nF_73 ( V_10 , V_43 ) ;\r\n}\r\nstatic void F_78 ( T_2 * V_10 , struct V_104 * V_43 )\r\n{\r\n#ifdef F_79\r\nif ( V_43 -> V_68 -> V_252 && V_43 -> V_105 [ 0 ] != V_250 &&\r\nV_43 -> V_105 [ 0 ] != V_251 ) {\r\nV_43 -> V_68 -> V_253 += 1 ;\r\nif ( V_43 -> V_68 -> V_253 == 0 )\r\nV_43 -> V_68 -> V_253 = 1 ;\r\nV_43 -> V_180 = V_43 -> V_68 -> V_253 ;\r\n} else\r\n#endif\r\nF_80 ( V_43 -> V_68 -> V_97 * 8 +\r\n( V_254 ) ( V_43 -> V_68 -> V_179 & 0x7 ) , V_10 -> V_67 ) ;\r\nV_10 -> V_51 . V_53 += 1 ;\r\nswitch ( V_43 -> V_105 [ 0 ] ) {\r\ncase V_255 :\r\ncase V_256 :\r\ncase V_257 :\r\nV_10 -> V_51 . V_56 += 1 ;\r\nbreak;\r\ncase V_258 :\r\ncase V_259 :\r\ncase V_260 :\r\nV_10 -> V_51 . V_55 += 1 ;\r\nbreak;\r\ndefault:\r\nV_10 -> V_51 . V_57 += 1 ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_81 ( T_2 * V_10 ,\r\nstruct V_104 * V_43 )\r\n{\r\nstruct V_120 * V_121 ;\r\nV_10 -> V_13 . V_47 = V_87 ;\r\nV_10 -> V_13 . V_32 = V_43 -> V_32 ;\r\nV_10 -> V_43 = V_43 ;\r\nV_10 -> V_73 . V_74 = V_159 ;\r\nF_21 ( V_10 , V_7 , L_111 ) ;\r\nF_33 ( & V_10 -> V_13 . V_123 ) ;\r\nF_34 ( & V_10 -> V_13 . V_123 , 1 , V_261 ) ;\r\nF_41 ( V_10 , 0 ) ;\r\nF_23 ( V_10 , V_196 | V_166 ) ;\r\nF_23 ( V_10 , V_169 ) ;\r\nF_5 ( V_10 , V_185 , F_74 ( V_43 -> V_68 -> V_97 ) ) ;\r\nF_5 ( V_10 , V_245 , V_10 -> V_62 . V_64 ) ;\r\nF_30 ( V_10 , V_43 -> V_68 -> V_97 ) ;\r\nV_121 = F_27 ( & V_10 -> V_13 . V_123 , 0 ) ;\r\nF_5 ( V_10 , V_151 , V_261 ) ;\r\nV_121 -> V_124 = 1 ;\r\nF_23 ( V_10 , V_248 ) ;\r\n}\r\nstatic void F_50 ( T_2 * V_10 )\r\n{\r\nstruct V_104 * V_43 = NULL ;\r\n#define F_82 0\r\n#define F_83 1\r\n#define F_84 2\r\nint V_262 = F_82 ;\r\nF_29 ( V_10 ) ;\r\ndo {\r\nif ( V_10 -> V_263 ) {\r\nV_43 = V_10 -> V_263 ;\r\nV_262 = F_83 ;\r\nbreak;\r\n}\r\nif ( V_10 -> V_264 ) {\r\nV_43 = V_10 -> V_264 ;\r\nV_10 -> V_264 = NULL ;\r\nbreak;\r\n}\r\nif ( V_10 -> V_44 ) {\r\nV_43 = V_10 -> V_44 ;\r\nV_10 -> V_44 = NULL ;\r\nbreak;\r\n}\r\nif ( ! V_43 ) {\r\nV_43 = F_85 ( & V_10 -> V_52 . V_265 ,\r\nV_10 -> V_67 ) ;\r\nV_262 = F_84 ;\r\nbreak;\r\n}\r\n} while ( 0 );\r\nif ( ! V_43 ) {\r\nF_23 ( V_10 , V_266 ) ;\r\nreturn;\r\n}\r\nF_23 ( V_10 , V_267 ) ;\r\nif ( V_10 -> V_13 . V_49 && V_10 -> V_43 ) {\r\nF_21 ( V_10 , V_6 ,\r\nL_112 ,\r\nV_10 -> V_43 -> V_68 -> V_97 ) ;\r\nF_55 ( & V_10 -> V_52 . V_186 , V_10 -> V_43 ) ;\r\nV_10 -> V_13 . V_49 = 0 ;\r\nV_10 -> V_43 = NULL ;\r\n}\r\nF_18 ( V_10 , V_6 | V_8 , V_43 ,\r\nL_113 ) ;\r\nswitch ( V_262 ) {\r\ncase F_84 :\r\nF_78 ( V_10 , V_43 ) ;\r\ncase F_82 :\r\nF_76 ( V_10 , V_43 ) ;\r\nbreak;\r\ncase F_83 :\r\nF_81 ( V_10 , V_43 ) ;\r\nbreak;\r\n}\r\nF_21 ( V_10 , V_6 , L_114 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ) ;\r\n}\r\nstatic void F_86 ( T_2 * V_10 , struct V_104 * V_43 ,\r\nunsigned int V_268 )\r\n{\r\nF_21 ( V_10 , V_7 , L_115 ) ;\r\nV_10 -> V_263 = NULL ;\r\nV_10 -> V_269 = 1 ;\r\nF_70 ( & V_10 -> V_235 ) ;\r\n}\r\nstatic void F_87 ( T_2 * V_10 , struct V_104 * V_43 ,\r\nunsigned int V_268 )\r\n{\r\nF_20 ( V_10 , V_6 , V_43 -> V_68 -> V_97 ,\r\nL_116 ,\r\nV_268 , V_43 -> V_32 . V_228 , V_43 -> V_32 . V_227 ) ;\r\nif ( V_268 != V_174 || V_43 -> V_32 . V_227 != V_270 )\r\nmemset ( V_43 -> V_271 , 0 , sizeof( V_43 -> V_271 ) ) ;\r\nF_88 ( V_43 , & V_10 -> V_272 ) ;\r\nV_43 -> V_273 ( V_43 ) ;\r\n}\r\nstatic void\r\nF_89 ( T_2 * V_10 , struct V_104 * V_43 , unsigned int V_268 )\r\n{\r\nV_10 -> V_51 . V_54 += 1 ;\r\nV_43 -> V_268 = V_268 << 16 | V_10 -> V_13 . V_32 . V_228 << 8 |\r\nV_10 -> V_13 . V_32 . V_227 ;\r\nF_18 ( V_10 , V_6 , V_43 ,\r\nL_117 , V_43 -> V_268 ) ;\r\nif ( F_90 ( V_43 -> V_268 ) != V_174 ||\r\nF_91 ( V_43 -> V_268 ) != V_190 )\r\ngoto V_274;\r\nif ( F_92 ( V_43 -> V_268 ) == V_275 ||\r\nF_92 ( V_43 -> V_268 ) == V_276 )\r\ngoto V_277;\r\nif ( F_92 ( V_43 -> V_268 ) != V_270 )\r\ngoto V_274;\r\nif ( V_10 -> V_13 . V_32 . V_35 ) {\r\nswitch ( V_43 -> V_105 [ 0 ] ) {\r\ncase V_251 :\r\ncase V_278 :\r\ncase V_279 :\r\nbreak;\r\ndefault:\r\nF_8 ( V_116 L_118\r\nL_119 ,\r\nV_10 -> V_42 -> V_102 , '0' + V_43 -> V_68 -> V_97 ,\r\nV_43 -> V_268 , V_10 -> V_13 . V_32 . V_35 ,\r\nV_10 -> V_13 . V_32 . V_36 ) ;\r\nF_19 ( V_43 -> V_105 ) ;\r\nV_43 -> V_268 &= ~ ( 255 << 16 ) ;\r\nV_43 -> V_268 |= V_280 << 16 ;\r\ngoto V_277;\r\n}\r\n}\r\nV_274:\r\nif ( V_43 -> V_273 ) {\r\nV_43 -> V_273 ( V_43 ) ;\r\nreturn;\r\n}\r\nF_12 ( L_120 ,\r\nV_10 -> V_42 -> V_102 ) ;\r\nV_277:\r\nif ( V_43 -> V_105 [ 0 ] == V_250 )\r\ngoto V_274;\r\nF_93 ( V_43 , & V_10 -> V_272 , NULL , 0 , ~ 0 ) ;\r\nF_20 ( V_10 , V_6 , V_43 -> V_68 -> V_97 ,\r\nL_121 ) ;\r\nF_94 ( V_43 ) ;\r\nV_43 -> V_32 . V_228 = 0 ;\r\nV_43 -> V_32 . V_227 = 0 ;\r\nV_43 -> V_180 = 0 ;\r\nV_43 -> V_281 = ( void * ) F_87 ;\r\nif ( V_10 -> V_264 )\r\nF_8 ( V_148 L_122 ,\r\nV_10 -> V_42 -> V_102 , '0' + V_43 -> V_68 -> V_97 ) ;\r\nV_10 -> V_264 = V_43 ;\r\n}\r\nstatic void F_48 ( T_2 * V_10 , unsigned int V_268 )\r\n{\r\nvoid (* F_95)( T_2 * , struct V_104 * , unsigned int );\r\nstruct V_104 * V_43 ;\r\nunsigned long V_170 ;\r\nF_29 ( V_10 ) ;\r\nif ( ! V_10 -> V_43 )\r\ngoto V_282;\r\nV_43 = V_10 -> V_43 ;\r\nV_10 -> V_43 = NULL ;\r\nV_10 -> V_13 . V_47 = V_86 ;\r\nif ( V_10 -> V_13 . V_50 ) {\r\nF_21 ( V_10 , 0 , L_123 ) ;\r\nV_268 = V_176 ;\r\nV_10 -> V_13 . V_50 = 0 ;\r\n}\r\nif ( V_10 -> V_13 . V_32 . V_35 && V_10 -> V_13 . V_32 . V_36 == 0 ) {\r\nF_8 ( L_124\r\nL_125 ,\r\nV_10 -> V_42 -> V_102 , '0' + V_43 -> V_68 -> V_97 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ) ;\r\nV_10 -> V_13 . V_32 . V_35 = NULL ;\r\nF_19 ( V_43 -> V_105 ) ;\r\n}\r\nV_10 -> V_68 [ V_43 -> V_68 -> V_97 ] . V_223 = 0 ;\r\nF_96 ( V_43 -> V_68 -> V_97 * 8 +\r\n( V_254 ) ( V_43 -> V_68 -> V_179 & 0x7 ) , V_10 -> V_67 ) ;\r\nF_95 = ( void (*) ( T_2 * , struct V_104 * , unsigned int ) ) V_43 -> V_281 ;\r\nF_95 ( V_10 , V_43 , V_268 ) ;\r\nif ( V_10 -> V_13 . V_45 ) {\r\nF_49 ( & V_10 -> V_173 , V_170 ) ;\r\nif ( V_10 -> V_13 . V_47 == V_86 )\r\nF_50 ( V_10 ) ;\r\nF_51 ( & V_10 -> V_173 , V_170 ) ;\r\n}\r\nreturn;\r\nV_282:\r\nF_12 ( L_126 ,\r\nV_10 -> V_42 -> V_102 ) ;\r\n}\r\nstatic int F_97 ( struct V_104 * V_43 ,\r\nvoid (* V_274)( struct V_104 * ) )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nint V_268 ;\r\nF_29 ( V_10 ) ;\r\nF_18 ( V_10 , V_6 , V_43 ,\r\nL_127 , V_43 ) ;\r\nV_43 -> V_273 = V_274 ;\r\nV_43 -> V_281 = ( void * ) F_89 ;\r\nV_43 -> V_268 = 0 ;\r\nF_94 ( V_43 ) ;\r\nV_10 -> V_51 . V_52 += 1 ;\r\nV_43 -> V_180 = 0 ;\r\nF_98 ( & V_10 -> V_173 ) ;\r\nV_268 = ! F_99 ( & V_10 -> V_52 . V_265 , V_43 ) ;\r\nif ( V_268 == 0 && V_10 -> V_13 . V_47 == V_86 )\r\nF_50 ( V_10 ) ;\r\nF_100 ( & V_10 -> V_173 ) ;\r\nF_20 ( V_10 , V_6 , - 1 , L_128 ,\r\nV_268 ? L_129 : L_130 ) ;\r\nreturn V_268 ;\r\n}\r\nstatic void F_101 ( struct V_104 * V_43 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nF_29 ( V_10 ) ;\r\nV_10 -> V_78 = 1 ;\r\n}\r\nstatic int F_102 ( struct V_104 * V_43 ,\r\nvoid (* V_274)( struct V_104 * ) )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nF_29 ( V_10 ) ;\r\nF_36 ( V_10 -> V_13 . V_45 ) ;\r\nV_10 -> V_78 = 0 ;\r\nF_97 ( V_43 , F_101 ) ;\r\nF_103 ( V_10 -> V_42 -> V_173 ) ;\r\nwhile ( ! V_10 -> V_78 ) {\r\nif ( F_3 ( V_10 , V_21 ) & V_199 ) {\r\nF_104 ( V_10 -> V_42 -> V_173 ) ;\r\nF_71 ( V_10 ) ;\r\nF_103 ( V_10 -> V_42 -> V_173 ) ;\r\n}\r\n}\r\nF_104 ( V_10 -> V_42 -> V_173 ) ;\r\nV_274 ( V_43 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_105 ( unsigned long V_284 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_284 ;\r\nF_21 ( V_10 , V_7 , L_131 ) ;\r\nF_106 ( & V_10 -> V_285 ) ;\r\nif ( V_10 -> V_234 == 0 )\r\nV_10 -> V_234 = - 1 ;\r\nif ( V_10 -> V_269 == 0 )\r\nV_10 -> V_269 = - 1 ;\r\nF_70 ( & V_10 -> V_235 ) ;\r\n}\r\nstatic enum V_286 F_107 ( T_2 * V_10 ,\r\nstruct V_104 * V_43 )\r\n{\r\nenum V_286 V_139 = V_287 ;\r\nif ( F_108 ( & V_10 -> V_52 . V_265 , V_43 ) ) {\r\nF_8 ( L_132 ) ;\r\nV_139 = V_288 ;\r\n} else if ( F_108 ( & V_10 -> V_52 . V_186 , V_43 ) ) {\r\nF_8 ( L_133 ) ;\r\nV_139 = V_289 ;\r\n} else if ( V_10 -> V_43 == V_43 ) {\r\nF_8 ( L_134 ) ;\r\nswitch ( V_10 -> V_13 . V_47 ) {\r\ncase V_86 :\r\nif ( V_10 -> V_13 . V_49 ) {\r\nV_10 -> V_13 . V_49 = 0 ;\r\nV_10 -> V_43 = NULL ;\r\nV_139 = V_289 ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n} else if ( V_10 -> V_44 == V_43 ) {\r\nV_10 -> V_44 = NULL ;\r\nF_96 ( V_43 -> V_68 -> V_97 * 8 +\r\n( V_254 ) ( V_43 -> V_68 -> V_179 & 0x7 ) , V_10 -> V_67 ) ;\r\nF_8 ( L_135 ) ;\r\nV_139 = V_288 ;\r\n} else\r\nF_8 ( L_136 ) ;\r\nreturn V_139 ;\r\n}\r\nint F_109 ( struct V_104 * V_43 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nint V_268 = V_290 ;\r\nF_29 ( V_10 ) ;\r\nV_10 -> V_51 . V_59 += 1 ;\r\nF_8 ( V_148 L_137 , V_10 -> V_42 -> V_102 ) ;\r\nF_19 ( V_43 -> V_105 ) ;\r\nF_25 () ;\r\nF_7 ( V_10 ) ;\r\nF_8 ( V_148 L_138 , V_10 -> V_42 -> V_102 , V_43 ) ;\r\nswitch ( F_107 ( V_10 , V_43 ) ) {\r\ncase V_288 :\r\nF_8 ( L_139 ) ;\r\nV_268 = V_291 ;\r\nbreak;\r\ncase V_289 :\r\ndefault:\r\ncase V_287 :\r\nF_8 ( L_140 ) ;\r\nbreak;\r\n}\r\nreturn V_268 ;\r\n}\r\nint F_110 ( struct V_104 * V_43 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nunsigned long V_170 ;\r\nint V_40 , V_139 = V_290 , V_98 = V_43 -> V_68 -> V_97 ;\r\nF_21 ( V_10 , V_7 , L_141 , V_98 ) ;\r\nF_49 ( & V_10 -> V_173 , V_170 ) ;\r\ndo {\r\nif ( V_10 -> V_43 && ! V_10 -> V_13 . V_49 &&\r\nV_10 -> V_43 -> V_68 -> V_97 == V_43 -> V_68 -> V_97 )\r\nbreak;\r\nF_111 ( & V_10 -> V_52 . V_265 , V_98 ) ;\r\nF_111 ( & V_10 -> V_52 . V_186 , V_98 ) ;\r\nif ( V_10 -> V_44 && V_10 -> V_44 -> V_68 -> V_97 == V_98 )\r\nV_10 -> V_44 = NULL ;\r\nif ( V_10 -> V_264 && V_10 -> V_264 -> V_68 -> V_97 == V_98 )\r\nV_10 -> V_264 = NULL ;\r\nfor ( V_40 = 0 ; V_40 < 8 ; V_40 ++ )\r\nF_96 ( V_98 * 8 + V_40 , V_10 -> V_67 ) ;\r\nV_43 -> V_281 = ( void * ) F_86 ;\r\nV_10 -> V_269 = 0 ;\r\nV_10 -> V_263 = V_43 ;\r\nif ( V_10 -> V_13 . V_47 == V_86 )\r\nF_50 ( V_10 ) ;\r\nF_112 ( & V_10 -> V_285 , V_292 + 30 * V_293 ) ;\r\nF_51 ( & V_10 -> V_173 , V_170 ) ;\r\nF_113 ( V_10 -> V_235 , V_10 -> V_269 ) ;\r\nF_114 ( & V_10 -> V_285 ) ;\r\nF_49 ( & V_10 -> V_173 , V_170 ) ;\r\nV_10 -> V_263 = NULL ;\r\nif ( V_10 -> V_269 == 1 )\r\nV_139 = V_291 ;\r\n} while ( 0 );\r\nV_43 -> V_281 = NULL ;\r\nF_51 ( & V_10 -> V_173 , V_170 ) ;\r\nF_21 ( V_10 , V_7 , L_142 ,\r\nV_139 == V_291 ? L_130 : L_143 ) ;\r\nreturn V_139 ;\r\n}\r\nint F_115 ( struct V_104 * V_43 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nunsigned long V_170 ;\r\nstruct V_294 * V_295 ;\r\nF_29 ( V_10 ) ;\r\nF_21 ( V_10 , V_7 , L_144 ) ;\r\nV_10 -> V_51 . V_60 += 1 ;\r\nF_49 ( & V_10 -> V_173 , V_170 ) ;\r\nF_46 ( V_10 ) ;\r\nF_5 ( V_10 , V_29 , V_10 -> V_13 . V_46 [ 2 ] ) ;\r\nwhile ( F_3 ( V_10 , V_21 ) & V_199 )\r\nF_3 ( V_10 , V_22 ) ;\r\nV_10 -> V_234 = 0 ;\r\nF_116 (SDpnt, info->host) {\r\nint V_40 ;\r\nif ( V_295 -> V_296 )\r\ncontinue;\r\nF_111 ( & V_10 -> V_52 . V_265 , V_295 -> V_97 ) ;\r\nF_111 ( & V_10 -> V_52 . V_186 , V_295 -> V_97 ) ;\r\nif ( V_10 -> V_44 && V_10 -> V_44 -> V_68 -> V_97 == V_295 -> V_97 )\r\nV_10 -> V_44 = NULL ;\r\nif ( V_10 -> V_264 && V_10 -> V_264 -> V_68 -> V_97 == V_295 -> V_97 )\r\nV_10 -> V_264 = NULL ;\r\nV_10 -> V_43 = NULL ;\r\nfor ( V_40 = 0 ; V_40 < 8 ; V_40 ++ )\r\nF_96 ( V_295 -> V_97 * 8 + V_40 , V_10 -> V_67 ) ;\r\n}\r\nV_10 -> V_13 . V_47 = V_86 ;\r\nF_23 ( V_10 , V_297 ) ;\r\nF_112 ( & V_10 -> V_285 , V_292 + V_293 ) ;\r\nF_51 ( & V_10 -> V_173 , V_170 ) ;\r\nF_113 ( V_10 -> V_235 , V_10 -> V_234 ) ;\r\nF_114 ( & V_10 -> V_285 ) ;\r\nF_21 ( V_10 , V_7 , L_145 ,\r\nV_10 -> V_234 == 1 ? L_130 : L_143 ) ;\r\nreturn V_10 -> V_234 == 1 ? V_291 : V_290 ;\r\n}\r\nstatic void F_117 ( T_2 * V_10 )\r\n{\r\nunsigned int clock = ( ( V_10 -> V_62 . V_63 - 1 ) / 5 + 1 ) & 7 ;\r\nF_5 ( V_10 , V_298 , clock ) ;\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] ) ;\r\nF_5 ( V_10 , V_28 , V_10 -> V_13 . V_46 [ 1 ] ) ;\r\nF_5 ( V_10 , V_29 , V_10 -> V_13 . V_46 [ 2 ] ) ;\r\nF_5 ( V_10 , V_245 , V_10 -> V_62 . V_64 ) ;\r\nF_5 ( V_10 , V_129 , 0 ) ;\r\nF_5 ( V_10 , V_130 , V_10 -> V_13 . V_48 ) ;\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] ) ;\r\n}\r\nint F_118 ( struct V_104 * V_43 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nF_104 ( V_10 -> V_42 -> V_173 ) ;\r\nF_29 ( V_10 ) ;\r\nF_8 ( L_146 ,\r\nV_10 -> V_42 -> V_102 , '0' + V_43 -> V_68 -> V_97 , V_299 ) ;\r\nF_23 ( V_10 , V_300 ) ;\r\nF_103 ( V_10 -> V_42 -> V_173 ) ;\r\nF_119 ( 50 * 1000 / 100 ) ;\r\nF_104 ( V_10 -> V_42 -> V_173 ) ;\r\nF_23 ( V_10 , V_196 ) ;\r\nF_117 ( V_10 ) ;\r\nF_103 ( V_10 -> V_42 -> V_173 ) ;\r\nreturn V_291 ;\r\n}\r\nstatic int F_120 ( T_2 * V_10 )\r\n{\r\nint V_301 , V_302 ;\r\nF_5 ( V_10 , V_25 , V_300 ) ;\r\nF_59 ( 50 ) ;\r\nF_5 ( V_10 , V_25 , V_196 ) ;\r\nF_5 ( V_10 , V_29 , 0 ) ;\r\nF_5 ( V_10 , V_28 , V_303 ) ;\r\nif ( ( F_3 ( V_10 , V_28 ) & ( ~ 0xe0 ) ) != V_303 )\r\nreturn V_304 ;\r\nF_5 ( V_10 , V_28 , 0 ) ;\r\nF_5 ( V_10 , V_29 , 0 ) ;\r\nF_5 ( V_10 , V_29 , 5 ) ;\r\nif ( F_3 ( V_10 , V_29 ) != 5 )\r\nreturn V_305 ;\r\nF_5 ( V_10 , V_29 , 0 ) ;\r\nF_5 ( V_10 , V_29 , V_306 ) ;\r\nF_5 ( V_10 , V_29 , 0 ) ;\r\nF_5 ( V_10 , V_25 , V_300 ) ;\r\nF_59 ( 50 ) ;\r\nF_5 ( V_10 , V_25 , V_166 | V_196 ) ;\r\nF_5 ( V_10 , V_28 , V_307 ) ;\r\nF_5 ( V_10 , V_25 , V_300 ) ;\r\nF_59 ( 50 ) ;\r\nF_5 ( V_10 , V_25 , V_196 ) ;\r\nV_302 = F_3 ( V_10 , V_308 ) ;\r\nV_301 = V_302 >> 3 ;\r\nV_302 &= 7 ;\r\nswitch ( V_301 ) {\r\ncase 0x01 :\r\nif ( V_302 == 4 )\r\nreturn V_309 ;\r\nbreak;\r\ncase 0x02 :\r\nswitch ( V_302 ) {\r\ncase 2 :\r\nreturn V_310 ;\r\ncase 3 :\r\nreturn V_311 ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nF_8 ( L_147 , V_301 , V_302 ) ;\r\nreturn V_312 ;\r\n}\r\nstatic void F_121 ( T_2 * V_10 )\r\n{\r\nint V_40 ;\r\nF_29 ( V_10 ) ;\r\nF_69 ( V_10 ) ;\r\nmemset ( V_10 -> V_67 , 0 , sizeof( V_10 -> V_67 ) ) ;\r\nV_10 -> V_13 . V_49 = 0 ;\r\nV_10 -> V_13 . V_50 = 0 ;\r\nfor ( V_40 = 0 ; V_40 < 8 ; V_40 ++ ) {\r\nV_10 -> V_68 [ V_40 ] . V_224 = 0 ;\r\nV_10 -> V_68 [ V_40 ] . V_223 = 1 ;\r\n}\r\nwhile ( F_122 ( & V_10 -> V_52 . V_186 ) != NULL ) ;\r\nV_10 -> V_43 = NULL ;\r\nV_10 -> V_264 = NULL ;\r\nV_10 -> V_263 = NULL ;\r\nV_10 -> V_44 = NULL ;\r\n}\r\nint F_123 ( struct V_313 * V_42 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_42 -> V_283 ;\r\nV_10 -> V_41 = V_82 ;\r\nV_10 -> V_79 = V_82 ;\r\nV_10 -> V_42 = V_42 ;\r\nV_10 -> V_13 . V_46 [ 0 ] = V_42 -> V_182 | V_314 ;\r\nV_10 -> V_13 . V_46 [ 1 ] = V_307 | V_303 ;\r\nV_10 -> V_13 . V_46 [ 2 ] = V_10 -> V_62 . V_128 |\r\nV_306 | V_315 | V_316 | V_317 ;\r\nV_10 -> V_13 . V_48 = F_28 ( V_10 , V_10 -> V_62 . V_65 ) ;\r\nV_10 -> V_269 = - 1 ;\r\nV_10 -> V_234 = - 1 ;\r\nF_124 ( & V_10 -> V_235 ) ;\r\nF_125 ( & V_10 -> V_285 ) ;\r\nV_10 -> V_285 . V_284 = ( unsigned long ) V_10 ;\r\nV_10 -> V_285 . V_318 = F_105 ;\r\nF_126 ( & V_10 -> V_173 ) ;\r\nmemset ( & V_10 -> V_51 , 0 , sizeof( V_10 -> V_51 ) ) ;\r\nF_127 ( & V_10 -> V_13 . V_123 ) ;\r\nif ( ! F_128 ( & V_10 -> V_52 . V_265 ) )\r\nreturn - V_319 ;\r\nif ( ! F_128 ( & V_10 -> V_52 . V_186 ) ) {\r\nF_129 ( & V_10 -> V_52 . V_265 ) ;\r\nreturn - V_319 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_130 ( struct V_313 * V_42 , struct V_68 * V_134 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_42 -> V_283 ;\r\nint type , V_320 ;\r\nif ( V_10 -> V_62 . V_63 <= 10 || V_10 -> V_62 . V_63 > 40 ) {\r\nF_8 ( V_83 L_148 ,\r\nV_10 -> V_62 . V_63 ) ;\r\nreturn - V_321 ;\r\n}\r\nF_121 ( V_10 ) ;\r\ntype = F_120 ( V_10 ) ;\r\nV_10 -> V_13 . type = V_322 [ type ] ;\r\nF_59 ( 300 ) ;\r\nF_117 ( V_10 ) ;\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] | V_323 ) ;\r\nF_5 ( V_10 , V_25 , V_297 ) ;\r\nF_103 ( V_10 -> V_42 -> V_173 ) ;\r\nF_119 ( 100 * 1000 / 100 ) ;\r\nF_104 ( V_10 -> V_42 -> V_173 ) ;\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] ) ;\r\nF_3 ( V_10 , V_22 ) ;\r\nF_29 ( V_10 ) ;\r\nV_320 = F_131 ( V_42 , V_134 ) ;\r\nif ( V_320 )\r\nF_5 ( V_10 , V_25 , V_300 ) ;\r\nelse\r\nF_132 ( V_42 ) ;\r\nreturn V_320 ;\r\n}\r\nvoid F_133 ( struct V_313 * V_42 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_42 -> V_283 ;\r\nF_29 ( V_10 ) ;\r\nF_134 ( V_42 ) ;\r\nF_5 ( V_10 , V_25 , V_300 ) ;\r\nF_135 ( V_42 ) ;\r\n}\r\nvoid F_136 ( struct V_313 * V_42 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_42 -> V_283 ;\r\nF_129 ( & V_10 -> V_52 . V_186 ) ;\r\nF_129 ( & V_10 -> V_52 . V_265 ) ;\r\n}\r\nvoid F_137 ( T_2 * V_10 , struct V_324 * V_325 )\r\n{\r\nF_138 ( V_325 ,\r\nL_48\r\nL_149\r\nL_150\r\nL_151\r\nL_152 ,\r\nV_10 -> V_13 . type , V_10 -> V_13 . V_15 ,\r\nV_10 -> V_13 . V_45 , V_10 -> V_13 . V_73 ) ;\r\n}\r\nvoid F_139 ( T_2 * V_10 , struct V_324 * V_325 )\r\n{\r\nF_138 ( V_325 , L_48\r\nL_153\r\nL_154\r\nL_155\r\nL_156\r\nL_157\r\nL_158\r\nL_159\r\nL_160\r\nL_161\r\nL_162\r\nL_163 ,\r\nV_10 -> V_51 . V_52 , V_10 -> V_51 . V_53 ,\r\nV_10 -> V_51 . V_54 , V_10 -> V_51 . V_55 ,\r\nV_10 -> V_51 . V_56 , V_10 -> V_51 . V_57 ,\r\nV_10 -> V_51 . V_58 , V_10 -> V_51 . V_59 ,\r\nV_10 -> V_51 . V_60 , V_10 -> V_51 . V_61 ) ;\r\n}\r\nvoid F_140 ( T_2 * V_10 , struct V_324 * V_325 )\r\n{\r\nstruct V_133 * V_134 ;\r\nstruct V_294 * V_326 ;\r\nF_138 ( V_325 , L_164 ) ;\r\nF_116 (scd, info->host) {\r\nV_134 = & V_10 -> V_68 [ V_326 -> V_97 ] ;\r\nF_138 ( V_325 , L_165 , V_326 -> V_97 , V_326 -> V_179 ) ;\r\nif ( V_326 -> V_327 )\r\nF_138 ( V_325 , L_166 ,\r\nV_326 -> V_252 ? L_167 : L_168 ,\r\nV_326 -> V_253 ) ;\r\nelse\r\nF_138 ( V_325 , L_169 ) ;\r\nF_138 ( V_325 , L_170 , V_134 -> V_224 ? L_167 : L_168 ) ;\r\nif ( V_134 -> V_71 )\r\nF_138 ( V_325 , L_171 ,\r\nV_134 -> V_71 , V_134 -> V_131 * 4 ) ;\r\nelse\r\nF_138 ( V_325 , L_172 ) ;\r\n}\r\n}
