
---------- Begin Simulation Statistics ----------
final_tick                               2542237484500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193738                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   193737                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.68                       # Real time elapsed on the host
host_tick_rate                              563977825                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200431                       # Number of instructions simulated
sim_ops                                       4200431                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012228                       # Number of seconds simulated
sim_ticks                                 12227639500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.588842                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384195                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               744725                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2647                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            124807                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            960208                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25808                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          214655                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188847                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1170389                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73146                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30717                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200431                       # Number of instructions committed
system.cpu.committedOps                       4200431                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.818804                       # CPI: cycles per instruction
system.cpu.discardedOps                        340032                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   622495                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1485706                       # DTB hits
system.cpu.dtb.data_misses                       8540                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419879                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       880574                       # DTB read hits
system.cpu.dtb.read_misses                       7662                       # DTB read misses
system.cpu.dtb.write_accesses                  202616                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      605132                       # DTB write hits
system.cpu.dtb.write_misses                       878                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18313                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3734462                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1187992                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           695127                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17113275                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171857                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1016505                       # ITB accesses
system.cpu.itb.fetch_acv                          402                       # ITB acv
system.cpu.itb.fetch_hits                     1010930                       # ITB hits
system.cpu.itb.fetch_misses                      5575                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11269756500     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9491500      0.08%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19821000      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932612000      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12231681000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8212552500     67.14%     67.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4019128500     32.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24441486                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543994     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840414     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593283     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200431                       # Class of committed instruction
system.cpu.quiesceCycles                        13793                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7328211                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318795                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22889455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22889455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22889455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22889455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117381.820513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117381.820513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117381.820513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117381.820513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13128480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13128480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13128480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13128480                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67325.538462                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67325.538462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67325.538462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67325.538462                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22539958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22539958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117395.614583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117395.614583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12928983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12928983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67338.453125                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67338.453125                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.293875                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539719137000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.293875                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205867                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205867                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131153                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34891                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89136                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34547                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28967                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28967                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89726                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41321                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11443008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11443008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18174585                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160429                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002730                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052180                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159991     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160429                       # Request fanout histogram
system.membus.reqLayer0.occupancy              357500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838324028                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378159250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475768750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5738304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10236416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5738304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5738304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34891                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34891                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469289596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         367864296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837153892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469289596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469289596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182621020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182621020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182621020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469289596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        367864296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1019774912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000177850250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7492                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7492                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114326                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159944                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123809                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123809                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10551                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2057                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5814                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2041105500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4842224250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13662.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32412.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105915                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82226                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159944                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123809                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.103741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.630880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.260429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35035     42.22%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24675     29.74%     71.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10186     12.28%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4772      5.75%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2427      2.92%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1481      1.78%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          940      1.13%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          616      0.74%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2844      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82976                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.940203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.366868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.579186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1361     18.17%     18.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5639     75.27%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           304      4.06%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            91      1.21%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7492                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.753467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6676     89.11%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      1.04%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              495      6.61%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.50%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.67%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7492                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9561152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7790912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10236416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7923776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12227634500                       # Total gap between requests
system.mem_ctrls.avgGap                      43092.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5095104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7790912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416687456.315669119358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365242040.379093587399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637155846.801011800766                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123809                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2583517250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258707000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299919663500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28814.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32137.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2422438.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318922380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169496085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569829120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315799560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5342867070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196157280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7878056295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.282676                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    456211500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11363228000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273590520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145397835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496836900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319646700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5278551690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250317600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7729326045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.119228                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    596284500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11223155000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12220439500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1737909                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1737909                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1737909                       # number of overall hits
system.cpu.icache.overall_hits::total         1737909                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89727                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89727                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89727                       # number of overall misses
system.cpu.icache.overall_misses::total         89727                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5517790000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5517790000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5517790000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5517790000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1827636                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1827636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1827636                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1827636                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61495.313562                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61495.313562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61495.313562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61495.313562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89136                       # number of writebacks
system.cpu.icache.writebacks::total             89136                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89727                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89727                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89727                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89727                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5428064000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5428064000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5428064000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5428064000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60495.324707                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60495.324707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60495.324707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60495.324707                       # average overall mshr miss latency
system.cpu.icache.replacements                  89136                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1737909                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1737909                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89727                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89727                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5517790000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5517790000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1827636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1827636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61495.313562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61495.313562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5428064000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5428064000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60495.324707                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60495.324707                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.821456                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1787458                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89214                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.035622                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.821456                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3744998                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3744998                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1341791                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1341791                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1341791                       # number of overall hits
system.cpu.dcache.overall_hits::total         1341791                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105989                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105989                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105989                       # number of overall misses
system.cpu.dcache.overall_misses::total        105989                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6788220000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6788220000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6788220000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6788220000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1447780                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1447780                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1447780                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1447780                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073208                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073208                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073208                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073208                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64046.457651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64046.457651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64046.457651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64046.457651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34715                       # number of writebacks
system.cpu.dcache.writebacks::total             34715                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36576                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69413                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69413                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418463500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418463500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418463500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418463500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047944                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047944                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047944                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63654.697247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63654.697247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63654.697247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63654.697247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69259                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       810156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          810156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3316485500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3316485500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66894.297874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66894.297874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2698231000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2698231000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66733.386096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66733.386096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3471734500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3471734500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61543.573062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61543.573062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720232500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720232500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59359.299517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59359.299517                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65023000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65023000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079288                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079288                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73306.651635                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73306.651635                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64136000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64136000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079288                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079288                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72306.651635                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72306.651635                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542237484500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.306301                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1403163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69259                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.259649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.306301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3010457                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3010457                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2631564217500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 268887                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   268887                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   219.42                       # Real time elapsed on the host
host_tick_rate                              396592008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58998574                       # Number of instructions simulated
sim_ops                                      58998574                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087019                       # Number of seconds simulated
sim_ticks                                 87019358000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.939270                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5768072                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8247258                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1296                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1002886                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8676697                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             163768                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          477782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           314014                       # Number of indirect misses.
system.cpu.branchPred.lookups                11165815                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  425249                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        45387                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54058852                       # Number of instructions committed
system.cpu.committedOps                      54058852                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.217337                       # CPI: cycles per instruction
system.cpu.discardedOps                       1997336                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15271017                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15804431                       # DTB hits
system.cpu.dtb.data_misses                      13214                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10790262                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11110201                       # DTB read hits
system.cpu.dtb.read_misses                      12937                       # DTB read misses
system.cpu.dtb.write_accesses                 4480755                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4694230                       # DTB write hits
system.cpu.dtb.write_misses                       277                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123893                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           40682559                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12473946                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5289157                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        97399395                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310816                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18974262                       # ITB accesses
system.cpu.itb.fetch_acv                           95                       # ITB acv
system.cpu.itb.fetch_hits                    18972886                       # ITB hits
system.cpu.itb.fetch_misses                      1376                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5036      9.85%     10.13% # number of callpals executed
system.cpu.kern.callpal::rdps                     311      0.61%     10.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.74% # number of callpals executed
system.cpu.kern.callpal::rti                      398      0.78%     11.52% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.74% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.74% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.25%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52754                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1937     34.84%     34.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      89      1.60%     37.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3497     62.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5560                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1935     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       89      2.23%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1935     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3996                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              84177310500     96.73%     96.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                63089500      0.07%     96.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                99185500      0.11%     96.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2682333000      3.08%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          87021918500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998967                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.553331                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.718705                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 352                      
system.cpu.kern.mode_good::user                   352                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               529                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 352                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.665406                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.799092                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6735858500      7.74%      7.74% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          80286060000     92.26%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        173925559                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897419      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37608341     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28421      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10608286     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550869      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85269      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54058852                       # Class of committed instruction
system.cpu.quiesceCycles                       113157                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        76526164                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1366543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2732940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1844741847                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1844741847                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1844741847                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1844741847                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118298.181801                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118298.181801                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118298.181801                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118298.181801                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             9                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1064153094                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1064153094                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1064153094                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1064153094                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68241.188534                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68241.188534                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68241.188534                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68241.188534                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65487.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65487.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1839891372                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1839891372                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118305.772377                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118305.772377                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1061402619                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1061402619                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68248.625193                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68248.625193                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1339531                       # Transaction distribution
system.membus.trans_dist::WriteReq                741                       # Transaction distribution
system.membus.trans_dist::WriteResp               741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31580                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1319569                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15245                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12107                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12107                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1319570                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19200                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           34                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3958709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3958709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4086672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    168904896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    168904896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3075                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3026752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3029827                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               172930051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               76                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1367941                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000107                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010366                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1367794     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     147      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1367941                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2597000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8321479519                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             270973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170559250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6752474000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       84452480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2000960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           86453440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     84452480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      84452480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2021120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2021120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1319570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1350835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31580                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31580                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         970502219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22994424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             993496642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    970502219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        970502219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23226096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23226096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23226096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        970502219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22994424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1016722739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1090671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    517192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000088902500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        62645                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        62645                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2375922                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1031324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1350835                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1351117                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1350835                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1351117                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 803044                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                260446                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            154665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            177227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             71029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            300917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            460128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            154320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4750                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6868362750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2738955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17139444000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12538.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31288.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       107                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   431526                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  980447                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1350835                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1351117                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  538694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  32166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  58550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  63354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  63708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  75850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  62547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  62631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  62997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  62781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  62562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  62547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  62639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  62648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  62740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    294                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       226504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    462.967541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   318.123929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.735773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37651     16.62%     16.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41890     18.49%     35.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27149     11.99%     47.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21563      9.52%     56.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20915      9.23%     65.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18933      8.36%     74.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15529      6.86%     81.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7827      3.46%     84.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35047     15.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       226504                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        62645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.744561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.344194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          56419     90.06%     90.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          6055      9.67%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           114      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            36      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         62645                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        62645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.410520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.340106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.596989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31501     50.28%     50.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1565      2.50%     52.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11216     17.90%     70.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10741     17.15%     87.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6840     10.92%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              471      0.75%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               97      0.15%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.12%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               44      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         62645                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               35058624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                51394816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                69803648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                86453440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             86471488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       402.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       802.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    993.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    993.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87019358000                       # Total gap between requests
system.mem_ctrls.avgGap                      32206.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     33100288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1958336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     69803648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 380378444.069881558418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22504601.792166747153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 802162295.888232111931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1319570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1351117                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16102861000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1036583000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2128132084750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     12203.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33154.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1575090.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            280430640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            149029650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           420481740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          304044120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6869216640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15211456050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20607912480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43842571320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.825497                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  53418315000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2905760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30700820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1337157780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            710701035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3491274360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5389665660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6869216640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38991372690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        582743040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57372131205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        659.303085                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1196314000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2905760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82922882250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16293                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16293                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3075                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998739                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               375000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2263000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81271847                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1152500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              934500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               89500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     89266733000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18223176                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18223176                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18223176                       # number of overall hits
system.cpu.icache.overall_hits::total        18223176                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1319570                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1319570                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1319570                       # number of overall misses
system.cpu.icache.overall_misses::total       1319570                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  52405666000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52405666000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  52405666000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52405666000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19542746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19542746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19542746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19542746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.067522                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.067522                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.067522                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.067522                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39714.199323                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39714.199323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39714.199323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39714.199323                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1319569                       # number of writebacks
system.cpu.icache.writebacks::total           1319569                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1319570                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1319570                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1319570                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1319570                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  51086096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  51086096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  51086096000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  51086096000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.067522                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.067522                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.067522                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.067522                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38714.199323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38714.199323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38714.199323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38714.199323                       # average overall mshr miss latency
system.cpu.icache.replacements                1319569                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18223176                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18223176                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1319570                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1319570                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  52405666000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52405666000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19542746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19542746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.067522                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.067522                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39714.199323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39714.199323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1319570                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1319570                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  51086096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  51086096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.067522                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.067522                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38714.199323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38714.199323                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999869                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19568563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1319569                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.829511                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40405062                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40405062                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15649626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15649626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15649626                       # number of overall hits
system.cpu.dcache.overall_hits::total        15649626                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42068                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42068                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42068                       # number of overall misses
system.cpu.dcache.overall_misses::total         42068                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2722013500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2722013500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2722013500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2722013500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15691694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15691694                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15691694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15691694                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002681                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002681                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002681                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002681                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64705.084625                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64705.084625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64705.084625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64705.084625                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16028                       # number of writebacks
system.cpu.dcache.writebacks::total             16028                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30884                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30884                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1502                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1502                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1993872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1993872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1993872000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1993872000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149867000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149867000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001968                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001968                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64560.031084                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64560.031084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64560.031084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64560.031084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99778.295606                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99778.295606                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31231                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11033573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11033573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1414658000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1414658000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11054078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11054078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68990.880273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68990.880273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1736                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1736                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18769                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18769                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1280115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1280115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149867000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149867000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68203.686931                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68203.686931                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196934.296978                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196934.296978                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4616053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4616053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21563                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21563                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1307355500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1307355500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4637616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4637616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60629.573807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60629.573807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          741                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          741                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    713757000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    713757000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58915.146513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58915.146513                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13895                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13895                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          393                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          393                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     30429000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30429000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027506                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027506                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77427.480916                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77427.480916                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          391                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          391                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027366                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027366                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76543.478261                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76543.478261                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14137                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14137                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14137                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14137                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89326733000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.940607                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15699604                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31265                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            502.146298                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.940607                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          955                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31471503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31471503                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2974341498000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 237458                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   237458                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1552.68                       # Real time elapsed on the host
host_tick_rate                              220764593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   368697106                       # Number of instructions simulated
sim_ops                                     368697106                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.342777                       # Number of seconds simulated
sim_ticks                                342777280500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             30.237553                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17703954                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             58549559                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2599466                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9966575                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          85980447                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4492986                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        27830661                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         23337675                       # Number of indirect misses.
system.cpu.branchPred.lookups               105523719                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7520006                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1179359                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   309698532                       # Number of instructions committed
system.cpu.committedOps                     309698532                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.213619                       # CPI: cycles per instruction
system.cpu.discardedOps                      38913610                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 31457176                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    102999293                       # DTB hits
system.cpu.dtb.data_misses                     143233                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 22608942                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     62275264                       # DTB read hits
system.cpu.dtb.read_misses                     143221                       # DTB read misses
system.cpu.dtb.write_accesses                 8848234                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    40724029                       # DTB write hits
system.cpu.dtb.write_misses                        12                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            52900132                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          286937300                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          80271349                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         62578062                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        54137820                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.451749                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               113840580                       # ITB accesses
system.cpu.itb.fetch_acv                       750423                       # ITB acv
system.cpu.itb.fetch_hits                   113840511                       # ITB hits
system.cpu.itb.fetch_misses                        69                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                872027     32.50%     32.50% # number of callpals executed
system.cpu.kern.callpal::rdps                     706      0.03%     32.52% # number of callpals executed
system.cpu.kern.callpal::rti                   866822     32.30%     64.83% # number of callpals executed
system.cpu.kern.callpal::callsys               866466     32.29%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               77366      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2683395                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2683838                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   867897     49.90%     49.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     351      0.02%     49.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  870952     50.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1739200                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    867897     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      351      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   867897     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1736145                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             267218779500     77.96%     77.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               263207000      0.08%     78.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             75295100500     21.97%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         342777087000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996492                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              866713                      
system.cpu.kern.mode_good::user                866712                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            866831                       # number of protection mode switches
system.cpu.kern.mode_switch::user              866712                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999864                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999932                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       169969744000     49.59%     49.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         172807866000     50.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        685554561                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            13964828      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               135818744     43.86%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3220      0.00%     48.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              26075615      8.42%     56.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3340390      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               3726596      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10018004      3.23%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                682056      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               146115      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               42838832     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              34876775     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          15802373      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5834648      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             16570336      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                309698532                       # Class of committed instruction
system.cpu.tickCycles                       631416741                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       571138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1142278                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             557384                       # Transaction distribution
system.membus.trans_dist::WriteReq                351                       # Transaction distribution
system.membus.trans_dist::WriteResp               351                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15706                       # Transaction distribution
system.membus.trans_dist::WritebackClean       469718                       # Transaction distribution
system.membus.trans_dist::CleanEvict            85715                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13755                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13755                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         469718                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         87666                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1409154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1409154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       304263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       304965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1714119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     60123904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     60123904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7496128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7498936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                67622840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            571490                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001871                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  571488    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              571490                       # Request fanout histogram
system.membus.reqLayer0.occupancy              877500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3204682000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy          548702250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2359376750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       30061952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6490944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36552896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     30061952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30061952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1005184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1005184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          469718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          101421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              571139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15706                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15706                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          87701122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          18936331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             106637453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     87701122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         87701122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2932470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2932470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2932470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         87701122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18936331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            109569922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     29727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     97631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001953025750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3122                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              824345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49010                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      571139                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     485423                       # Number of write requests accepted
system.mem_ctrls.readBursts                    571139                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   485423                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 443781                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                433342                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1610                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2074201500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  636790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4462164000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16286.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35036.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40259                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37090                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                571139                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               485423                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       102091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.493834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.092169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.735818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        74153     72.63%     72.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18054     17.68%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5986      5.86%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1951      1.91%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          984      0.96%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          508      0.50%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          194      0.19%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      0.09%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          165      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       102091                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.777386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.876198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.002041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            906     29.02%     29.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1224     39.21%     68.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           167      5.35%     73.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           157      5.03%     78.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           166      5.32%     83.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           145      4.64%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           76      2.43%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           75      2.40%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           59      1.89%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           33      1.06%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           37      1.19%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           22      0.70%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           19      0.61%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           17      0.54%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            9      0.29%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            7      0.22%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3122                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.679052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.646020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.080604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2144     68.67%     68.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      2.21%     70.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              742     23.77%     94.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              113      3.62%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      1.60%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3122                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8150912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                28401984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3332608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36552896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31067072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        23.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    106.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  342777036000                       # Total gap between requests
system.mem_ctrls.avgGap                     324426.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1902528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6248384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3332608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5550332.849437493831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18228699.378458369523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9722371.316846946254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       469718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       101421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       485423                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    975564250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3486599750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8505918774250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      2076.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34377.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17522694.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            454553820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            241623855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           517328700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          171111600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27058911360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      49260241890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      90144167040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167847938265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.670546                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 233812272500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11446240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  97518768000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274304520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145811490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           392007420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          100704240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27058911360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35837125500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     101447844000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       165256708530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.111032                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 263378686000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11446240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67952354500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 351                       # Transaction distribution
system.iobus.trans_dist::WriteResp                351                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          702                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          702                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     702                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               877500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    342777280500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    152363174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        152363174                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    152363174                       # number of overall hits
system.cpu.icache.overall_hits::total       152363174                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       469717                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         469717                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       469717                       # number of overall misses
system.cpu.icache.overall_misses::total        469717                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11779004500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11779004500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11779004500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11779004500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    152832891                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    152832891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    152832891                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    152832891                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25076.811144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25076.811144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25076.811144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25076.811144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       469718                       # number of writebacks
system.cpu.icache.writebacks::total            469718                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       469717                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       469717                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       469717                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       469717                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11309286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11309286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11309286500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11309286500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003073                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24076.809015                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24076.809015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24076.809015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24076.809015                       # average overall mshr miss latency
system.cpu.icache.replacements                 469718                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    152363174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       152363174                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       469717                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        469717                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11779004500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11779004500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    152832891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    152832891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25076.811144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25076.811144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       469717                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       469717                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11309286500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11309286500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24076.809015                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24076.809015                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           152864923                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            470230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            325.085433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         306135500                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        306135500                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    100924017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        100924017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    100924017                       # number of overall hits
system.cpu.dcache.overall_hits::total       100924017                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105191                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105191                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105191                       # number of overall misses
system.cpu.dcache.overall_misses::total        105191                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6910953500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6910953500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6910953500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6910953500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    101029208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    101029208                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    101029208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    101029208                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001041                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001041                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65699.094980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65699.094980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65699.094980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65699.094980                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15706                       # number of writebacks
system.cpu.dcache.writebacks::total             15706                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3904                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3904                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       101287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       101287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       101287                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       101287                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          351                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          351                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6685522000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6685522000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6685522000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6685522000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66005.726302                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66005.726302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66005.726302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66005.726302                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101421                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     61100363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        61100363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        87572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         87572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6006093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6006093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     61187935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     61187935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68584.627507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68584.627507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        87532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        87532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5915249000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5915249000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67578.131426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67578.131426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39823654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39823654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        17619                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17619                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    904860500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    904860500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39841273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39841273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51357.086100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51357.086100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13755                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13755                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          351                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          351                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    770273000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    770273000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55999.491094                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55999.491094                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2123                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2123                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          134                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      9591500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      9591500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059371                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059371                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71578.358209                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71578.358209                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          134                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          134                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data      9457500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      9457500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059371                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059371                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70578.358209                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70578.358209                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2257                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2257                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 342777280500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           101071100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            102445                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            986.588901                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          656                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         202168865                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        202168865                       # Number of data accesses

---------- End Simulation Statistics   ----------
