<table class="optable"><tr><th>Name</th><th>Alternative Name</th><th>Operand Length</th><th>Syntax</th><th>Origin</th><th>Description</th></tr>
<tr><td>Implied</td><td></td><td>0</td><td></td><td></td><td>Implied by the operation</td></tr>
<tr><td>Accumulator</td><td></td><td>0</td><td></td><td></td><td>Accumulator operation</td></tr>
<tr><td>Address</td><td></td><td>2</td><td>abs</td><td></td><td>The parameter following the opcode is an address (16 bit; for
				JMP, JSR, JPU)
			</td></tr>
<tr><td>Address</td><td></td><td>3</td><td>bank</td><td>816</td><td>The parameter following the opcode is an address (24 bit)
			</td></tr>
<tr><td>Immediate</td><td></td><td>1</td><td>#byte</td><td></td><td>The immediate addressing mode uses the opcode parameter
				directly, without further lookup. Here it is a byte
				parameter
			</td></tr>
<tr><td>Double Immediate</td><td></td><td>2</td><td>#&lt;op1&gt;, #&lt;op2&gt;</td><td>816</td><td>The double immediate addressing mode uses two opcode parameters
				directly, without further lookup. Here it is two byte-wide
				parameters
			</td></tr>
<tr><td>Zeropage</td><td></td><td>1</td><td>zp</td><td></td><td>Zeropage address; The effective address of the operand is a
				zeropage address (i.e. 8bit)
			</td></tr>
<tr><td>Zeropage indexed with X</td><td>Zeropage X-indexed</td><td>1</td><td>zp,X</td><td></td><td>Zeropage address, plus content of XR; The effective address of
				the operand is the opcode parameter (zeropage
				address), plus the
				value of the X register
			</td></tr>
<tr><td>Stack-relative with offset</td><td>Zeropage S-indexed</td><td>1</td><td>zp,S</td><td>816</td><td>Stack address, plus a byte offset; The effective address of
				the operand is the opcode parameter (byte value), plus the
				value of the S register
			</td></tr>
<tr><td>Zeropage indexed with Y</td><td>Zeropage Y-indexed</td><td>1</td><td>zp,Y</td><td></td><td>Zeropage address, plus content of YR; The effective address of
				the operand is the opcode parameter (zeropage
				address), plus the
				value of the Y register
			</td></tr>
<tr><td>Absolute 16bit</td><td>Absolute</td><td>2</td><td>abs</td><td></td><td>16 bit address; The effective address of the operand is the
				word
				address (i.e. 16 bit) given as opcode parameter
			</td></tr>
<tr><td>Absolute 16bit indexed with X</td><td>Absolute X-indexed</td><td>2</td><td>abs,X</td><td></td><td>16 bit address, plus content of XR; The effective address is
				the
				opcode parameter (word address), plus the value
				of the X register
			</td></tr>
<tr><td>Absolute 16bit indexed with Y</td><td>Absolute Y-indexed</td><td>2</td><td>abs,Y</td><td></td><td>16 bit address, plus content of YR; The effective address is
				the
				opcode parameter (word address), plus the value
				of the Y register
			</td></tr>
<tr><td>Absolute 24bit</td><td>Banked Absolute</td><td>3</td><td>bank</td><td>816</td><td>24 bit address; The effective address of the operand is the
				bank plus 16 bit
				address given as opcode parameter
			</td></tr>
<tr><td>Absolute 24bit indexed with X</td><td>Banked Absolute X-indexed</td><td>3</td><td>bank,X</td><td>816</td><td>24 bit address; The effective address of the operand is the
				bank plus 16 bit
				address given as opcode parameter, plus the content of the X register.
			</td></tr>
<tr><td>Zeropage indirect 16bit</td><td>Zeropage indirect</td><td>1</td><td>(zp)</td><td>cmos_ind</td><td>Load effective 16 bit address from zeropage location given;
				Load
				effective word (16bit) address from zeropage
				location given as
				parameter.
			</td></tr>
<tr><td>Zeropage indirect 16bit indexed with Y</td><td>Zeropage indirect Y-indexed</td><td>1</td><td>(zp),Y</td><td></td><td>Load effective 16 bit address from zeropage location given,
				then
				add content of YR;
				The effective address is
				computed as the word
				(16bit) address read from
				the zeropage location given as parameter
				plus the value of the Y
				register. The resulting address may be larger
				than 16bit due to
				overflow when Y is added.
			</td></tr>
<tr><td>Stack Vector indirect 16bit indexed with Y</td><td>Stack offset indirect Y-indexed</td><td>1</td><td>(zp,S),Y</td><td>816ce02</td><td>
				Add the parameter to the stack register, then
				load effective 16 bit address from this location,
				then add content
				of YR;
				The effective address is computed as the word
				(16bit) address read from
				the stack pointer location offset by the
				given parameter
				plus the value of the Y
				register.
			</td></tr>
<tr><td>Zeropage indexed with X indirect 16bit</td><td>Zeropage X-indexed indirect</td><td>1</td><td>(zp,X)</td><td></td><td>Load effective 16 bit address from zeropage location given plus
				content of XR;
				The effective word (16bit) address
				is read from the
				location that is
				computed as the zeropage location given as parameter
				plus the value
				of the X register
			</td></tr>
<tr><td>Absolute indirect 16bit</td><td>Absolute indirect</td><td>2</td><td>(abs)</td><td></td><td>Load effective 16 bit address from absolute location given;
				The
				effective word (16bit) address is read from word
				location given as
				parameter.
			</td></tr>
<tr><td>Absolute indexed with X indirect 16bit</td><td>Absolute X-indexed indirect</td><td>2</td><td>(abs,X)</td><td>cmos</td><td>Load effective 16 bit address from absolute location given plus
				content of XR;
				The effective word address is read
				from the location
				that is computed as
				the word location given as parameter plus the
				value of the X register
			</td></tr>
<tr><td>Absolute indirect 24bit</td><td></td><td>2</td><td>[abs]</td><td>816</td><td>Load effective 24 bit address from absolute location given;
				The
				effective (24bit) address is read from the
				location given as
				parameter.
			</td></tr>
<tr><td>Absolute indirect 24bit indexed with Y</td><td></td><td>2</td><td>[abs],Y</td><td>816</td><td>Load 24 bit address from absolute location given, then add content of Y register to
			compute effective 24 bit operand address.
			</td></tr>
<tr><td>Relative</td><td></td><td>1</td><td>rel</td><td></td><td>relative addressing modes, used in branches; from -128 to +127
			</td></tr>
<tr><td>Relative 16bit</td><td>Wide relative</td><td>2</td><td>relwide</td><td>816ce02</td><td>relative addressing modes, used in branches; from -32768 to
				+32767
			</td></tr>
</table>
