<bibdata type="standard">
  <title type="title-intro" format="text/plain">IEEE/IEC International Standard</title>
  <title type="title-main" format="text/plain">Design and Verification of Low-Power Integrated Circuits</title>
  <title type="main" format="text/plain">IEEE/IEC International Standard - Design and Verification of Low-Power Integrated Circuits</title>
  <uri type="src">https://ieeexplore.ieee.org/document/7076554</uri>
  <docidentifier type="IEEE">IEC 61523-4 Edition 1.0 2015-03 (IEEE Std 1801-2013)</docidentifier>
  <docidentifier type="ISBN">978-2-8322-2266-9</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2015.7076554</docidentifier>
  <docnumber>61523-4-2015</docnumber>
  <date type="updated">
    <on>2015-04-17</on>
  </date>
  <date type="created">
    <on>2015</on>
  </date>
  <date type="published">
    <on>2015-04-01</on>
  </date>
  <date type="issued">
    <on>2015-04-01</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city/>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">A method is provided for specifying power intent for an electronic design, for use inverification of the structure and behavior of the design in the context of a given power managementarchitecture, and for driving implementation of that power management architecture. The methodsupports incremental refinement of power intent specifications required for IP-based design flows.</abstract>
  <abstract format="text/plain" language="en" script="Latn">A method is provided for specifying power intent for an electronic design, for use inverification of the structure and behavior of the design in the context of a given power managementarchitecture, and for driving implementation of that power management architecture. The methodsupports incremental refinement of power intent specifications required for IP-based design flows.</abstract>
  <copyright>
    <from>2015</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
    <owner>
      <organization>
        <name>IEC</name>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE Standards</keyword>
  <keyword>IEC Standards</keyword>
  <keyword>Low power electronics</keyword>
  <keyword>Semantics</keyword>
  <keyword>Power modes</keyword>
  <keyword>Integrated circuits</keyword>
  <keyword>corruption semantics</keyword>
  <keyword>IEEE 1801</keyword>
  <keyword>interface specification</keyword>
  <keyword>IP reuse</keyword>
  <keyword>isolation</keyword>
  <keyword>level shifting</keyword>
  <keyword>power-aware design</keyword>
  <keyword>power domains</keyword>
  <keyword>power intent</keyword>
  <keyword>power modes</keyword>
  <keyword>power states</keyword>
  <keyword>progressive design refinement</keyword>
  <keyword>retention</keyword>
  <keyword>retention strategies</keyword>
  <keyword>IEC 61523-4</keyword>
</bibdata>