# ARM64ç¡¬ä»¶è§„æ ¼è¯´æ˜æ–‡æ¡£

## ğŸ¯ æ–‡æ¡£ç›®çš„

æœ¬æ–‡æ¡£è¯¦ç»†è§£é‡ŠSkyOS ARM64ç‰ˆæœ¬ä¸­ä½¿ç”¨çš„ç¡¬ä»¶è§„æ ¼ã€å†…å­˜å¸ƒå±€ã€å¯„å­˜å™¨åœ°å€ç­‰æŠ€æœ¯ç»†èŠ‚çš„æ¥æºï¼Œå¸®åŠ©å­¦ç”Ÿç†è§£ARM64æ¶æ„çš„"ç¥å¥‡æ•°å­—"æ˜¯ä»å“ªé‡Œæ¥çš„ï¼Œå¹¶æä¾›å…·ä½“çš„æŠ€æœ¯æ–‡æ¡£ä¸‹è½½é“¾æ¥ã€‚

## ğŸ“‹ QEMU virt machine ARM64ç¡¬ä»¶è§„æ ¼

### ä¸ºä»€ä¹ˆé€‰æ‹©QEMU virt machineï¼Ÿ

1. **æ ‡å‡†åŒ–**: virt machineæ˜¯QEMUæä¾›çš„æ ‡å‡†åŒ–ARM64è™šæ‹Ÿæœº
2. **æ–‡æ¡£å®Œå–„**: æœ‰è¯¦ç»†çš„ç¡¬ä»¶è§„æ ¼æ–‡æ¡£å’Œæºç å¯æŸ¥
3. **æ•™å­¦å‹å¥½**: ç®€åŒ–äº†çœŸå®ç¡¬ä»¶çš„å¤æ‚æ€§ï¼Œä¾¿äºå­¦ä¹ 
4. **è°ƒè¯•æ”¯æŒ**: æ”¯æŒGDBè°ƒè¯•å’Œè®¾å¤‡æ ‘åˆ†æ

### QEMU virt machineå®˜æ–¹æ–‡æ¡£

**ä¸»è¦å‚è€ƒæ–‡æ¡£**:
- **QEMU ARMç³»ç»Ÿä»¿çœŸ**: https://www.qemu.org/docs/master/system/target-arm.html
- **QEMU virt machineä¸“é¡µ**: https://qemu-project.gitlab.io/qemu/system/arm/virt.html
- **QEMUæºç ä»“åº“**: https://gitlab.com/qemu-project/qemu
- **QEMUæºç æ–‡ä»¶**: `hw/arm/virt.c` (å®šä¹‰å†…å­˜æ˜ å°„)
- **ARM Architecture Reference Manual**: https://developer.arm.com/documentation/ddi0487/

## ğŸ—ºï¸ å†…å­˜å¸ƒå±€è¯¦è§£

### 1. RAMåŸºå€ï¼š0x40000000

**æ¥æºè¯´æ˜**:
- **QEMUæºç ä½ç½®**: `hw/arm/virt.c` æ–‡ä»¶ä¸­çš„ `VIRT_MEM` å®šä¹‰
- **æºç é“¾æ¥**: https://gitlab.com/qemu-project/qemu/-/blob/master/hw/arm/virt.c
- **å…·ä½“ä»£ç **:
  ```c
  static const MemMapEntry base_memmap[] = {
      [VIRT_MEM] = { 0x40000000, LEGACY_RAMLIMIT_BYTES },
      // ...
  };
  ```

**æŠ€æœ¯èƒŒæ™¯**:
- ARM64è™šæ‹Ÿåœ°å€ç©ºé—´å¯ä»¥ä»ä»»æ„åœ°å€å¼€å§‹
- 0x40000000 (1GB) ä¸ºQEMU virt machineçš„æ ‡å‡†RAMèµ·å§‹åœ°å€
- ä¸ARM32ä¿æŒå…¼å®¹ï¼Œä¾¿äºæ•™å­¦å¯¹æ¯”

**éªŒè¯æ–¹æ³•**:
```bash
# æŸ¥çœ‹QEMUå†…å­˜å¸ƒå±€
qemu-system-aarch64 -machine virt -cpu cortex-a57 -monitor stdio
(qemu) info mtree
```

### 2. UARTåŸºå€ï¼š0x09000000

**æ¥æºè¯´æ˜**:
- **QEMUæºç ä½ç½®**: `hw/arm/virt.c` æ–‡ä»¶ä¸­çš„ `VIRT_UART` å®šä¹‰
- **æºç ä»£ç **:
  ```c
  static const MemMapEntry base_memmap[] = {
      [VIRT_UART] = { 0x09000000, 0x00001000 },
      // ...
  };
  ```

**è®¾å¤‡è¯¦æƒ…**:
- **è®¾å¤‡ç±»å‹**: ARM PL011 UART
- **åœ°å€ç©ºé—´**: 4KB (0x09000000 - 0x09000FFF)
- **ä¸­æ–­å·**: IRQ 33 (SPI 1)

## ğŸ“– ARM64å¯„å­˜å™¨è§„æ ¼

### 1. å¼‚å¸¸å‘é‡è¡¨åŸºå€å¯„å­˜å™¨ (VBAR_EL1)

**æ¥æºæ–‡æ¡£**:
- **ARM DDI 0487**: ARM Architecture Reference Manual ARMv8-A
- **ä¸‹è½½é“¾æ¥**: https://developer.arm.com/documentation/ddi0487/
- **ç« èŠ‚**: D13.2.146 VBAR_EL1, Vector Base Address Register (EL1)

**å¯„å­˜å™¨è¯¦æƒ…**:
- **ä½å®½**: 64ä½
- **å¤ä½å€¼**: 0x0000000000000000
- **ç”¨é€”**: å­˜å‚¨å¼‚å¸¸å‘é‡è¡¨çš„åŸºåœ°å€
- **å¯¹é½è¦æ±‚**: å¿…é¡»2KBå¯¹é½ (bit[10:0] = 0)

### 2. å¤„ç†å™¨æ ‡è¯†å¯„å­˜å™¨ (MIDR_EL1)

**æ¥æºæ–‡æ¡£**:
- **ARM DDI 0487**: ARM Architecture Reference Manual ARMv8-A
- **ç« èŠ‚**: D13.2.64 MIDR_EL1, Main ID Register
- **Cortex-A57 TRM**: https://developer.arm.com/documentation/ddi0488/

**å¯„å­˜å™¨å­—æ®µ** (Cortex-A57):
```
Bits [31:24] - Implementer: 0x41 (ARM Limited)
Bits [23:20] - Variant: 0x1
Bits [19:16] - Architecture: 0xF (ARMv8)
Bits [15:4]  - PartNum: 0xD07 (Cortex-A57)
Bits [3:0]   - Revision: 0x0-0x2
```

### 3. å½“å‰å¼‚å¸¸çº§åˆ«å¯„å­˜å™¨ (CurrentEL)

**æ¥æºæ–‡æ¡£**:
- **ARM DDI 0487**: ARM Architecture Reference Manual ARMv8-A
- **ç« èŠ‚**: D13.2.26 CurrentEL, Current Exception Level

**å¯„å­˜å™¨å­—æ®µ**:
```
Bits [63:4] - RES0 (Reserved, reads as zero)
Bits [3:2]  - EL (Exception Level)
            00 = EL0, 01 = EL1, 10 = EL2, 11 = EL3
Bits [1:0]  - RES0
```

### 4. ç³»ç»Ÿæ§åˆ¶å¯„å­˜å™¨ (SCTLR_EL1)

**æ¥æºæ–‡æ¡£**:
- **ARM DDI 0487**: ARM Architecture Reference Manual ARMv8-A
- **ç« èŠ‚**: D13.2.118 SCTLR_EL1, System Control Register (EL1)

**å…³é”®æ§åˆ¶ä½**:
```
Bit [0]  - M (MMU enable)
Bit [1]  - A (Alignment check enable)
Bit [2]  - C (Data cache enable)
Bit [3]  - SA (Stack Alignment Check Enable)
Bit [12] - I (Instruction cache enable)
Bit [19] - WXN (Write permission implies XN)
```

## ğŸ”§ ARM64å¼‚å¸¸å‘é‡è¡¨è§„æ ¼

### å¼‚å¸¸å‘é‡è¡¨ç»“æ„

**æ¥æºæ–‡æ¡£**:
- **ARM DDI 0487**: ARM Architecture Reference Manual ARMv8-A
- **ç« èŠ‚**: D1.10.2 Vector tables

**å‘é‡è¡¨å¸ƒå±€**:
```
åŸºå€ + 0x000: Current EL with SP_EL0, Synchronous
åŸºå€ + 0x080: Current EL with SP_EL0, IRQ/vIRQ
åŸºå€ + 0x100: Current EL with SP_EL0, FIQ/vFIQ
åŸºå€ + 0x180: Current EL with SP_EL0, SError/vSError

åŸºå€ + 0x200: Current EL with SP_ELx, Synchronous
åŸºå€ + 0x280: Current EL with SP_ELx, IRQ/vIRQ
åŸºå€ + 0x300: Current EL with SP_ELx, FIQ/vFIQ
åŸºå€ + 0x380: Current EL with SP_ELx, SError/vSError

åŸºå€ + 0x400: Lower EL using AArch64, Synchronous
åŸºå€ + 0x480: Lower EL using AArch64, IRQ/vIRQ
åŸºå€ + 0x500: Lower EL using AArch64, FIQ/vFIQ
åŸºå€ + 0x580: Lower EL using AArch64, SError/vSError

åŸºå€ + 0x600: Lower EL using AArch32, Synchronous
åŸºå€ + 0x680: Lower EL using AArch32, IRQ/vIRQ
åŸºå€ + 0x700: Lower EL using AArch32, FIQ/vFIQ
åŸºå€ + 0x780: Lower EL using AArch32, SError/vSError
```

**å…³é”®ç‰¹æ€§**:
- æ¯ä¸ªå‘é‡æ¡ç›®å 128å­—èŠ‚
- æ€»å…±16ä¸ªå‘é‡æ¡ç›®ï¼Œå ç”¨2KBç©ºé—´
- æ”¯æŒåŒä¸€å¼‚å¸¸çº§åˆ«å’Œä½å¼‚å¸¸çº§åˆ«çš„å¼‚å¸¸å¤„ç†
- æ”¯æŒAArch64å’ŒAArch32çŠ¶æ€çš„å¼‚å¸¸

## ğŸŒ ä¸²å£è®¾å¤‡è§„æ ¼ (PL011 UART)

### ARM PL011 UARTæŠ€æœ¯æ‰‹å†Œ

**å®˜æ–¹æ–‡æ¡£**:
- **æ–‡æ¡£ç¼–å·**: ARM DDI 0183G
- **æ ‡é¢˜**: ARM PrimeCell UART (PL011) Technical Reference Manual
- **ä¸‹è½½é“¾æ¥**: https://developer.arm.com/documentation/ddi0183/latest/
- **ç‰ˆæœ¬**: Revision r1p5

### å¯„å­˜å™¨æ˜ å°„

åŸºå€: 0x09000000

| åç§» | å¯„å­˜å™¨å | å…¨ç§° | æè¿° |
|------|----------|------|------|
| 0x00 | UARTDR | Data Register | æ•°æ®å¯„å­˜å™¨ |
| 0x04 | UARTRSR/UARTECR | Receive Status/Error Clear | æ¥æ”¶çŠ¶æ€/é”™è¯¯æ¸…é™¤ |
| 0x18 | UARTFR | Flag Register | æ ‡å¿—å¯„å­˜å™¨ |
| 0x20 | UARTILPR | IrDA Low-Power Counter | IrDAä½åŠŸè€—è®¡æ•°å™¨ |
| 0x24 | UARTIBRD | Integer Baud Rate Divisor | æ•´æ•°æ³¢ç‰¹ç‡é™¤æ•° |
| 0x28 | UARTFBRD | Fractional Baud Rate Divisor | åˆ†æ•°æ³¢ç‰¹ç‡é™¤æ•° |
| 0x2C | UARTLCR_H | Line Control Register | çº¿è·¯æ§åˆ¶å¯„å­˜å™¨ |
| 0x30 | UARTCR | Control Register | æ§åˆ¶å¯„å­˜å™¨ |

### å…³é”®å¯„å­˜å™¨è¯¦è§£

**UARTFR (æ ‡å¿—å¯„å­˜å™¨) - åç§»0x18**:
```
Bit [7] - TXFE (Transmit FIFO Empty)
Bit [6] - RXFF (Receive FIFO Full)  
Bit [5] - TXFF (Transmit FIFO Full)  â† æˆ‘ä»¬ä½¿ç”¨çš„ä½
Bit [4] - RXFE (Receive FIFO Empty)
Bit [3] - BUSY (UART Busy)
```

**ä»£ç ä¸­çš„ä½¿ç”¨**:
```c
#define UART_FR_TXFF    (1 << 5)  // å‘é€FIFOæ»¡æ ‡å¿—

void uart_putc(char c) {
    while (REG(UART_FR) & UART_FR_TXFF) {
        /* ç­‰å¾…å‘é€FIFOä¸æ»¡ */
    }
    REG(UART_DR) = c;
}
```

## ğŸ“š æŠ€æœ¯æ–‡æ¡£ä¸‹è½½æ±‡æ€»

### ARMå®˜æ–¹æ–‡æ¡£

1. **ARM Architecture Reference Manual ARMv8-A**
   - æ–‡æ¡£ç¼–å·: ARM DDI 0487
   - ä¸‹è½½é“¾æ¥: https://developer.arm.com/documentation/ddi0487/
   - æè¿°: ARM64æ¶æ„çš„æƒå¨å‚è€ƒæ‰‹å†Œ

2. **ARM Cortex-A57 Technical Reference Manual**
   - æ–‡æ¡£ç¼–å·: ARM DDI 0488
   - ä¸‹è½½é“¾æ¥: https://developer.arm.com/documentation/ddi0488/
   - æè¿°: Cortex-A57å¤„ç†å™¨æŠ€æœ¯å‚è€ƒæ‰‹å†Œ

3. **ARM PL011 UART Technical Reference Manual**
   - æ–‡æ¡£ç¼–å·: ARM DDI 0183G
   - ä¸‹è½½é“¾æ¥: https://developer.arm.com/documentation/ddi0183/
   - æè¿°: PL011 UARTæ§åˆ¶å™¨æŠ€æœ¯æ‰‹å†Œ

4. **ARM Generic Interrupt Controller Architecture Specification**
   - æ–‡æ¡£ç¼–å·: ARM IHI 0069
   - ä¸‹è½½é“¾æ¥: https://developer.arm.com/documentation/ihi0069/
   - æè¿°: GICä¸­æ–­æ§åˆ¶å™¨æ¶æ„è§„èŒƒ

### QEMUç›¸å…³æ–‡æ¡£

1. **QEMU System Emulation User's Guide**
   - ä¸‹è½½é“¾æ¥: https://www.qemu.org/docs/master/system/
   - æ ¼å¼: åœ¨çº¿HTML / PDFä¸‹è½½
   - æè¿°: QEMUç³»ç»Ÿä»¿çœŸç”¨æˆ·æŒ‡å—

2. **QEMUæºç ä»“åº“**
   - Gitåœ°å€: https://gitlab.com/qemu-project/qemu.git
   - æµè§ˆå™¨: https://gitlab.com/qemu-project/qemu
   - å…³é”®æ–‡ä»¶: `hw/arm/virt.c`, `hw/char/pl011.c`

### Linuxå†…æ ¸ç›¸å…³

1. **Device Tree Specification**
   - ç‰ˆæœ¬: v0.3
   - ä¸‹è½½é“¾æ¥: https://github.com/devicetree-org/devicetree-specification/releases
   - æè¿°: è®¾å¤‡æ ‘è§„èŒƒæ–‡æ¡£

2. **Linux ARM64å¯åŠ¨æ–‡æ¡£**
   - ä½ç½®: Linuxå†…æ ¸æºç  `Documentation/arm64/booting.rst`
   - åœ¨çº¿: https://www.kernel.org/doc/html/latest/arm64/booting.html

## ğŸ” å¦‚ä½•æŸ¥æ‰¾ç¡¬ä»¶è§„æ ¼

### 1. QEMUè¿è¡Œæ—¶æŸ¥è¯¢

```bash
# å¯åŠ¨QEMU monitor
qemu-system-aarch64 -machine virt -cpu cortex-a57 -monitor stdio

# æŸ¥çœ‹å†…å­˜å¸ƒå±€
(qemu) info mtree

# æŸ¥çœ‹è®¾å¤‡ä¿¡æ¯
(qemu) info qtree

# ç”Ÿæˆè®¾å¤‡æ ‘
qemu-system-aarch64 -machine virt -cpu cortex-a57 -machine dumpdtb=virt.dtb
dtc -I dtb -O dts virt.dtb > virt.dts
```

### 2. è®¾å¤‡æ ‘åˆ†æ

```bash
# æŸ¥çœ‹UARTé…ç½®
grep -A 10 "pl011@" virt.dts

# æŸ¥çœ‹å†…å­˜é…ç½®  
grep -A 5 "memory@" virt.dts

# æŸ¥çœ‹ä¸­æ–­æ§åˆ¶å™¨
grep -A 10 "intc@" virt.dts
```

### 3. QEMUæºç åˆ†æ

**å…³é”®æºç æ–‡ä»¶**:
- `hw/arm/virt.c` - virt machineå®šä¹‰
- `hw/char/pl011.c` - PL011 UARTå®ç°
- `hw/intc/arm_gicv2m.c` - GICä¸­æ–­æ§åˆ¶å™¨
- `target/arm/cpu64.c` - ARM64 CPUå®ç°

### 4. çœŸå®ç¡¬ä»¶è§„æ ¼æŸ¥è¯¢

å¯¹äºçœŸå®ARM64ç¡¬ä»¶å¼€å‘ï¼š

1. **æŸ¥çœ‹å¤„ç†å™¨æ‰‹å†Œ**: æ ¹æ®MIDR_EL1çš„å€¼ç¡®å®šå…·ä½“å‹å·
2. **æŸ¥çœ‹æ¿çº§æ‰‹å†Œ**: è·å–å†…å­˜å¸ƒå±€å’Œè®¾å¤‡åœ°å€
3. **æŸ¥çœ‹è®¾å¤‡æ ‘**: Linuxç³»ç»Ÿä¸­çš„ `/proc/device-tree`
4. **æŸ¥çœ‹å¯„å­˜å™¨**: é€šè¿‡ `/proc/cpuinfo` ç­‰æ¥å£

## ğŸ’¡ å­¦ä¹ å»ºè®®

### å¾ªåºæ¸è¿›çš„å­¦ä¹ è·¯å¾„

1. **ç¬¬ä¸€æ­¥**: ç†è§£åŸºæœ¬æ¦‚å¿µ
   - é˜…è¯»ARM Architecture Reference Manualçš„åŸºç¡€ç« èŠ‚
   - ç†è§£å¼‚å¸¸çº§åˆ«å’Œå¯„å­˜å™¨ç»„ç»‡

2. **ç¬¬äºŒæ­¥**: åˆ†æQEMUå®ç°
   - æŸ¥çœ‹QEMUæºç ä¸­çš„ç¡¬ä»¶å®šä¹‰
   - ç†è§£è™šæ‹Ÿç¡¬ä»¶ä¸çœŸå®ç¡¬ä»¶çš„å¯¹åº”å…³ç³»

3. **ç¬¬ä¸‰æ­¥**: å®è·µéªŒè¯
   - ä¿®æ”¹ä»£ç ä¸­çš„åœ°å€å’Œé…ç½®
   - è§‚å¯Ÿè¿è¡Œç»“æœçš„å˜åŒ–

4. **ç¬¬å››æ­¥**: æ‰©å±•åº”ç”¨
   - å°è¯•æ·»åŠ æ–°çš„è®¾å¤‡æ”¯æŒ
   - ç§»æ¤åˆ°çœŸå®ARM64ç¡¬ä»¶

### æ¨èå­¦ä¹ é¡ºåº

1. ARM64åŸºç¡€æ¶æ„ (æœ¬é˜¶æ®µ)
2. å¼‚å¸¸å’Œä¸­æ–­å¤„ç†
3. å†…å­˜ç®¡ç†å’ŒMMU
4. è®¾å¤‡é©±åŠ¨å¼€å‘
5. å¤šæ ¸å¤„ç†å™¨æ”¯æŒ
6. è™šæ‹ŸåŒ–æŠ€æœ¯

é€šè¿‡ç³»ç»Ÿçš„å­¦ä¹ è¿™äº›å‚è€ƒèµ„æ–™ï¼Œå­¦ç”Ÿå°†èƒ½å¤Ÿæ·±å…¥ç†è§£ARM64æ¶æ„çš„ç²¾é«“ï¼Œä¸ºåç»­çš„æ“ä½œç³»ç»Ÿå¼€å‘æ‰“ä¸‹åšå®åŸºç¡€ã€‚ 