// Seed: 539391698
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    output wor  id_2,
    input  tri0 id_3,
    output wire id_4,
    input  wand id_5,
    input  wor  id_6,
    input  wor  id_7,
    output tri  id_8
);
endmodule
module module_1 #(
    parameter id_11 = 32'd99,
    parameter id_14 = 32'd32,
    parameter id_28 = 32'd60,
    parameter id_3  = 32'd76,
    parameter id_46 = 32'd68,
    parameter id_5  = 32'd39
) (
    input  tri  id_0,
    output tri  id_1,
    output tri0 id_2,
    input  wire _id_3,
    output tri0 id_4,
    input  tri1 _id_5,
    input  wire id_6,
    input  wand id_7,
    output tri  id_8
    , id_10
);
  assign id_10 = -1'b0;
  wire [-1 : 1] _id_11;
  wire [-1 : id_5] id_12;
  logic [id_5 : 1] id_13;
  wire [id_5 : id_3] _id_14;
  wire id_15;
  assign id_2 = id_14;
  wire [1  <  1 : -1  -  id_11] id_16;
  uwire  [  id_14  :  1  ]  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  _id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  _id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ;
  logic id_81;
  assign id_25 = -1;
  wire [id_28 : id_46] id_82;
  assign id_17 = id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_1,
      id_0,
      id_1,
      id_6,
      id_0,
      id_6,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
