Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 22 16:00:04 2024
| Host         : HanBao running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ca_1D_control_sets_placed.rpt
| Design       : ca_1D
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           18 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              12 |           12 |
| No           | Yes                   | No                     |               6 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+---------------+---------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       | Enable Signal |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+---------------+---------------------------------------------------------+------------------+----------------+
|  cellEnd/currentState_reg_LDC_i_1__3_n_0                 |               | cellEnd/currentState_reg_LDC_i_2_n_0                    |                1 |              1 |
|  cellFirst/currentState_reg_LDC_i_1__4_n_0               |               | cellFirst/currentState_reg_LDC_i_2__4_n_0               |                1 |              1 |
|  genCells[1].cellBetween/currentState_reg_LDC_i_1__2_n_0 |               | genCells[1].cellBetween/currentState_reg_LDC_i_2__3_n_0 |                1 |              1 |
|  genCells[3].cellBetween/currentState_reg_LDC_i_1__0_n_0 |               | genCells[3].cellBetween/currentState_reg_LDC_i_2__1_n_0 |                1 |              1 |
|  genCells[2].cellBetween/currentState_reg_LDC_i_1__1_n_0 |               | genCells[2].cellBetween/currentState_reg_LDC_i_2__2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | cellEnd/currentState_reg_LDC_i_1__3_n_0                 |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | cellEnd/currentState_reg_LDC_i_2_n_0                    |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | cellFirst/currentState_reg_LDC_i_1__4_n_0               |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | cellFirst/currentState_reg_LDC_i_2__4_n_0               |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | genCells[1].cellBetween/currentState_reg_LDC_i_2__3_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | genCells[1].cellBetween/currentState_reg_LDC_i_1__2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | genCells[2].cellBetween/currentState_reg_LDC_i_2__2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | genCells[3].cellBetween/currentState_reg_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | genCells[2].cellBetween/currentState_reg_LDC_i_1__1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | genCells[3].cellBetween/currentState_reg_LDC_i_2__1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | genCells[4].cellBetween/currentState_reg_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                                           |               | genCells[4].cellBetween/currentState_reg_LDC_i_2__0_n_0 |                1 |              1 |
|  genCells[4].cellBetween/currentState_reg_LDC_i_1_n_0    |               | genCells[4].cellBetween/currentState_reg_LDC_i_2__0_n_0 |                1 |              1 |
+----------------------------------------------------------+---------------+---------------------------------------------------------+------------------+----------------+


