Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Mon Jul 31 17:44:17 2023
| Host         : LTK2008N0093475 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sap_bus_timing_summary_routed.rpt -pb sap_bus_timing_summary_routed.pb -rpx sap_bus_timing_summary_routed.rpx -warn_on_violation
| Design       : sap_bus
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.373        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.373        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 1.923ns (72.979%)  route 0.712ns (27.021%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     5.180    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.348    count_reg_n_0_[1]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    count_reg[0]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    count_reg[4]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    count_reg[8]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    count_reg[12]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    count_reg[16]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    count_reg[20]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.815 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.815    count_reg[24]_i_1_n_7
    SLICE_X4Y38          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.889    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.272    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.062    15.187    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.920ns (72.948%)  route 0.712ns (27.052%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     5.180    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.348    count_reg_n_0_[1]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    count_reg[0]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    count_reg[4]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    count_reg[8]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    count_reg[12]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    count_reg[16]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.812 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.812    count_reg[20]_i_1_n_6
    SLICE_X4Y37          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.516    14.888    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.272    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.062    15.186    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.899ns (72.731%)  route 0.712ns (27.269%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     5.180    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.348    count_reg_n_0_[1]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    count_reg[0]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    count_reg[4]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    count_reg[8]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    count_reg[12]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    count_reg[16]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.791 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.791    count_reg[20]_i_1_n_4
    SLICE_X4Y37          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.516    14.888    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.272    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.062    15.186    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.825ns (71.935%)  route 0.712ns (28.065%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     5.180    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.348    count_reg_n_0_[1]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    count_reg[0]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    count_reg[4]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    count_reg[8]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    count_reg[12]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    count_reg[16]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.717 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.717    count_reg[20]_i_1_n_5
    SLICE_X4Y37          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.516    14.888    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.272    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.062    15.186    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 1.809ns (71.757%)  route 0.712ns (28.243%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     5.180    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.348    count_reg_n_0_[1]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    count_reg[0]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    count_reg[4]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    count_reg[8]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    count_reg[12]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    count_reg[16]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.701 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.701    count_reg[20]_i_1_n_7
    SLICE_X4Y37          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.516    14.888    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.272    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.062    15.186    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 1.806ns (71.723%)  route 0.712ns (28.277%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     5.180    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.348    count_reg_n_0_[1]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    count_reg[0]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    count_reg[4]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    count_reg[8]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    count_reg[12]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.698 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.698    count_reg[16]_i_1_n_6
    SLICE_X4Y36          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.062    15.185    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 1.785ns (71.486%)  route 0.712ns (28.514%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     5.180    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.348    count_reg_n_0_[1]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    count_reg[0]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    count_reg[4]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    count_reg[8]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    count_reg[12]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.677 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.677    count_reg[16]_i_1_n_4
    SLICE_X4Y36          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.062    15.185    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.711ns (70.615%)  route 0.712ns (29.385%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     5.180    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.348    count_reg_n_0_[1]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    count_reg[0]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    count_reg[4]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    count_reg[8]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    count_reg[12]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.603 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.603    count_reg[16]_i_1_n_5
    SLICE_X4Y36          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.062    15.185    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.695ns (70.419%)  route 0.712ns (29.581%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     5.180    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.348    count_reg_n_0_[1]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    count_reg[0]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    count_reg[4]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    count_reg[8]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    count_reg[12]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.587 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.587    count_reg[16]_i_1_n_7
    SLICE_X4Y36          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.062    15.185    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.692ns (70.382%)  route 0.712ns (29.618%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     5.180    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.348    count_reg_n_0_[1]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    count_reg[0]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    count_reg[4]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    count_reg[8]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.584 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.584    count_reg[12]_i_1_n_6
    SLICE_X4Y35          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)        0.062    15.185    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.643 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.816    count_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.861 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.861    count[0]_i_2_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.931 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    count_reg[0]_i_1_n_7
    SLICE_X4Y32          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.105     1.607    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  count_reg[11]/Q
                         net (fo=1, routed)           0.183     1.828    count_reg_n_0_[11]
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.936 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    count_reg[8]_i_1_n_4
    SLICE_X4Y34          FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.105     1.609    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.826    count_reg_n_0_[3]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.934 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    count_reg[0]_i_1_n_4
    SLICE_X4Y32          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.105     1.607    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.822    count_reg_n_0_[12]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.937 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.937    count_reg[12]_i_1_n_7
    SLICE_X4Y35          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.105     1.609    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.823    count_reg_n_0_[20]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.938 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    count_reg[20]_i_1_n_7
    SLICE_X4Y37          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     2.020    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.105     1.610    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.821    count_reg_n_0_[4]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.936 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    count_reg[4]_i_1_n_7
    SLICE_X4Y33          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.105     1.608    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.249ns (54.919%)  route 0.204ns (45.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  count_reg[7]/Q
                         net (fo=1, routed)           0.204     1.849    count_reg_n_0_[7]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.957 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    count_reg[4]_i_1_n_4
    SLICE_X4Y33          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.105     1.608    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.643 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.816    count_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.861 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.861    count[0]_i_2_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.967 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.967    count_reg[0]_i_1_n_6
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.105     1.607    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.822    count_reg_n_0_[12]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.973 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.973    count_reg[12]_i_1_n_6
    SLICE_X4Y35          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.105     1.609    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.823    count_reg_n_0_[20]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.974 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.974    count_reg[20]_i_1_n_6
    SLICE_X4Y37          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     2.020    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.105     1.610    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36     count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36     count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.269ns  (logic 7.525ns (49.286%)  route 7.744ns (50.714%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  SW_IBUF[11]_inst/O
                         net (fo=13, routed)          2.045     3.526    register_a/SW_IBUF[9]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.152     3.678 r  register_a/__0_carry_i_3/O
                         net (fo=2, routed)           0.666     4.344    register_a/DI[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.326     4.670 r  register_a/__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.670    add_sub/S[1]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.220 r  add_sub/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.220    add_sub/__0_carry_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.459 r  add_sub/__0_carry__0/O[2]
                         net (fo=1, routed)           0.662     6.120    add_sub/result[6]
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.302     6.422 r  add_sub/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.483     6.906    add_sub/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.116     7.022 r  add_sub/cat_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           1.028     8.050    add_sub/mybus[6]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.328     8.378 r  add_sub/cat_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.378    disp_mux/cat_OBUF[0]_inst_i_1_0
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I0_O)      0.209     8.587 r  disp_mux/cat_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.587    disp_mux/cat_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.675 r  disp_mux/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.859    11.534    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.734    15.269 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.269    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.262ns  (logic 7.395ns (48.452%)  route 7.867ns (51.548%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT3=1 LUT4=3 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  SW_IBUF[11]_inst/O
                         net (fo=13, routed)          2.045     3.526    register_a/SW_IBUF[9]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.152     3.678 r  register_a/__0_carry_i_3/O
                         net (fo=2, routed)           0.666     4.344    register_a/DI[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.326     4.670 r  register_a/__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.670    add_sub/S[1]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.250 r  add_sub/__0_carry/O[2]
                         net (fo=1, routed)           0.449     5.699    add_sub/result[2]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.302     6.001 r  add_sub/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.800     6.801    add_sub/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.152     6.953 r  add_sub/cat_OBUF[6]_inst_i_10/O
                         net (fo=7, routed)           0.993     7.946    add_sub/mybus[2]
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.332     8.278 r  add_sub/cat_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.278    disp_mux/cat_OBUF[1]_inst_i_1_2
    SLICE_X1Y31          MUXF7 (Prop_muxf7_I0_O)      0.238     8.516 r  disp_mux/cat_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.516    disp_mux/cat_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y31          MUXF8 (Prop_muxf8_I0_O)      0.104     8.620 r  disp_mux/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.914    11.534    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.728    15.262 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.262    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.101ns  (logic 7.313ns (48.426%)  route 7.788ns (51.574%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  SW_IBUF[11]_inst/O
                         net (fo=13, routed)          2.045     3.526    register_a/SW_IBUF[9]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.152     3.678 r  register_a/__0_carry_i_3/O
                         net (fo=2, routed)           0.666     4.344    register_a/DI[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.326     4.670 r  register_a/__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.670    add_sub/S[1]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.220 r  add_sub/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.220    add_sub/__0_carry_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.443 r  add_sub/__0_carry__0/O[0]
                         net (fo=1, routed)           0.729     6.172    add_sub/result[4]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.299     6.471 r  add_sub/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.633     7.105    add_sub/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  add_sub/cat_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.833     8.061    add_sub/mybus[4]
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  add_sub/cat_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.185    disp_mux/cat_OBUF[3]_inst_i_1_0
    SLICE_X0Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     8.397 r  disp_mux/cat_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.397    disp_mux/cat_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     8.491 r  disp_mux/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.882    11.373    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.728    15.101 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.101    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.010ns  (logic 7.528ns (50.155%)  route 7.482ns (49.845%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  SW_IBUF[11]_inst/O
                         net (fo=13, routed)          2.045     3.526    register_a/SW_IBUF[9]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.152     3.678 r  register_a/__0_carry_i_3/O
                         net (fo=2, routed)           0.666     4.344    register_a/DI[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.326     4.670 r  register_a/__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.670    add_sub/S[1]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.220 r  add_sub/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.220    add_sub/__0_carry_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.459 r  add_sub/__0_carry__0/O[2]
                         net (fo=1, routed)           0.662     6.120    add_sub/result[6]
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.302     6.422 r  add_sub/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.483     6.906    add_sub/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.116     7.022 r  add_sub/cat_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           1.135     8.156    add_sub/mybus[6]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.328     8.484 r  add_sub/cat_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.484    disp_mux/cat_OBUF[5]_inst_i_1_0
    SLICE_X0Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     8.696 r  disp_mux/cat_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.696    disp_mux/cat_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     8.790 r  disp_mux/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.491    11.282    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.728    15.010 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.010    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.457ns  (logic 7.365ns (50.941%)  route 7.092ns (49.059%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT3=1 LUT4=3 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  SW_IBUF[11]_inst/O
                         net (fo=13, routed)          2.045     3.526    register_a/SW_IBUF[9]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.152     3.678 r  register_a/__0_carry_i_3/O
                         net (fo=2, routed)           0.666     4.344    register_a/DI[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.326     4.670 r  register_a/__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.670    add_sub/S[1]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.250 r  add_sub/__0_carry/O[2]
                         net (fo=1, routed)           0.449     5.699    add_sub/result[2]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.302     6.001 r  add_sub/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.800     6.801    add_sub/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.152     6.953 r  add_sub/cat_OBUF[6]_inst_i_10/O
                         net (fo=7, routed)           0.829     7.782    add_sub/mybus[2]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.332     8.114 r  add_sub/cat_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.114    disp_mux/cat_OBUF[2]_inst_i_1_0
    SLICE_X0Y34          MUXF7 (Prop_muxf7_I0_O)      0.238     8.352 r  disp_mux/cat_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.352    disp_mux/cat_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     8.456 r  disp_mux/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.303    10.759    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.698    14.457 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.457    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.256ns  (logic 7.530ns (52.822%)  route 6.726ns (47.178%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  SW_IBUF[11]_inst/O
                         net (fo=13, routed)          2.045     3.526    register_a/SW_IBUF[9]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.152     3.678 r  register_a/__0_carry_i_3/O
                         net (fo=2, routed)           0.666     4.344    register_a/DI[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.326     4.670 r  register_a/__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.670    add_sub/S[1]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.220 r  add_sub/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.220    add_sub/__0_carry_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.459 r  add_sub/__0_carry__0/O[2]
                         net (fo=1, routed)           0.662     6.120    add_sub/result[6]
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.302     6.422 r  add_sub/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.483     6.906    add_sub/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.116     7.022 r  add_sub/cat_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           0.849     7.871    add_sub/mybus[6]
    SLICE_X1Y34          LUT4 (Prop_lut4_I2_O)        0.328     8.199 r  add_sub/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.199    disp_mux/cat_OBUF[6]_inst_i_1_0
    SLICE_X1Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.411 r  disp_mux/cat_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.411    disp_mux/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y34          MUXF8 (Prop_muxf8_I1_O)      0.094     8.505 r  disp_mux/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.021    10.526    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.730    14.256 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.256    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.212ns  (logic 7.510ns (52.840%)  route 6.703ns (47.160%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  SW_IBUF[11]_inst/O
                         net (fo=13, routed)          2.045     3.526    register_a/SW_IBUF[9]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.152     3.678 r  register_a/__0_carry_i_3/O
                         net (fo=2, routed)           0.666     4.344    register_a/DI[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.326     4.670 r  register_a/__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.670    add_sub/S[1]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.220 r  add_sub/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.220    add_sub/__0_carry_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.459 r  add_sub/__0_carry__0/O[2]
                         net (fo=1, routed)           0.662     6.120    add_sub/result[6]
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.302     6.422 r  add_sub/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.483     6.906    add_sub/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.116     7.022 r  add_sub/cat_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           0.770     7.792    add_sub/mybus[6]
    SLICE_X0Y31          LUT4 (Prop_lut4_I2_O)        0.328     8.120 r  add_sub/cat_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.120    disp_mux/cat_OBUF[4]_inst_i_1_2
    SLICE_X0Y31          MUXF7 (Prop_muxf7_I0_O)      0.212     8.332 r  disp_mux/cat_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.332    disp_mux/cat_OBUF[4]_inst_i_3_n_0
    SLICE_X0Y31          MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  disp_mux/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.077    10.503    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.710    14.212 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.212    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.022ns  (logic 4.126ns (51.433%)  route 3.896ns (48.567%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mux/display_select_reg[0]/Q
                         net (fo=13, routed)          0.977     1.433    disp_mux/display_select[0]
    SLICE_X0Y36          LUT2 (Prop_lut2_I0_O)        0.124     1.557 r  disp_mux/AN_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.919     4.476    AN_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     8.022 r  AN_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.022    AN_out[2]
    T9                                                                r  AN_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 4.329ns (58.526%)  route 3.068ns (41.474%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[1]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  disp_mux/display_select_reg[1]/Q
                         net (fo=19, routed)          0.600     1.056    disp_mux/display_select[1]
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.119     1.175 r  disp_mux/AN_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.468     3.643    AN_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     7.396 r  AN_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.396    AN_out[3]
    J14                                                               r  AN_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 4.323ns (61.331%)  route 2.725ns (38.669%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[1]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mux/display_select_reg[1]/Q
                         net (fo=19, routed)          0.596     1.052    disp_mux/display_select[1]
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.118     1.170 r  disp_mux/AN_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.129     3.299    AN_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.749     7.048 r  AN_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.048    AN_out[0]
    J17                                                               r  AN_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_mux/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp_mux/display_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[1]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp_mux/display_select_reg[1]/Q
                         net (fo=19, routed)          0.197     0.338    disp_mux/display_select[1]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.042     0.380 r  disp_mux/display_select[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    disp_mux/display_select[1]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  disp_mux/display_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp_mux/display_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.746%)  route 0.307ns (62.254%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  disp_mux/display_select_reg[0]/Q
                         net (fo=13, routed)          0.185     0.326    disp_mux/display_select[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  disp_mux/display_select[0]_i_1/O
                         net (fo=1, routed)           0.122     0.493    disp_mux/display_select[0]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  disp_mux/display_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            register_a/data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.259ns (37.387%)  route 0.433ns (62.613%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[5]_inst/O
                         net (fo=9, routed)           0.433     0.692    register_a/SW_IBUF[5]
    SLICE_X2Y34          FDRE                                         r  register_a/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            register_b/data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.253ns (35.533%)  route 0.459ns (64.467%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           0.459     0.712    register_b/SW_IBUF[7]
    SLICE_X2Y33          FDRE                                         r  register_b/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            register_b/data_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.247ns (34.671%)  route 0.465ns (65.329%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=8, routed)           0.465     0.712    register_b/E[0]
    SLICE_X2Y33          FDRE                                         r  register_b/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            register_b/data_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.247ns (34.671%)  route 0.465ns (65.329%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=8, routed)           0.465     0.712    register_b/E[0]
    SLICE_X2Y33          FDRE                                         r  register_b/data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            register_b/data_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.247ns (34.671%)  route 0.465ns (65.329%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=8, routed)           0.465     0.712    register_b/E[0]
    SLICE_X2Y33          FDRE                                         r  register_b/data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            register_b/data_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.247ns (34.671%)  route 0.465ns (65.329%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=8, routed)           0.465     0.712    register_b/E[0]
    SLICE_X2Y33          FDRE                                         r  register_b/data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            register_b/data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.238ns (33.057%)  route 0.482ns (66.943%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=9, routed)           0.482     0.720    register_b/SW_IBUF[2]
    SLICE_X1Y32          FDRE                                         r  register_b/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            register_a/data_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.732ns  (logic 0.246ns (33.643%)  route 0.486ns (66.357%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTNL_IBUF_inst/O
                         net (fo=8, routed)           0.486     0.732    register_a/E[0]
    SLICE_X2Y32          FDRE                                         r  register_a/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------





