$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-3.msim.vcd -direction
$end
$date
	Tue Jan 23 15:35:45 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module modulo_mef_enchimento_vedacao_vlg_vec_tst $end
$var reg 1 ! ch $end
$var reg 1 " clk $end
$var reg 1 # eb $end
$var reg 1 $ enable $end
$var reg 1 % pg $end
$var reg 1 & ro $end
$var wire 1 ' al $end
$var wire 1 ( ev $end
$var wire 1 ) m $end
$var wire 1 * q0 $end
$var wire 1 + q1 $end
$var wire 1 , ve $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 clk~combout $end
$var wire 1 4 enable~combout $end
$var wire 1 5 ch~combout $end
$var wire 1 6 jk_1|q~regout $end
$var wire 1 7 jk_2|q~0_combout $end
$var wire 1 8 ro~combout $end
$var wire 1 9 eb~combout $end
$var wire 1 : pg~combout $end
$var wire 1 ; jk_2|q~1_combout $end
$var wire 1 < jk_2|q~regout $end
$var wire 1 = gate_11|WideAnd0~0_combout $end
$var wire 1 > gate_10|WideAnd0~combout $end
$var wire 1 ? gate_9|WideAnd0~0_combout $end
$var wire 1 @ gate_8|S~0_combout $end
$var wire 1 A gate_8|S~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
1$
1%
1&
0'
1(
0)
0*
0+
0,
0-
1.
x/
10
11
12
03
14
15
06
07
18
09
1:
1;
0<
0=
0>
0?
1@
1A
$end
#1000000
