Source Block: hdl/library/common/ad_dds_2.v@109:122@HdlStmProcess
    // dual tone
    always @(posedge clk) begin
      dds_data_int <= dds_data_0_s + dds_data_1_s;
    end

     always @(posedge clk) begin
       dds_scale_0_d <= dds_scale_0;
       dds_scale_1_d <= dds_scale_1;
     end

     // phase
      if (DDS_P_DW > PHASE_DW) begin
        assign dds_phase_0_s = {dds_phase_0,{DDS_P_DW-PHASE_DW{1'b0}}};
        assign dds_phase_1_s = {dds_phase_1,{DDS_P_DW-PHASE_DW{1'b0}}};

Diff Content:
- 114      always @(posedge clk) begin
- 115        dds_scale_0_d <= dds_scale_0;
- 116        dds_scale_1_d <= dds_scale_1;
- 117      end

Clone Blocks:
