
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3.v
# synth_design -part xc7z020clg484-3 -top fltr_compute_f3 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top fltr_compute_f3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5330 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 246368 ; free virtual = 315001
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_f3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3.v:94]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_f3' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3.v:68]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[31]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[30]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[29]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[28]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[27]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[26]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[25]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 246204 ; free virtual = 314837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 246181 ; free virtual = 314814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 78.656 ; free physical = 246179 ; free virtual = 314812
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 86.660 ; free physical = 246138 ; free virtual = 314772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fltr_compute_f3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[31]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[30]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[29]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[28]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[27]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[26]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[25]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[24]
INFO: [Synth 8-3886] merging instance 'q3_reg[1]' (FD) to 'q7_reg[1]'
INFO: [Synth 8-3886] merging instance 'q5_reg[1]' (FD) to 'q7_reg[1]'
INFO: [Synth 8-3886] merging instance 'q7_reg[0]' (FD) to 'q7_reg[1]'
INFO: [Synth 8-3886] merging instance 'q1_reg[0]' (FD) to 'q7_reg[1]'
INFO: [Synth 8-3886] merging instance 'q7_reg[1]' (FD) to 'q1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\q1_reg[1] )
INFO: [Synth 8-3886] merging instance 'q3_reg[0]' (FD) to 'q5_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\q5_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.887 ; gain = 208.250 ; free physical = 245506 ; free virtual = 314144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.891 ; gain = 208.254 ; free physical = 245567 ; free virtual = 314205
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.891 ; gain = 208.254 ; free physical = 245566 ; free virtual = 314205
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.891 ; gain = 208.254 ; free physical = 245591 ; free virtual = 314232
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.891 ; gain = 208.254 ; free physical = 245591 ; free virtual = 314232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.891 ; gain = 208.254 ; free physical = 245588 ; free virtual = 314229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.891 ; gain = 208.254 ; free physical = 245588 ; free virtual = 314229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.891 ; gain = 208.254 ; free physical = 245587 ; free virtual = 314229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.891 ; gain = 208.254 ; free physical = 245585 ; free virtual = 314228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    66|
|2     |LUT1   |    14|
|3     |LUT2   |   151|
|4     |LUT3   |    30|
|5     |LUT4   |    33|
|6     |LUT5   |     4|
|7     |FDRE   |   116|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   414|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.891 ; gain = 208.254 ; free physical = 245584 ; free virtual = 314226
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.891 ; gain = 208.254 ; free physical = 245579 ; free virtual = 314225
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.895 ; gain = 208.254 ; free physical = 245583 ; free virtual = 314230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1834.086 ; gain = 0.000 ; free physical = 245296 ; free virtual = 313937
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1834.086 ; gain = 358.547 ; free physical = 245335 ; free virtual = 313976
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2406.746 ; gain = 572.660 ; free physical = 244771 ; free virtual = 313412
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.746 ; gain = 0.000 ; free physical = 244771 ; free virtual = 313412
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.758 ; gain = 0.000 ; free physical = 244751 ; free virtual = 313392
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 243979 ; free virtual = 312621

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d0cc96e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 243980 ; free virtual = 312622

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d0cc96e6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244073 ; free virtual = 312715
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d74ccd93

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244072 ; free virtual = 312714
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1abc08306

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244068 ; free virtual = 312710
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1abc08306

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244067 ; free virtual = 312709
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1549986ed

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244063 ; free virtual = 312705
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1549986ed

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244062 ; free virtual = 312704
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244061 ; free virtual = 312703
Ending Logic Optimization Task | Checksum: 1549986ed

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244061 ; free virtual = 312703

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1549986ed

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244076 ; free virtual = 312718

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1549986ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244076 ; free virtual = 312718

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244076 ; free virtual = 312718
Ending Netlist Obfuscation Task | Checksum: 1549986ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244077 ; free virtual = 312718
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.820 ; gain = 0.000 ; free physical = 244077 ; free virtual = 312719
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1549986ed
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module fltr_compute_f3 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2515.812 ; gain = 0.000 ; free physical = 244038 ; free virtual = 312680
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2518.801 ; gain = 2.988 ; free physical = 244011 ; free virtual = 312653
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.769 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2518.801 ; gain = 2.988 ; free physical = 244004 ; free virtual = 312646
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2714.992 ; gain = 196.191 ; free physical = 244005 ; free virtual = 312647
Power optimization passes: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2714.992 ; gain = 199.180 ; free physical = 244005 ; free virtual = 312647

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244022 ; free virtual = 312664


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design fltr_compute_f3 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 116
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1549986ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244021 ; free virtual = 312663
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1549986ed
Power optimization: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2714.992 ; gain = 215.172 ; free physical = 244024 ; free virtual = 312666
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28421776 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1549986ed

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244071 ; free virtual = 312713
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1549986ed

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244071 ; free virtual = 312713
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1549986ed

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312712
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1549986ed

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312712
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1549986ed

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312712

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312712
Ending Netlist Obfuscation Task | Checksum: 1549986ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312712
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243925 ; free virtual = 312567
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f40ee412

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243926 ; free virtual = 312568
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243926 ; free virtual = 312568

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e3f10ade

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243917 ; free virtual = 312559

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dfff908d

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243934 ; free virtual = 312576

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dfff908d

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243934 ; free virtual = 312576
Phase 1 Placer Initialization | Checksum: 1dfff908d

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243933 ; free virtual = 312575

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11be16599

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243918 ; free virtual = 312560

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243887 ; free virtual = 312529

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 124889fa9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243884 ; free virtual = 312526
Phase 2 Global Placement | Checksum: e798e3e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243888 ; free virtual = 312530

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e798e3e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243888 ; free virtual = 312530

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24de42853

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243896 ; free virtual = 312538

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 246b0a451

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243894 ; free virtual = 312536

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 268c79086

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243894 ; free virtual = 312536

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 161add5fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243801 ; free virtual = 312443

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1db3d108d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243801 ; free virtual = 312443

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c1261dc0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243801 ; free virtual = 312443
Phase 3 Detail Placement | Checksum: 1c1261dc0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243801 ; free virtual = 312443

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ffffdd03

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ffffdd03

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243800 ; free virtual = 312442
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.782. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 211aa2809

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243800 ; free virtual = 312442
Phase 4.1 Post Commit Optimization | Checksum: 211aa2809

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243800 ; free virtual = 312442

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 211aa2809

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243802 ; free virtual = 312444

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 211aa2809

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243802 ; free virtual = 312444

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243802 ; free virtual = 312444
Phase 4.4 Final Placement Cleanup | Checksum: 12f82ee3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243802 ; free virtual = 312444
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12f82ee3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243802 ; free virtual = 312444
Ending Placer Task | Checksum: 80f0af5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243816 ; free virtual = 312458
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243816 ; free virtual = 312458
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243777 ; free virtual = 312419
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243772 ; free virtual = 312414
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 243697 ; free virtual = 312340
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7f26de48 ConstDB: 0 ShapeSum: 1c9d113 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "din[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 17173f233

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244359 ; free virtual = 313001
Post Restoration Checksum: NetGraph: 71c63a34 NumContArr: ffadb7ff Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17173f233

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244367 ; free virtual = 313010

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17173f233

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244329 ; free virtual = 312971

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17173f233

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244329 ; free virtual = 312971
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1071d9c14

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244324 ; free virtual = 312966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.815  | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1136daded

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244321 ; free virtual = 312964

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13ce9e353

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244319 ; free virtual = 312962

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.969  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1492b364e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244325 ; free virtual = 312967
Phase 4 Rip-up And Reroute | Checksum: 1492b364e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244324 ; free virtual = 312967

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1492b364e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244324 ; free virtual = 312967

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1492b364e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244324 ; free virtual = 312967
Phase 5 Delay and Skew Optimization | Checksum: 1492b364e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244323 ; free virtual = 312966

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d98e3bc9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244323 ; free virtual = 312966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.969  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d98e3bc9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244323 ; free virtual = 312966
Phase 6 Post Hold Fix | Checksum: 1d98e3bc9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244323 ; free virtual = 312966

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.01341 %
  Global Horizontal Routing Utilization  = 0.0228195 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 144fec511

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244320 ; free virtual = 312963

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 144fec511

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244318 ; free virtual = 312961

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ca3e7633

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244315 ; free virtual = 312957

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.969  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ca3e7633

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244315 ; free virtual = 312957
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244346 ; free virtual = 312988

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244345 ; free virtual = 312988
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244352 ; free virtual = 312995
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244339 ; free virtual = 312983
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.992 ; gain = 0.000 ; free physical = 244343 ; free virtual = 312987
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.090 ; gain = 0.000 ; free physical = 243968 ; free virtual = 312613
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:39:53 2022...
