16:59:51 DEBUG : Logs will be stored at 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/IDE.log'.
16:59:55 INFO  : Registering command handlers for Vitis TCF services
16:59:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\TAlars\Documents\vivado_projects_tests\vipix\multi_proc\temp_xsdb_launch_script.tcl
16:59:57 INFO  : Platform repository initialization has completed.
17:00:00 INFO  : XSCT server has started successfully.
17:00:02 INFO  : Successfully done setting XSCT server connection channel  
17:00:02 INFO  : plnx-install-location is set to ''
17:00:02 INFO  : Successfully done query RDI_DATADIR 
17:00:02 INFO  : Successfully done setting workspace for the tool. 
17:26:31 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:26:31 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:26:33 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:26:36 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:26:47 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:28:51 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:28:51 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:28:57 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:02:47 DEBUG : Logs will be stored at 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/IDE.log'.
11:02:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\TAlars\Documents\vivado_projects_tests\vipix\multi_proc\temp_xsdb_launch_script.tcl
11:02:51 INFO  : Platform repository initialization has completed.
11:02:51 INFO  : XSCT server has started successfully.
11:02:51 INFO  : Successfully done setting XSCT server connection channel  
11:02:51 INFO  : plnx-install-location is set to ''
11:02:51 INFO  : Successfully done setting workspace for the tool. 
11:02:53 INFO  : Registering command handlers for Vitis TCF services
11:02:53 INFO  : Successfully done query RDI_DATADIR 
15:32:17 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:32:17 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:32:19 INFO  : Checking for BSP changes to sync application flags for project 'MB_side'...
15:32:30 INFO  : Checking for BSP changes to sync application flags for project 'arm_side'...
15:35:04 INFO  : Checking for BSP changes to sync application flags for project 'MB_side'...
15:35:07 INFO  : Checking for BSP changes to sync application flags for project 'arm_side'...
15:35:38 INFO  : Checking for BSP changes to sync application flags for project 'MB_side'...
15:35:39 INFO  : Checking for BSP changes to sync application flags for project 'arm_side'...
15:40:15 INFO  : Checking for BSP changes to sync application flags for project 'MB_side'...
15:40:17 INFO  : Checking for BSP changes to sync application flags for project 'arm_side'...
15:40:34 INFO  : Checking for BSP changes to sync application flags for project 'MB_side'...
15:40:35 INFO  : Checking for BSP changes to sync application flags for project 'arm_side'...
14:07:36 DEBUG : Logs will be stored at 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/IDE.log'.
14:07:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\TAlars\Documents\vivado_projects_tests\vipix\multi_proc\temp_xsdb_launch_script.tcl
14:07:44 INFO  : XSCT server has started successfully.
14:07:44 INFO  : plnx-install-location is set to ''
14:07:44 INFO  : Successfully done setting XSCT server connection channel  
14:07:44 INFO  : Successfully done setting workspace for the tool. 
14:07:45 INFO  : Registering command handlers for Vitis TCF services
14:07:47 INFO  : Successfully done query RDI_DATADIR 
14:07:47 INFO  : Platform repository initialization has completed.
17:03:38 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:04:37 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:55 INFO  : Jtag cable 'Avnet ZUBoard1CG 1234-oj1A' is selected.
17:04:55 INFO  : 'jtag frequency' command is executed.
17:04:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:04:55 INFO  : Context for 'APU' is selected.
17:04:55 INFO  : System reset is completed.
17:04:58 INFO  : 'after 3000' command is executed.
17:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}' command is executed.
17:05:01 INFO  : Device configured successfully with "C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/mb_side/_ide/bitstream/design_1_wrapper.bit"
17:05:01 INFO  : Context for 'APU' is selected.
17:05:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:05:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:02 INFO  : Context for 'APU' is selected.
17:05:02 INFO  : Boot mode is read from the target.
17:05:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:05:03 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:05:04 INFO  : 'set bp_5_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:05:05 INFO  : 'con -block -timeout 60' command is executed.
17:05:05 INFO  : 'bpremove $bp_5_3_fsbl_bp' command is executed.
17:05:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}
fpga -file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/mb_side/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_5_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_3_fsbl_bp
configparams mdm-detect-bscan-mask 2
configparams force-mem-access 0
----------------End of Script----------------

17:05:05 INFO  : Launch script is exported to file 'C:\Users\TAlars\Documents\vivado_projects_tests\vipix\multi_proc\multi_proc_sw\_ide\scripts\systemdebugger_multi_proc_sw_standalone.tcl'
17:08:12 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:09:12 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:16:02 INFO  : Disconnected from the channel tcfchan#1.
17:16:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:06 INFO  : Jtag cable 'Avnet ZUBoard1CG 1234-oj1A' is selected.
17:16:06 INFO  : 'jtag frequency' command is executed.
17:16:06 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:16:06 INFO  : Context for 'APU' is selected.
17:16:07 INFO  : System reset is completed.
17:16:10 INFO  : 'after 3000' command is executed.
17:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}' command is executed.
17:16:12 INFO  : Device configured successfully with "C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/mb_side/_ide/bitstream/design_1_wrapper.bit"
17:16:12 INFO  : Context for 'APU' is selected.
17:16:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:16:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:18 INFO  : Context for 'APU' is selected.
17:16:18 INFO  : Boot mode is read from the target.
17:16:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:19 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:19 INFO  : 'set bp_16_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:16:20 INFO  : 'con -block -timeout 60' command is executed.
17:16:20 INFO  : 'bpremove $bp_16_19_fsbl_bp' command is executed.
17:16:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}
fpga -file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/mb_side/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_16_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_19_fsbl_bp
configparams mdm-detect-bscan-mask 2
configparams force-mem-access 0
----------------End of Script----------------

17:16:20 INFO  : Launch script is exported to file 'C:\Users\TAlars\Documents\vivado_projects_tests\vipix\multi_proc\multi_proc_sw\_ide\scripts\systemdebugger_multi_proc_sw_1_standalone.tcl'
17:53:38 INFO  : Disconnected from the channel tcfchan#2.
