{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 12:28:27 2017 " "Info: Processing started: Sun Apr 16 12:28:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atividade1 -c atividade1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off atividade1 -c atividade1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left2 " "Info: Found entity 1: Shift_left2" {  } { { "Shift_left2.sv" "" { Text "C:/Users/nmf2/cpu-mips/Shift_left2.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_2_1.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5_2_1 " "Info: Found entity 1: Mux5_2_1" {  } { { "Mux5_2_1.sv" "" { Text "C:/Users/nmf2/cpu-mips/Mux5_2_1.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2_1.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32_2_1 " "Info: Found entity 1: Mux32_2_1" {  } { { "Mux32_2_1.sv" "" { Text "C:/Users/nmf2/cpu-mips/Mux32_2_1.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_4_1.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32_4_1 " "Info: Found entity 1: Mux32_4_1" {  } { { "Mux32_4_1.sv" "" { Text "C:/Users/nmf2/cpu-mips/Mux32_4_1.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/nmf2/cpu-mips/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/nmf2/cpu-mips/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UP " "Info: Found entity 1: UP" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Info: Found entity 1: UC" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/nmf2/cpu-mips/IR.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_sinal.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensor_sinal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_sinal " "Info: Found entity 1: Extensor_sinal" {  } { { "Extensor_sinal.sv" "" { Text "C:/Users/nmf2/cpu-mips/Extensor_sinal.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_3_1.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_3_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32_3_1 " "Info: Found entity 1: Mux32_3_1" {  } { { "Mux32_3_1.sv" "" { Text "C:/Users/nmf2/cpu-mips/Mux32_3_1.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UP.sv(207) " "Critical Warning (10846): Verilog HDL Instantiation warning at UP.sv(207): instance has no name" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 207 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UP.sv(227) " "Critical Warning (10846): Verilog HDL Instantiation warning at UP.sv(227): instance has no name" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 227 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "UP " "Info: Elaborating entity \"UP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:uni_c " "Info: Elaborating entity \"UC\" for hierarchy \"UC:uni_c\"" {  } { { "UP.sv" "uni_c" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "UC.sv(23) " "Info (10264): Verilog HDL Case Statement information at UC.sv(23): all case item expressions in this case statement are onehot" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 23 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 UC.sv(43) " "Warning (10230): Verilog HDL assignment warning at UC.sv(43): truncated value with size 2 to match size of target (1)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PCWriteCond UC.sv(2) " "Warning (10034): Output port \"PCWriteCond\" at UC.sv(2) has no driver" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg UC.sv(34) " "Info (10041): Inferred latch for \"MemtoReg\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite UC.sv(34) " "Info (10041): Inferred latch for \"RegWrite\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst UC.sv(34) " "Info (10041): Inferred latch for \"RegDst\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCWrite UC.sv(34) " "Info (10041): Inferred latch for \"PCWrite\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSource UC.sv(34) " "Info (10041): Inferred latch for \"PCSource\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] UC.sv(34) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] UC.sv(34) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] UC.sv(34) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[0\] UC.sv(34) " "Info (10041): Inferred latch for \"ALUSrcB\[0\]\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[1\] UC.sv(34) " "Info (10041): Inferred latch for \"ALUSrcB\[1\]\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA UC.sv(34) " "Info (10041): Inferred latch for \"ALUSrcA\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRWrite UC.sv(34) " "Info (10041): Inferred latch for \"IRWrite\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IorD UC.sv(34) " "Info (10041): Inferred latch for \"IorD\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite UC.sv(34) " "Info (10041): Inferred latch for \"MemWrite\" at UC.sv(34)" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "UP.sv" "PC" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32_2_1 Mux32_2_1:mux3221_mem " "Info: Elaborating entity \"Mux32_2_1\" for hierarchy \"Mux32_2_1:mux3221_mem\"" {  } { { "UP.sv" "mux3221_mem" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memory " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:memory\"" {  } { { "UP.sv" "memory" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:memory\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 144 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 75 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1a1 " "Info: Found entity 1: altsyncram_e1a1" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1a1 Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated " "Info: Elaborating entity \"altsyncram_e1a1\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "UP.sv" "IR" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5_2_1 Mux5_2_1:mux521 " "Info: Elaborating entity \"Mux5_2_1\" for hierarchy \"Mux5_2_1:mux521\"" {  } { { "UP.sv" "mux521" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:banco_reg " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:banco_reg\"" {  } { { "UP.sv" "banco_reg" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_sinal Extensor_sinal:sign_ex " "Info: Elaborating entity \"Extensor_sinal\" for hierarchy \"Extensor_sinal:sign_ex\"" {  } { { "UP.sv" "sign_ex" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32_4_1 Mux32_4_1:comb_5 " "Info: Elaborating entity \"Mux32_4_1\" for hierarchy \"Mux32_4_1:comb_5\"" {  } { { "UP.sv" "comb_5" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "UP.sv" "ULA" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 219 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32_3_1 Mux32_3_1:comb_6 " "Info: Elaborating entity \"Mux32_3_1\" for hierarchy \"Mux32_3_1:comb_6\"" {  } { { "UP.sv" "comb_6" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_source\[1\] " "Warning (12110): Net \"pc_source\[1\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "pc_source\[1\]" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 156 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 156 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 156 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 156 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 156 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 156 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 156 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 156 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 152 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 152 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 152 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 148 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 148 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 148 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 144 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 144 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 152 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 152 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 152 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 152 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 152 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 148 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 148 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 148 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 148 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/nmf2/cpu-mips/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/nmf2/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Memoria.vhd" 148 0 0 } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "UC:uni_c\|ALUOp\[1\] UC:uni_c\|ALUSrcA " "Info: Duplicate LATCH primitive \"UC:uni_c\|ALUOp\[1\]\" merged with LATCH primitive \"UC:uni_c\|ALUSrcA\"" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "alu_result\[0\] GND " "Warning (13410): Pin \"alu_result\[0\]\" is stuck at GND" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "alu_result\[1\] GND " "Warning (13410): Pin \"alu_result\[1\]\" is stuck at GND" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "575 575 " "Info: 575 registers lost all their fanouts during netlist optimizations. The first 575 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr25_21\[4\] " "Info: Register \"Instr_Reg:IR\|Instr25_21\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr25_21\[3\] " "Info: Register \"Instr_Reg:IR\|Instr25_21\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr25_21\[2\] " "Info: Register \"Instr_Reg:IR\|Instr25_21\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr25_21\[1\] " "Info: Register \"Instr_Reg:IR\|Instr25_21\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr25_21\[0\] " "Info: Register \"Instr_Reg:IR\|Instr25_21\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[31\] " "Info: Register \"Registrador:mdr\|Saida\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[30\] " "Info: Register \"Registrador:mdr\|Saida\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[29\] " "Info: Register \"Registrador:mdr\|Saida\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[28\] " "Info: Register \"Registrador:mdr\|Saida\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[27\] " "Info: Register \"Registrador:mdr\|Saida\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[26\] " "Info: Register \"Registrador:mdr\|Saida\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[25\] " "Info: Register \"Registrador:mdr\|Saida\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[24\] " "Info: Register \"Registrador:mdr\|Saida\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[23\] " "Info: Register \"Registrador:mdr\|Saida\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[22\] " "Info: Register \"Registrador:mdr\|Saida\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[21\] " "Info: Register \"Registrador:mdr\|Saida\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[20\] " "Info: Register \"Registrador:mdr\|Saida\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[19\] " "Info: Register \"Registrador:mdr\|Saida\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[18\] " "Info: Register \"Registrador:mdr\|Saida\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[17\] " "Info: Register \"Registrador:mdr\|Saida\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[16\] " "Info: Register \"Registrador:mdr\|Saida\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[15\] " "Info: Register \"Registrador:mdr\|Saida\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[14\] " "Info: Register \"Registrador:mdr\|Saida\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[13\] " "Info: Register \"Registrador:mdr\|Saida\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[12\] " "Info: Register \"Registrador:mdr\|Saida\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[11\] " "Info: Register \"Registrador:mdr\|Saida\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[10\] " "Info: Register \"Registrador:mdr\|Saida\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[9\] " "Info: Register \"Registrador:mdr\|Saida\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[8\] " "Info: Register \"Registrador:mdr\|Saida\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[7\] " "Info: Register \"Registrador:mdr\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[6\] " "Info: Register \"Registrador:mdr\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[5\] " "Info: Register \"Registrador:mdr\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[4\] " "Info: Register \"Registrador:mdr\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[3\] " "Info: Register \"Registrador:mdr\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[2\] " "Info: Register \"Registrador:mdr\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[1\] " "Info: Register \"Registrador:mdr\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:mdr\|Saida\[0\] " "Info: Register \"Registrador:mdr\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg0\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg1\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg2\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg3\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg4\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg5\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg6\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg6\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg7\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg7\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg8\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg8\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg9\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg9\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg10\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg10\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg11\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg11\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg12\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg12\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg13\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg13\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg14\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg14\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg15\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg15\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg16\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg16\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg17\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg17\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg18\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg18\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg19\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg19\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg20\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg20\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg21\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg21\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg22\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg22\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg23\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg23\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg24\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg24\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg25\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg25\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg26\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg26\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg27\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg27\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg28\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg28\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg29\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg29\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg30\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg30\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[25\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[24\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[23\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[22\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[21\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[10\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[9\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[8\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[7\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[6\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[5\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[4\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[3\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[2\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[1\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:banco_reg\|Reg31\[0\] " "Info: Register \"Banco_reg:banco_reg\|Reg31\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[10\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[9\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[8\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[7\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[6\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[5\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[4\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[3\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[2\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[1\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[0\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[15\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[14\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[13\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[12\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr15_0\[11\] " "Info: Register \"Instr_Reg:IR\|Instr15_0\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr20_16\[4\] " "Info: Register \"Instr_Reg:IR\|Instr20_16\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr20_16\[3\] " "Info: Register \"Instr_Reg:IR\|Instr20_16\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr20_16\[2\] " "Info: Register \"Instr_Reg:IR\|Instr20_16\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr20_16\[1\] " "Info: Register \"Instr_Reg:IR\|Instr20_16\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:IR\|Instr20_16\[0\] " "Info: Register \"Instr_Reg:IR\|Instr20_16\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC:uni_c\|state~8 " "Info: Register \"UC:uni_c\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC:uni_c\|state~9 " "Info: Register \"UC:uni_c\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC:uni_c\|state~10 " "Info: Register \"UC:uni_c\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC:uni_c\|state~11 " "Info: Register \"UC:uni_c\|state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC:uni_c\|state~12 " "Info: Register \"UC:uni_c\|state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Info: Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Info: Implemented 36 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Info: Implemented 6 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 12:28:31 2017 " "Info: Processing ended: Sun Apr 16 12:28:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
