

================================================================
== Vitis HLS Report for 'OP_AL_32I'
================================================================
* Date:           Fri Apr 19 20:11:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.591 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1544|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     148|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|    1692|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |rd_val_7_fu_535_p2    |         +|   0|  0|   39|          32|          32|
    |rd_val_fu_419_p2      |         +|   0|  0|   39|          32|          32|
    |grp_fu_291_p2         |         -|   0|  0|   39|           1|          32|
    |rd_val_12_fu_478_p2   |         -|   0|  0|   39|          32|          32|
    |ap_condition_30       |       and|   0|  0|    2|           1|           1|
    |rd_val_5_fu_354_p2    |       and|   0|  0|   12|          12|          12|
    |rd_val_6_fu_542_p2    |       and|   0|  0|   32|          32|          32|
    |ashr_ln23_fu_528_p2   |      ashr|   0|  0|  100|          32|          32|
    |ashr_ln38_fu_457_p2   |      ashr|   0|  0|  100|          32|          32|
    |ashr_ln70_fu_437_p2   |      ashr|   0|  0|  100|          32|          32|
    |icmp_ln59_fu_337_p2   |      icmp|   0|  0|   14|           7|           1|
    |rd_val_1_fu_408_p2    |      icmp|   0|  0|   39|          32|          32|
    |rd_val_2_fu_397_p2    |      icmp|   0|  0|   39|          32|          32|
    |rd_val_8_fu_510_p2    |      icmp|   0|  0|   39|          32|          32|
    |rd_val_9_fu_499_p2    |      icmp|   0|  0|   39|          32|          32|
    |grp_fu_283_p2         |      lshr|   0|  0|  100|          32|          32|
    |rd_val_13_fu_444_p2   |      lshr|   0|  0|  100|          32|          32|
    |shr_i4_fu_430_p2      |      lshr|   0|  0|  100|          32|          32|
    |or_ln56_fu_365_p2     |        or|   0|  0|   12|          12|          12|
    |rd_val_11_fu_485_p2   |        or|   0|  0|   32|          32|          32|
    |grp_fu_297_p2         |       shl|   0|  0|  100|          32|          32|
    |rd_val_14_fu_347_p2   |       shl|   0|  0|  100|          32|          32|
    |shl_ln23_fu_521_p2    |       shl|   0|  0|  100|          32|          32|
    |shl_ln38_fu_464_p2    |       shl|   0|  0|  100|          32|          32|
    |rd_val_10_fu_492_p2   |       xor|   0|  0|   32|          32|          32|
    |rd_val_3_fu_390_p2    |       xor|   0|  0|   32|          32|          32|
    |xor_ln38_1_fu_471_p2  |       xor|   0|  0|   32|          32|           2|
    |xor_ln38_fu_451_p2    |       xor|   0|  0|   32|          32|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1544|         769|         734|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_phi_mux_rd_val_15_phi_fu_110_p58  |  120|         24|   32|        768|
    |ap_phi_mux_tmp57_0_phi_fu_101_p4     |   14|          3|   32|         96|
    |ap_phi_mux_valid_phi_fu_178_p58      |   14|          3|    1|          3|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  148|         30|   65|        867|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|     OP_AL_32I|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|     OP_AL_32I|  return value|
|ap_return_1  |  out|    1|  ap_ctrl_hs|     OP_AL_32I|  return value|
|inst_val     |   in|   32|     ap_none|      inst_val|        scalar|
|func7_val    |   in|    7|     ap_none|     func7_val|        scalar|
|func3_val    |   in|    3|     ap_none|     func3_val|        scalar|
|op1_val      |   in|   32|     ap_none|       op1_val|        scalar|
|op2_val      |   in|   32|     ap_none|       op2_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%op2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2_val" [OP_AL_32I.cpp:10]   --->   Operation 2 'read' 'op2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%op1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1_val" [OP_AL_32I.cpp:10]   --->   Operation 3 'read' 'op1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%func3_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %func3_val" [OP_AL_32I.cpp:10]   --->   Operation 4 'read' 'func3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%func7_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %func7_val" [OP_AL_32I.cpp:10]   --->   Operation 5 'read' 'func7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inst_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst_val" [OP_AL_32I.cpp:10]   --->   Operation 6 'read' 'inst_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i32 %op1_val_read" [OP_AL_32I.cpp:10]   --->   Operation 7 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %inst_val_read" [OP_AL_32I.cpp:10]   --->   Operation 8 'trunc' 'opcode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%immediate = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_val_read, i32 20, i32 31" [OP_AL_32I.cpp:13]   --->   Operation 9 'partselect' 'immediate' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i12 %immediate" [OP_AL_32I.cpp:13]   --->   Operation 10 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shamt = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_val_read, i32 20, i32 25" [OP_AL_32I.cpp:14]   --->   Operation 11 'partselect' 'shamt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%switch_ln17 = switch i7 %opcode, void %sw.epilog137, i7 51, void %sw.bb, i7 19, void %sw.bb66" [OP_AL_32I.cpp:17]   --->   Operation 12 'switch' 'switch_ln17' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%switch_ln51 = switch i3 %func3_val_read, void %sw.bb115, i3 0, void %sw.bb68, i3 2, void %sw.bb71, i3 3, void %sw.bb87, i3 4, void %sw.bb105, i3 6, void %sw.bb107, i3 7, void %sw.bb109, i3 1, void %sw.bb111" [OP_AL_32I.cpp:51]   --->   Operation 13 'switch' 'switch_ln51' <Predicate = (opcode == 19)> <Delay = 0.69>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%icmp_ln59 = icmp_eq  i7 %func7_val_read, i7 0" [OP_AL_32I.cpp:59]   --->   Operation 14 'icmp' 'icmp_ln59' <Predicate = (opcode == 19 & func3_val_read == 1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %sw.epilog137, void %if.then" [OP_AL_32I.cpp:59]   --->   Operation 15 'br' 'br_ln59' <Predicate = (opcode == 19 & func3_val_read == 1)> <Delay = 0.73>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i6 %shamt" [OP_AL_32I.cpp:59]   --->   Operation 16 'zext' 'zext_ln59' <Predicate = (opcode == 19 & func3_val_read == 1 & icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.18ns)   --->   "%rd_val_14 = shl i32 %op1_val_read, i32 %zext_ln59" [OP_AL_32I.cpp:59]   --->   Operation 17 'shl' 'rd_val_14' <Predicate = (opcode == 19 & func3_val_read == 1 & icmp_ln59)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "%br_ln59 = br void %sw.epilog137" [OP_AL_32I.cpp:59]   --->   Operation 18 'br' 'br_ln59' <Predicate = (opcode == 19 & func3_val_read == 1 & icmp_ln59)> <Delay = 0.73>
ST_1 : Operation 19 [1/1] (0.29ns)   --->   "%rd_val_5 = and i12 %immediate, i12 %trunc_ln10" [OP_AL_32I.cpp:57]   --->   Operation 19 'and' 'rd_val_5' <Predicate = (opcode == 19 & func3_val_read == 7)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i12 %rd_val_5" [OP_AL_32I.cpp:7]   --->   Operation 20 'zext' 'zext_ln7' <Predicate = (opcode == 19 & func3_val_read == 7)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.73ns)   --->   "%br_ln57 = br void %sw.epilog137" [OP_AL_32I.cpp:57]   --->   Operation 21 'br' 'br_ln57' <Predicate = (opcode == 19 & func3_val_read == 7)> <Delay = 0.73>
ST_1 : Operation 22 [1/1] (0.29ns)   --->   "%or_ln56 = or i12 %trunc_ln10, i12 %immediate" [OP_AL_32I.cpp:56]   --->   Operation 22 'or' 'or_ln56' <Predicate = (opcode == 19 & func3_val_read == 6)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %op1_val_read, i32 12, i32 31" [OP_AL_32I.cpp:56]   --->   Operation 23 'partselect' 'tmp_7' <Predicate = (opcode == 19 & func3_val_read == 6)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rd_val_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_7, i12 %or_ln56" [OP_AL_32I.cpp:56]   --->   Operation 24 'bitconcatenate' 'rd_val_4' <Predicate = (opcode == 19 & func3_val_read == 6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.73ns)   --->   "%br_ln56 = br void %sw.epilog137" [OP_AL_32I.cpp:56]   --->   Operation 25 'br' 'br_ln56' <Predicate = (opcode == 19 & func3_val_read == 6)> <Delay = 0.73>
ST_1 : Operation 26 [1/1] (0.31ns)   --->   "%rd_val_3 = xor i32 %zext_ln13, i32 %op1_val_read" [OP_AL_32I.cpp:55]   --->   Operation 26 'xor' 'rd_val_3' <Predicate = (opcode == 19 & func3_val_read == 4)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.73ns)   --->   "%br_ln55 = br void %sw.epilog137" [OP_AL_32I.cpp:55]   --->   Operation 27 'br' 'br_ln55' <Predicate = (opcode == 19 & func3_val_read == 4)> <Delay = 0.73>
ST_1 : Operation 28 [1/1] (0.95ns)   --->   "%rd_val_2 = icmp_ugt  i32 %zext_ln13, i32 %op1_val_read" [OP_AL_32I.cpp:54]   --->   Operation 28 'icmp' 'rd_val_2' <Predicate = (opcode == 19 & func3_val_read == 3)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i1 %rd_val_2" [OP_AL_32I.cpp:54]   --->   Operation 29 'zext' 'zext_ln54' <Predicate = (opcode == 19 & func3_val_read == 3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.73ns)   --->   "%br_ln54 = br void %sw.epilog137" [OP_AL_32I.cpp:54]   --->   Operation 30 'br' 'br_ln54' <Predicate = (opcode == 19 & func3_val_read == 3)> <Delay = 0.73>
ST_1 : Operation 31 [1/1] (0.95ns)   --->   "%rd_val_1 = icmp_sgt  i32 %zext_ln13, i32 %op1_val_read" [OP_AL_32I.cpp:53]   --->   Operation 31 'icmp' 'rd_val_1' <Predicate = (opcode == 19 & func3_val_read == 2)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i1 %rd_val_1" [OP_AL_32I.cpp:53]   --->   Operation 32 'zext' 'zext_ln53' <Predicate = (opcode == 19 & func3_val_read == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.73ns)   --->   "%br_ln53 = br void %sw.epilog137" [OP_AL_32I.cpp:53]   --->   Operation 33 'br' 'br_ln53' <Predicate = (opcode == 19 & func3_val_read == 2)> <Delay = 0.73>
ST_1 : Operation 34 [1/1] (0.95ns)   --->   "%rd_val = add i32 %zext_ln13, i32 %op1_val_read" [OP_AL_32I.cpp:52]   --->   Operation 34 'add' 'rd_val' <Predicate = (opcode == 19 & func3_val_read == 0)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%br_ln52 = br void %sw.epilog137" [OP_AL_32I.cpp:52]   --->   Operation 35 'br' 'br_ln52' <Predicate = (opcode == 19 & func3_val_read == 0)> <Delay = 0.73>
ST_1 : Operation 36 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i7 %func7_val_read, void %sw.epilog137, i7 0, void %sw.bb117, i7 32, void %sw.bb121" [OP_AL_32I.cpp:65]   --->   Operation 36 'switch' 'switch_ln65' <Predicate = (opcode == 19 & func3_val_read == 5)> <Delay = 0.73>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op1_val_read, i32 31" [OP_AL_32I.cpp:70]   --->   Operation 37 'bitselect' 'tmp_11' <Predicate = (opcode == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %shamt" [OP_AL_32I.cpp:70]   --->   Operation 38 'zext' 'zext_ln70' <Predicate = (opcode == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %tmp_11, void %cond.false127, void %cond.true124" [OP_AL_32I.cpp:70]   --->   Operation 39 'br' 'br_ln70' <Predicate = (opcode == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.18ns)   --->   "%shr_i4 = lshr i32 %op1_val_read, i32 %zext_ln70" [OP_AL_32I.cpp:10]   --->   Operation 40 'lshr' 'shr_i4' <Predicate = (opcode == 19 & func3_val_read == 5 & func7_val_read == 32 & !tmp_11)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.73ns)   --->   "%br_ln70 = br void %sw.epilog137" [OP_AL_32I.cpp:70]   --->   Operation 41 'br' 'br_ln70' <Predicate = (opcode == 19 & func3_val_read == 5 & func7_val_read == 32 & !tmp_11)> <Delay = 0.73>
ST_1 : Operation 42 [1/1] (1.18ns)   --->   "%ashr_ln70 = ashr i32 %op1_val_read, i32 %zext_ln70" [OP_AL_32I.cpp:70]   --->   Operation 42 'ashr' 'ashr_ln70' <Predicate = (opcode == 19 & func3_val_read == 5 & func7_val_read == 32 & tmp_11)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.73ns)   --->   "%br_ln70 = br void %sw.epilog137" [OP_AL_32I.cpp:70]   --->   Operation 43 'br' 'br_ln70' <Predicate = (opcode == 19 & func3_val_read == 5 & func7_val_read == 32 & tmp_11)> <Delay = 0.73>
ST_1 : Operation 44 [1/1] (1.18ns)   --->   "%rd_val_13 = lshr i32 %op1_val_read, i32 %zext_ln13" [OP_AL_32I.cpp:67]   --->   Operation 44 'lshr' 'rd_val_13' <Predicate = (opcode == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.73ns)   --->   "%br_ln68 = br void %sw.epilog137" [OP_AL_32I.cpp:68]   --->   Operation 45 'br' 'br_ln68' <Predicate = (opcode == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.73>
ST_1 : Operation 46 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i7 %func7_val_read, void %sw.epilog137, i7 0, void %sw.bb4, i7 32, void %sw.bb47" [OP_AL_32I.cpp:19]   --->   Operation 46 'switch' 'switch_ln19' <Predicate = (opcode == 51)> <Delay = 0.73>
ST_1 : Operation 47 [1/1] (0.73ns)   --->   "%switch_ln36 = switch i3 %func3_val_read, void %sw.epilog137, i3 0, void %sw.bb49, i3 5, void %sw.bb52" [OP_AL_32I.cpp:36]   --->   Operation 47 'switch' 'switch_ln36' <Predicate = (opcode == 51 & func7_val_read == 32)> <Delay = 0.73>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op1_val_read, i32 31" [OP_AL_32I.cpp:38]   --->   Operation 48 'bitselect' 'tmp_9' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_read, i32 31" [OP_AL_32I.cpp:38]   --->   Operation 49 'bitselect' 'tmp_10' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %tmp_9, void %cond.false58, void %cond.true55" [OP_AL_32I.cpp:38]   --->   Operation 50 'br' 'br_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %tmp_10, void %if.end.i191, void %if.then.i184" [OP_AL_32I.cpp:38]   --->   Operation 51 'br' 'br_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_9)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.18ns)   --->   "%shr_i_i1893 = lshr i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:10]   --->   Operation 52 'lshr' 'shr_i_i1893' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_9 & !tmp_10)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.73ns)   --->   "%br_ln38 = br void %sw.epilog137" [OP_AL_32I.cpp:38]   --->   Operation 53 'br' 'br_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_9 & !tmp_10)> <Delay = 0.73>
ST_1 : Operation 54 [1/1] (0.95ns)   --->   "%sub_ln38_1 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:38]   --->   Operation 54 'sub' 'sub_ln38_1' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_9 & tmp_10)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.18ns)   --->   "%shl_ln38_1 = shl i32 %op1_val_read, i32 %sub_ln38_1" [OP_AL_32I.cpp:38]   --->   Operation 55 'shl' 'shl_ln38_1' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_9 & tmp_10)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.73ns)   --->   "%br_ln38 = br void %sw.epilog137" [OP_AL_32I.cpp:38]   --->   Operation 56 'br' 'br_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_9 & tmp_10)> <Delay = 0.73>
ST_1 : Operation 57 [1/1] (0.31ns)   --->   "%xor_ln38 = xor i32 %op1_val_read, i32 4294967295" [OP_AL_32I.cpp:38]   --->   Operation 57 'xor' 'xor_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_9)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %tmp_10, void %if.end.i248, void %if.then.i241" [OP_AL_32I.cpp:38]   --->   Operation 58 'br' 'br_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_9)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.18ns)   --->   "%ashr_ln38 = ashr i32 %xor_ln38, i32 %op2_val_read" [OP_AL_32I.cpp:38]   --->   Operation 59 'ashr' 'ashr_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_9 & !tmp_10)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.40ns)   --->   "%br_ln38 = br void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249" [OP_AL_32I.cpp:38]   --->   Operation 60 'br' 'br_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_9 & !tmp_10)> <Delay = 0.40>
ST_1 : Operation 61 [1/1] (0.95ns)   --->   "%sub_ln38 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:38]   --->   Operation 61 'sub' 'sub_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_9 & tmp_10)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.18ns)   --->   "%shl_ln38 = shl i32 %xor_ln38, i32 %sub_ln38" [OP_AL_32I.cpp:38]   --->   Operation 62 'shl' 'shl_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_9 & tmp_10)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.40ns)   --->   "%br_ln38 = br void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249" [OP_AL_32I.cpp:38]   --->   Operation 63 'br' 'br_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_9 & tmp_10)> <Delay = 0.40>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%tmp57_0 = phi i32 %shl_ln38, void %if.then.i241, i32 %ashr_ln38, void %if.end.i248" [OP_AL_32I.cpp:38]   --->   Operation 64 'phi' 'tmp57_0' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_9)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.31ns) (out node of the LUT)   --->   "%xor_ln38_1 = xor i32 %tmp57_0, i32 4294967295" [OP_AL_32I.cpp:38]   --->   Operation 65 'xor' 'xor_ln38_1' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_9)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.73ns)   --->   "%br_ln38 = br void %sw.epilog137" [OP_AL_32I.cpp:38]   --->   Operation 66 'br' 'br_ln38' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_9)> <Delay = 0.73>
ST_1 : Operation 67 [1/1] (0.95ns)   --->   "%rd_val_12 = sub i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:37]   --->   Operation 67 'sub' 'rd_val_12' <Predicate = (opcode == 51 & func3_val_read == 0 & func7_val_read == 32)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.73ns)   --->   "%br_ln37 = br void %sw.epilog137" [OP_AL_32I.cpp:37]   --->   Operation 68 'br' 'br_ln37' <Predicate = (opcode == 51 & func3_val_read == 0 & func7_val_read == 32)> <Delay = 0.73>
ST_1 : Operation 69 [1/1] (0.69ns)   --->   "%switch_ln21 = switch i3 %func3_val_read, void %sw.bb44, i3 0, void %sw.bb6, i3 1, void %sw.bb9, i3 2, void %sw.bb11, i3 3, void %sw.bb19, i3 4, void %sw.bb36, i3 5, void %sw.bb38, i3 6, void %sw.bb42" [OP_AL_32I.cpp:21]   --->   Operation 69 'switch' 'switch_ln21' <Predicate = (opcode == 51 & func7_val_read == 0)> <Delay = 0.69>
ST_1 : Operation 70 [1/1] (0.31ns)   --->   "%rd_val_11 = or i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:28]   --->   Operation 70 'or' 'rd_val_11' <Predicate = (opcode == 51 & func3_val_read == 6 & func7_val_read == 0)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.73ns)   --->   "%br_ln28 = br void %sw.epilog137" [OP_AL_32I.cpp:28]   --->   Operation 71 'br' 'br_ln28' <Predicate = (opcode == 51 & func3_val_read == 6 & func7_val_read == 0)> <Delay = 0.73>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_read, i32 31" [OP_AL_32I.cpp:27]   --->   Operation 72 'bitselect' 'tmp_8' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %tmp_8, void %if.end.i371, void %if.then.i364" [OP_AL_32I.cpp:27]   --->   Operation 73 'br' 'br_ln27' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.18ns)   --->   "%lshr_ln27 = lshr i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:27]   --->   Operation 74 'lshr' 'lshr_ln27' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 0 & !tmp_8)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.73ns)   --->   "%br_ln27 = br void %sw.epilog137" [OP_AL_32I.cpp:27]   --->   Operation 75 'br' 'br_ln27' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 0 & !tmp_8)> <Delay = 0.73>
ST_1 : Operation 76 [1/1] (0.95ns)   --->   "%sub_ln27 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:27]   --->   Operation 76 'sub' 'sub_ln27' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp_8)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.18ns)   --->   "%shl_ln27 = shl i32 %op1_val_read, i32 %sub_ln27" [OP_AL_32I.cpp:27]   --->   Operation 77 'shl' 'shl_ln27' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp_8)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.73ns)   --->   "%br_ln27 = br void %sw.epilog137" [OP_AL_32I.cpp:27]   --->   Operation 78 'br' 'br_ln27' <Predicate = (opcode == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp_8)> <Delay = 0.73>
ST_1 : Operation 79 [1/1] (0.31ns)   --->   "%rd_val_10 = xor i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:26]   --->   Operation 79 'xor' 'rd_val_10' <Predicate = (opcode == 51 & func3_val_read == 4 & func7_val_read == 0)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.73ns)   --->   "%br_ln26 = br void %sw.epilog137" [OP_AL_32I.cpp:26]   --->   Operation 80 'br' 'br_ln26' <Predicate = (opcode == 51 & func3_val_read == 4 & func7_val_read == 0)> <Delay = 0.73>
ST_1 : Operation 81 [1/1] (0.95ns)   --->   "%rd_val_9 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:25]   --->   Operation 81 'icmp' 'rd_val_9' <Predicate = (opcode == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i1 %rd_val_9" [OP_AL_32I.cpp:25]   --->   Operation 82 'zext' 'zext_ln25' <Predicate = (opcode == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.73ns)   --->   "%br_ln25 = br void %sw.epilog137" [OP_AL_32I.cpp:25]   --->   Operation 83 'br' 'br_ln25' <Predicate = (opcode == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.73>
ST_1 : Operation 84 [1/1] (0.95ns)   --->   "%rd_val_8 = icmp_slt  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:24]   --->   Operation 84 'icmp' 'rd_val_8' <Predicate = (opcode == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i1 %rd_val_8" [OP_AL_32I.cpp:24]   --->   Operation 85 'zext' 'zext_ln24' <Predicate = (opcode == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.73ns)   --->   "%br_ln24 = br void %sw.epilog137" [OP_AL_32I.cpp:24]   --->   Operation 86 'br' 'br_ln24' <Predicate = (opcode == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.73>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_read, i32 31" [OP_AL_32I.cpp:23]   --->   Operation 87 'bitselect' 'tmp' <Predicate = (opcode == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %tmp, void %if.else.i, void %if.then.i454" [OP_AL_32I.cpp:23]   --->   Operation 88 'br' 'br_ln23' <Predicate = (opcode == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.18ns)   --->   "%shl_ln23 = shl i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:23]   --->   Operation 89 'shl' 'shl_ln23' <Predicate = (opcode == 51 & func3_val_read == 1 & func7_val_read == 0 & !tmp)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.73ns)   --->   "%br_ln23 = br void %sw.epilog137" [OP_AL_32I.cpp:23]   --->   Operation 90 'br' 'br_ln23' <Predicate = (opcode == 51 & func3_val_read == 1 & func7_val_read == 0 & !tmp)> <Delay = 0.73>
ST_1 : Operation 91 [1/1] (0.95ns)   --->   "%sub_ln23 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:23]   --->   Operation 91 'sub' 'sub_ln23' <Predicate = (opcode == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.18ns)   --->   "%ashr_ln23 = ashr i32 %op1_val_read, i32 %sub_ln23" [OP_AL_32I.cpp:23]   --->   Operation 92 'ashr' 'ashr_ln23' <Predicate = (opcode == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.73ns)   --->   "%br_ln23 = br void %sw.epilog137" [OP_AL_32I.cpp:23]   --->   Operation 93 'br' 'br_ln23' <Predicate = (opcode == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 0.73>
ST_1 : Operation 94 [1/1] (0.95ns)   --->   "%rd_val_7 = add i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:22]   --->   Operation 94 'add' 'rd_val_7' <Predicate = (opcode == 51 & func3_val_read == 0 & func7_val_read == 0)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.73ns)   --->   "%br_ln22 = br void %sw.epilog137" [OP_AL_32I.cpp:22]   --->   Operation 95 'br' 'br_ln22' <Predicate = (opcode == 51 & func3_val_read == 0 & func7_val_read == 0)> <Delay = 0.73>
ST_1 : Operation 96 [1/1] (0.31ns)   --->   "%rd_val_6 = and i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:29]   --->   Operation 96 'and' 'rd_val_6' <Predicate = (opcode == 51 & func3_val_read == 7 & func7_val_read == 0)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.73ns)   --->   "%br_ln29 = br void %sw.epilog137" [OP_AL_32I.cpp:29]   --->   Operation 97 'br' 'br_ln29' <Predicate = (opcode == 51 & func3_val_read == 7 & func7_val_read == 0)> <Delay = 0.73>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%rd_val_15 = phi i32 %zext_ln7, void %sw.bb109, i32 %rd_val_4, void %sw.bb107, i32 %rd_val_3, void %sw.bb105, i32 %zext_ln54, void %sw.bb87, i32 %zext_ln53, void %sw.bb71, i32 %rd_val, void %sw.bb68, i32 %rd_val_13, void %sw.bb117, i32 %ashr_ln70, void %cond.true124, i32 %shr_i4, void %cond.false127, i32 %rd_val_14, void %if.then, i32 %rd_val_12, void %sw.bb49, i32 %xor_ln38_1, void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249, i32 %shl_ln38_1, void %if.then.i184, i32 %shr_i_i1893, void %if.end.i191, i32 %rd_val_6, void %sw.bb44, i32 %rd_val_11, void %sw.bb42, i32 %rd_val_10, void %sw.bb36, i32 %zext_ln25, void %sw.bb19, i32 %zext_ln24, void %sw.bb11, i32 %rd_val_7, void %sw.bb6, i32 %shl_ln27, void %if.then.i364, i32 %lshr_ln27, void %if.end.i371, i32 %ashr_ln23, void %if.then.i454, i32 %shl_ln23, void %if.else.i, i32 0, void %entry, i32 0, void %sw.bb, i32 0, void %sw.bb47, i32 0, void %sw.bb111, i32 0, void %sw.bb115"   --->   Operation 98 'phi' 'rd_val_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%valid = phi i1 1, void %sw.bb109, i1 1, void %sw.bb107, i1 1, void %sw.bb105, i1 1, void %sw.bb87, i1 1, void %sw.bb71, i1 1, void %sw.bb68, i1 1, void %sw.bb117, i1 1, void %cond.true124, i1 1, void %cond.false127, i1 1, void %if.then, i1 1, void %sw.bb49, i1 1, void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249, i1 1, void %if.then.i184, i1 1, void %if.end.i191, i1 1, void %sw.bb44, i1 1, void %sw.bb42, i1 1, void %sw.bb36, i1 1, void %sw.bb19, i1 1, void %sw.bb11, i1 1, void %sw.bb6, i1 1, void %if.then.i364, i1 1, void %if.end.i371, i1 1, void %if.then.i454, i1 1, void %if.else.i, i1 0, void %entry, i1 0, void %sw.bb, i1 0, void %sw.bb47, i1 0, void %sw.bb111, i1 0, void %sw.bb115"   --->   Operation 99 'phi' 'valid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%newret = insertvalue i33 <undef>, i32 %rd_val_15" [OP_AL_32I.cpp:7]   --->   Operation 100 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i33 %newret, i1 %valid" [OP_AL_32I.cpp:7]   --->   Operation 101 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln7 = ret i33 %newret2" [OP_AL_32I.cpp:7]   --->   Operation 102 'ret' 'ret_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inst_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op2_val_read   (read          ) [ 00]
op1_val_read   (read          ) [ 00]
func3_val_read (read          ) [ 01]
func7_val_read (read          ) [ 01]
inst_val_read  (read          ) [ 00]
trunc_ln10     (trunc         ) [ 00]
opcode         (trunc         ) [ 01]
immediate      (partselect    ) [ 00]
zext_ln13      (zext          ) [ 00]
shamt          (partselect    ) [ 00]
switch_ln17    (switch        ) [ 00]
switch_ln51    (switch        ) [ 00]
icmp_ln59      (icmp          ) [ 01]
br_ln59        (br            ) [ 00]
zext_ln59      (zext          ) [ 00]
rd_val_14      (shl           ) [ 00]
br_ln59        (br            ) [ 00]
rd_val_5       (and           ) [ 00]
zext_ln7       (zext          ) [ 00]
br_ln57        (br            ) [ 00]
or_ln56        (or            ) [ 00]
tmp_7          (partselect    ) [ 00]
rd_val_4       (bitconcatenate) [ 00]
br_ln56        (br            ) [ 00]
rd_val_3       (xor           ) [ 00]
br_ln55        (br            ) [ 00]
rd_val_2       (icmp          ) [ 00]
zext_ln54      (zext          ) [ 00]
br_ln54        (br            ) [ 00]
rd_val_1       (icmp          ) [ 00]
zext_ln53      (zext          ) [ 00]
br_ln53        (br            ) [ 00]
rd_val         (add           ) [ 00]
br_ln52        (br            ) [ 00]
switch_ln65    (switch        ) [ 00]
tmp_11         (bitselect     ) [ 01]
zext_ln70      (zext          ) [ 00]
br_ln70        (br            ) [ 00]
shr_i4         (lshr          ) [ 00]
br_ln70        (br            ) [ 00]
ashr_ln70      (ashr          ) [ 00]
br_ln70        (br            ) [ 00]
rd_val_13      (lshr          ) [ 00]
br_ln68        (br            ) [ 00]
switch_ln19    (switch        ) [ 00]
switch_ln36    (switch        ) [ 00]
tmp_9          (bitselect     ) [ 01]
tmp_10         (bitselect     ) [ 01]
br_ln38        (br            ) [ 00]
br_ln38        (br            ) [ 00]
shr_i_i1893    (lshr          ) [ 00]
br_ln38        (br            ) [ 00]
sub_ln38_1     (sub           ) [ 00]
shl_ln38_1     (shl           ) [ 00]
br_ln38        (br            ) [ 00]
xor_ln38       (xor           ) [ 00]
br_ln38        (br            ) [ 00]
ashr_ln38      (ashr          ) [ 00]
br_ln38        (br            ) [ 00]
sub_ln38       (sub           ) [ 00]
shl_ln38       (shl           ) [ 00]
br_ln38        (br            ) [ 00]
tmp57_0        (phi           ) [ 00]
xor_ln38_1     (xor           ) [ 00]
br_ln38        (br            ) [ 00]
rd_val_12      (sub           ) [ 00]
br_ln37        (br            ) [ 00]
switch_ln21    (switch        ) [ 00]
rd_val_11      (or            ) [ 00]
br_ln28        (br            ) [ 00]
tmp_8          (bitselect     ) [ 01]
br_ln27        (br            ) [ 00]
lshr_ln27      (lshr          ) [ 00]
br_ln27        (br            ) [ 00]
sub_ln27       (sub           ) [ 00]
shl_ln27       (shl           ) [ 00]
br_ln27        (br            ) [ 00]
rd_val_10      (xor           ) [ 00]
br_ln26        (br            ) [ 00]
rd_val_9       (icmp          ) [ 00]
zext_ln25      (zext          ) [ 00]
br_ln25        (br            ) [ 00]
rd_val_8       (icmp          ) [ 00]
zext_ln24      (zext          ) [ 00]
br_ln24        (br            ) [ 00]
tmp            (bitselect     ) [ 01]
br_ln23        (br            ) [ 00]
shl_ln23       (shl           ) [ 00]
br_ln23        (br            ) [ 00]
sub_ln23       (sub           ) [ 00]
ashr_ln23      (ashr          ) [ 00]
br_ln23        (br            ) [ 00]
rd_val_7       (add           ) [ 00]
br_ln22        (br            ) [ 00]
rd_val_6       (and           ) [ 00]
br_ln29        (br            ) [ 00]
rd_val_15      (phi           ) [ 00]
valid          (phi           ) [ 00]
newret         (insertvalue   ) [ 00]
newret2        (insertvalue   ) [ 00]
ret_ln7        (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inst_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inst_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="func7_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func7_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="func3_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func3_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op1_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op1_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="op2_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op2_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="op2_val_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op2_val_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="op1_val_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op1_val_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="func3_val_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="3" slack="0"/>
<pin id="83" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func3_val_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="func7_val_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="7" slack="0"/>
<pin id="89" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func7_val_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="inst_val_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inst_val_read/1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="tmp57_0_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp57_0 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp57_0_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp57_0/1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="rd_val_15_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="109" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="rd_val_15 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="rd_val_15_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="4" bw="32" slack="0"/>
<pin id="116" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="1" slack="0"/>
<pin id="118" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="8" bw="1" slack="0"/>
<pin id="120" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="10" bw="32" slack="0"/>
<pin id="122" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="12" bw="32" slack="0"/>
<pin id="124" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="14" bw="32" slack="0"/>
<pin id="126" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="16" bw="32" slack="0"/>
<pin id="128" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="18" bw="32" slack="0"/>
<pin id="130" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="20" bw="32" slack="0"/>
<pin id="132" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="22" bw="32" slack="0"/>
<pin id="134" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="24" bw="32" slack="0"/>
<pin id="136" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="26" bw="32" slack="0"/>
<pin id="138" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="28" bw="32" slack="0"/>
<pin id="140" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="30" bw="32" slack="0"/>
<pin id="142" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="32" bw="32" slack="0"/>
<pin id="144" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="34" bw="1" slack="0"/>
<pin id="146" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="36" bw="1" slack="0"/>
<pin id="148" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="38" bw="32" slack="0"/>
<pin id="150" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="40" bw="32" slack="0"/>
<pin id="152" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="42" bw="32" slack="0"/>
<pin id="154" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="44" bw="32" slack="0"/>
<pin id="156" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="46" bw="32" slack="0"/>
<pin id="158" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="48" bw="1" slack="0"/>
<pin id="160" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="50" bw="1" slack="0"/>
<pin id="162" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="52" bw="1" slack="0"/>
<pin id="164" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="54" bw="1" slack="0"/>
<pin id="166" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="56" bw="1" slack="0"/>
<pin id="168" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="58" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rd_val_15/1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="valid_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="valid (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="valid_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="184" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="1" slack="0"/>
<pin id="186" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="8" bw="1" slack="0"/>
<pin id="188" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="10" bw="1" slack="0"/>
<pin id="190" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="12" bw="1" slack="0"/>
<pin id="192" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="14" bw="1" slack="0"/>
<pin id="194" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="16" bw="1" slack="0"/>
<pin id="196" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="18" bw="1" slack="0"/>
<pin id="198" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="20" bw="1" slack="0"/>
<pin id="200" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="22" bw="1" slack="0"/>
<pin id="202" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="24" bw="1" slack="0"/>
<pin id="204" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="26" bw="1" slack="0"/>
<pin id="206" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="28" bw="1" slack="0"/>
<pin id="208" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="30" bw="1" slack="0"/>
<pin id="210" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="32" bw="1" slack="0"/>
<pin id="212" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="34" bw="1" slack="0"/>
<pin id="214" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="36" bw="1" slack="0"/>
<pin id="216" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="38" bw="1" slack="0"/>
<pin id="218" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="40" bw="1" slack="0"/>
<pin id="220" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="42" bw="1" slack="0"/>
<pin id="222" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="44" bw="1" slack="0"/>
<pin id="224" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="46" bw="1" slack="0"/>
<pin id="226" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="48" bw="1" slack="0"/>
<pin id="228" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="50" bw="1" slack="0"/>
<pin id="230" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="52" bw="1" slack="0"/>
<pin id="232" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="54" bw="1" slack="0"/>
<pin id="234" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="56" bw="1" slack="0"/>
<pin id="236" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="58" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 tmp_9/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 tmp_8/1 tmp/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="shr_i_i1893/1 lshr_ln27/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_1/1 sub_ln38/1 sub_ln27/1 sub_ln23/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38_1/1 shl_ln27/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln10_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="opcode_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="immediate_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="immediate/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln13_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shamt_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shamt/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln59_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln59_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="rd_val_14_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rd_val_14/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="rd_val_5_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="12" slack="0"/>
<pin id="357" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="rd_val_5/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln7_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="or_ln56_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="0" index="1" bw="12" slack="0"/>
<pin id="368" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_7_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="20" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="rd_val_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="20" slack="0"/>
<pin id="384" dir="0" index="2" bw="12" slack="0"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rd_val_4/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="rd_val_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rd_val_3/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="rd_val_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_2/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln54_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="rd_val_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_1/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln53_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="rd_val_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rd_val/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln70_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shr_i4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="shr_i4/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="ashr_ln70_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="6" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln70/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="rd_val_13_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="12" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="rd_val_13/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="xor_ln38_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="ashr_ln38_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln38/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln38_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="xor_ln38_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38_1/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="rd_val_12_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rd_val_12/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="rd_val_11_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="rd_val_11/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="rd_val_10_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rd_val_10/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="rd_val_9_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_9/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln25_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="rd_val_8_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_8/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln24_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="shl_ln23_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="ashr_ln23_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln23/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="rd_val_7_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rd_val_7/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="rd_val_6_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="rd_val_6/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="newret_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="33" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="newret2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="33" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="33" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="110" pin=48"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="110" pin=50"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="110" pin=52"/></net>

<net id="173"><net_src comp="58" pin="0"/><net_sink comp="110" pin=54"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="110" pin=56"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="239"><net_src comp="62" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="178" pin=8"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="178" pin=10"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="178" pin=12"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="178" pin=14"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="178" pin=16"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="178" pin=18"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="178" pin=20"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="178" pin=22"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="178" pin=24"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="178" pin=26"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="178" pin=28"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="178" pin=30"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="178" pin=32"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="178" pin=34"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="178" pin=36"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="178" pin=38"/></net>

<net id="258"><net_src comp="62" pin="0"/><net_sink comp="178" pin=40"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="178" pin=42"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="178" pin=44"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="178" pin=46"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="178" pin=48"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="178" pin=50"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="178" pin=52"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="178" pin=54"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="178" pin=56"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="74" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="68" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="74" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="68" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="2"/><net_sink comp="110" pin=26"/></net>

<net id="290"><net_src comp="283" pin="2"/><net_sink comp="110" pin=42"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="68" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="74" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="297" pin="2"/><net_sink comp="110" pin=24"/></net>

<net id="304"><net_src comp="297" pin="2"/><net_sink comp="110" pin=40"/></net>

<net id="308"><net_src comp="74" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="92" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="92" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="92" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="86" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="327" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="74" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="2"/><net_sink comp="110" pin=18"/></net>

<net id="358"><net_src comp="313" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="305" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="369"><net_src comp="305" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="313" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="74" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="371" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="365" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="381" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="394"><net_src comp="323" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="74" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="390" pin="2"/><net_sink comp="110" pin=4"/></net>

<net id="401"><net_src comp="323" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="74" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="110" pin=6"/></net>

<net id="412"><net_src comp="323" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="74" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="110" pin=8"/></net>

<net id="423"><net_src comp="323" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="74" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="419" pin="2"/><net_sink comp="110" pin=10"/></net>

<net id="429"><net_src comp="327" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="74" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="430" pin="2"/><net_sink comp="110" pin=16"/></net>

<net id="441"><net_src comp="74" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="426" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="437" pin="2"/><net_sink comp="110" pin=14"/></net>

<net id="448"><net_src comp="74" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="323" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="444" pin="2"/><net_sink comp="110" pin=12"/></net>

<net id="455"><net_src comp="74" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="60" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="68" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="457" pin="2"/><net_sink comp="101" pin=2"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="291" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="464" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="475"><net_src comp="101" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="60" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="471" pin="2"/><net_sink comp="110" pin=22"/></net>

<net id="482"><net_src comp="74" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="68" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="484"><net_src comp="478" pin="2"/><net_sink comp="110" pin=20"/></net>

<net id="489"><net_src comp="68" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="74" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="485" pin="2"/><net_sink comp="110" pin=30"/></net>

<net id="496"><net_src comp="68" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="74" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="492" pin="2"/><net_sink comp="110" pin=32"/></net>

<net id="503"><net_src comp="74" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="68" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="110" pin=34"/></net>

<net id="514"><net_src comp="74" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="68" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="110" pin=36"/></net>

<net id="525"><net_src comp="74" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="68" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="521" pin="2"/><net_sink comp="110" pin=46"/></net>

<net id="532"><net_src comp="74" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="291" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="528" pin="2"/><net_sink comp="110" pin=44"/></net>

<net id="539"><net_src comp="68" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="74" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="535" pin="2"/><net_sink comp="110" pin=38"/></net>

<net id="546"><net_src comp="68" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="74" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="542" pin="2"/><net_sink comp="110" pin=28"/></net>

<net id="553"><net_src comp="66" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="110" pin="58"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="178" pin="58"/><net_sink comp="555" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: OP_AL_32I : inst_val | {1 }
	Port: OP_AL_32I : func7_val | {1 }
	Port: OP_AL_32I : func3_val | {1 }
	Port: OP_AL_32I : op1_val | {1 }
	Port: OP_AL_32I : op2_val | {1 }
  - Chain level:
	State 1
		zext_ln13 : 1
		switch_ln17 : 1
		br_ln59 : 1
		zext_ln59 : 1
		rd_val_14 : 2
		rd_val_5 : 1
		zext_ln7 : 1
		or_ln56 : 1
		rd_val_4 : 1
		rd_val_3 : 2
		rd_val_2 : 2
		zext_ln54 : 3
		rd_val_1 : 2
		zext_ln53 : 3
		rd_val : 2
		zext_ln70 : 1
		br_ln70 : 1
		shr_i4 : 2
		ashr_ln70 : 2
		rd_val_13 : 2
		br_ln38 : 1
		br_ln38 : 1
		shl_ln38_1 : 1
		br_ln38 : 1
		tmp57_0 : 1
		xor_ln38_1 : 2
		br_ln27 : 1
		shl_ln27 : 1
		zext_ln25 : 1
		zext_ln24 : 1
		br_ln23 : 1
		ashr_ln23 : 1
		rd_val_15 : 4
		valid : 2
		newret : 5
		newret2 : 6
		ret_ln7 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_297        |    0    |   100   |
|    shl   |      rd_val_14_fu_347     |    0    |   100   |
|          |      shl_ln38_fu_464      |    0    |   100   |
|          |      shl_ln23_fu_521      |    0    |   100   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_283        |    0    |   100   |
|   lshr   |       shr_i4_fu_430       |    0    |   100   |
|          |      rd_val_13_fu_444     |    0    |   100   |
|----------|---------------------------|---------|---------|
|          |      ashr_ln70_fu_437     |    0    |   100   |
|   ashr   |      ashr_ln38_fu_457     |    0    |   100   |
|          |      ashr_ln23_fu_528     |    0    |   100   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln59_fu_337     |    0    |    14   |
|          |      rd_val_2_fu_397      |    0    |    39   |
|   icmp   |      rd_val_1_fu_408      |    0    |    39   |
|          |      rd_val_9_fu_499      |    0    |    39   |
|          |      rd_val_8_fu_510      |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |      rd_val_3_fu_390      |    0    |    32   |
|    xor   |      xor_ln38_fu_451      |    0    |    32   |
|          |     xor_ln38_1_fu_471     |    0    |    32   |
|          |      rd_val_10_fu_492     |    0    |    32   |
|----------|---------------------------|---------|---------|
|    sub   |         grp_fu_291        |    0    |    39   |
|          |      rd_val_12_fu_478     |    0    |    39   |
|----------|---------------------------|---------|---------|
|    add   |       rd_val_fu_419       |    0    |    39   |
|          |      rd_val_7_fu_535      |    0    |    39   |
|----------|---------------------------|---------|---------|
|    and   |      rd_val_5_fu_354      |    0    |    12   |
|          |      rd_val_6_fu_542      |    0    |    32   |
|----------|---------------------------|---------|---------|
|    or    |       or_ln56_fu_365      |    0    |    12   |
|          |      rd_val_11_fu_485     |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |  op2_val_read_read_fu_68  |    0    |    0    |
|          |  op1_val_read_read_fu_74  |    0    |    0    |
|   read   | func3_val_read_read_fu_80 |    0    |    0    |
|          | func7_val_read_read_fu_86 |    0    |    0    |
|          |  inst_val_read_read_fu_92 |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         grp_fu_267        |    0    |    0    |
|          |         grp_fu_275        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln10_fu_305     |    0    |    0    |
|          |       opcode_fu_309       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      immediate_fu_313     |    0    |    0    |
|partselect|        shamt_fu_327       |    0    |    0    |
|          |        tmp_7_fu_371       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln13_fu_323     |    0    |    0    |
|          |      zext_ln59_fu_343     |    0    |    0    |
|          |      zext_ln7_fu_360      |    0    |    0    |
|   zext   |      zext_ln54_fu_403     |    0    |    0    |
|          |      zext_ln53_fu_414     |    0    |    0    |
|          |      zext_ln70_fu_426     |    0    |    0    |
|          |      zext_ln25_fu_505     |    0    |    0    |
|          |      zext_ln24_fu_516     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|      rd_val_4_fu_381      |    0    |    0    |
|----------|---------------------------|---------|---------|
|insertvalue|       newret_fu_549       |    0    |    0    |
|          |       newret2_fu_555      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   1542  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|rd_val_15_reg_107|   32   |
|  tmp57_0_reg_98 |   32   |
|  valid_reg_175  |    1   |
+-----------------+--------+
|      Total      |   65   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1542  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   65   |    -   |
+-----------+--------+--------+
|   Total   |   65   |  1542  |
+-----------+--------+--------+
