# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../utils/debounce.vhd"
vhdl xil_defaultlib  "../../../../../utils/mpis.vhd"
vhdl xil_defaultlib  "../../../../../utils/dyn_ind_controler.vhd"
vhdl xil_defaultlib  "../../../../../utils/clock_divider.vhd"
vhdl xil_defaultlib  "../../../../Fibo.vhd"
vhdl xil_defaultlib  "../../../../Fibo_top.vhd"
vhdl xil_defaultlib  "../../../../fibo_tb.vhd"

# Do not sort compile order
nosort
