Analysis & Synthesis report for PS2
Fri Dec 11 13:25:16 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Master|SoundOut:sound|S
 10. State Machine - |Master|SoundOut:sound|avconf:avc|mSetup_ST
 11. State Machine - |Master|fsm_lcd:display|p_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram
 19. Source assignments for SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram
 20. Source assignments for SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram
 21. Source assignments for SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram
 22. Source assignments for sld_signaltap:auto_signaltap_0
 23. Parameter Settings for User Entity Instance: fsm_lcd:display
 24. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 25. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 26. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 27. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 28. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 29. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 30. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 31. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 32. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 33. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 34. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 35. Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: SoundOut:sound|avconf:avc
 37. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 38. scfifo Parameter Settings by Entity Instance
 39. altpll Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "SoundOut:sound|avconf:avc|I2C_Controller:u0"
 41. Port Connectivity Checks: "SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 42. Port Connectivity Checks: "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 43. Port Connectivity Checks: "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 44. Port Connectivity Checks: "SoundOut:sound|Audio_Controller:Audio_Controller"
 45. Port Connectivity Checks: "SoundOut:sound"
 46. Port Connectivity Checks: "PS2:keyboard|keyboard:kbd"
 47. SignalTap II Logic Analyzer Settings
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Connections to In-System Debugging Instance "auto_signaltap_0"
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 11 13:25:16 2015      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; PS2                                        ;
; Top-level Entity Name              ; Master                                     ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,534                                      ;
;     Total combinational functions  ; 1,200                                      ;
;     Dedicated logic registers      ; 898                                        ;
; Total registers                    ; 898                                        ;
; Total pins                         ; 28                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 17,664                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Master             ; PS2                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+-----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                 ; Library ;
+-----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+---------+
; fsm_lcd.v                         ; yes             ; User Verilog HDL File             ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v                         ;         ;
; PS2.v                             ; yes             ; User Verilog HDL File             ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/PS2.v                             ;         ;
; Master.v                          ; yes             ; User Verilog HDL File             ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v                          ;         ;
; soundout.v                        ; yes             ; Auto-Found Verilog HDL File       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v                        ;         ;
; audio_controller.v                ; yes             ; Auto-Found Verilog HDL File       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_controller.v                ;         ;
; altera_up_clock_edge.v            ; yes             ; Auto-Found Verilog HDL File       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_clock_edge.v            ;         ;
; altera_up_audio_in_deserializer.v ; yes             ; Auto-Found Verilog HDL File       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_audio_in_deserializer.v ;         ;
; altera_up_audio_bit_counter.v     ; yes             ; Auto-Found Verilog HDL File       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_audio_bit_counter.v     ;         ;
; altera_up_sync_fifo.v             ; yes             ; Auto-Found Verilog HDL File       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_sync_fifo.v             ;         ;
; scfifo.tdf                        ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf                                    ;         ;
; a_regfifo.inc                     ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/a_regfifo.inc                                 ;         ;
; a_dpfifo.inc                      ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/a_dpfifo.inc                                  ;         ;
; a_i2fifo.inc                      ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/a_i2fifo.inc                                  ;         ;
; a_fffifo.inc                      ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.inc                                  ;         ;
; a_f2fifo.inc                      ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/a_f2fifo.inc                                  ;         ;
; aglobal140.inc                    ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                ;         ;
; db/scfifo_n441.tdf                ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/scfifo_n441.tdf                ;         ;
; db/a_dpfifo_as31.tdf              ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/a_dpfifo_as31.tdf              ;         ;
; db/altsyncram_dh81.tdf            ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/altsyncram_dh81.tdf            ;         ;
; db/cmpr_ks8.tdf                   ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cmpr_ks8.tdf                   ;         ;
; db/cntr_v9b.tdf                   ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_v9b.tdf                   ;         ;
; db/cntr_ca7.tdf                   ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_ca7.tdf                   ;         ;
; db/cntr_0ab.tdf                   ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_0ab.tdf                   ;         ;
; altera_up_audio_out_serializer.v  ; yes             ; Auto-Found Verilog HDL File       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_audio_out_serializer.v  ;         ;
; audio_clock.v                     ; yes             ; Auto-Found Wizard-Generated File  ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_clock.v                     ;         ;
; altpll.tdf                        ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf                                    ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_pll.inc                               ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/stratixii_pll.inc                             ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;         ;
; avconf.v                          ; yes             ; Auto-Found Verilog HDL File       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v                          ;         ;
; i2c_controller.v                  ; yes             ; Auto-Found Verilog HDL File       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/i2c_controller.v                  ;         ;
; sld_signaltap.vhd                 ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd                             ;         ;
; sld_signaltap_impl.vhd            ; yes             ; Encrypted Megafunction            ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                        ;         ;
; sld_ela_control.vhd               ; yes             ; Encrypted Megafunction            ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd                           ;         ;
; lpm_shiftreg.tdf                  ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                              ;         ;
; lpm_constant.inc                  ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc                              ;         ;
; dffeea.inc                        ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                                    ;         ;
; sld_mbpmg.vhd                     ; yes             ; Encrypted Megafunction            ; c:/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                 ;         ;
; sld_ela_trigger_flow_mgr.vhd      ; yes             ; Encrypted Megafunction            ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                  ;         ;
; sld_buffer_manager.vhd            ; yes             ; Encrypted Megafunction            ; c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                        ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                        ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                        ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                      ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_2u14.tdf            ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/altsyncram_2u14.tdf            ;         ;
; altdpram.tdf                      ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                                  ;         ;
; memmodes.inc                      ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc                                ;         ;
; a_hdffe.inc                       ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                                   ;         ;
; alt_le_rden_reg.inc               ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                           ;         ;
; altsyncram.inc                    ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc                                ;         ;
; lpm_mux.tdf                       ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                                   ;         ;
; muxlut.inc                        ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                                    ;         ;
; bypassff.inc                      ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                  ;         ;
; altshift.inc                      ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                  ;         ;
; db/mux_ssc.tdf                    ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/mux_ssc.tdf                    ;         ;
; lpm_decode.tdf                    ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf                                ;         ;
; declut.inc                        ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/declut.inc                                    ;         ;
; lpm_compare.inc                   ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc                               ;         ;
; db/decode_dvf.tdf                 ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/decode_dvf.tdf                 ;         ;
; lpm_counter.tdf                   ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf                               ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;         ;
; cmpconst.inc                      ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                                  ;         ;
; lpm_counter.inc                   ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc                               ;         ;
; alt_counter_stratix.inc           ; yes             ; Megafunction                      ; c:/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                       ;         ;
; db/cntr_9gi.tdf                   ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_9gi.tdf                   ;         ;
; db/cmpr_qgc.tdf                   ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cmpr_qgc.tdf                   ;         ;
; db/cntr_i6j.tdf                   ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_i6j.tdf                   ;         ;
; db/cntr_egi.tdf                   ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_egi.tdf                   ;         ;
; db/cntr_23j.tdf                   ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_23j.tdf                   ;         ;
; db/cmpr_ngc.tdf                   ; yes             ; Auto-Generated Megafunction       ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cmpr_ngc.tdf                   ;         ;
; sld_rom_sr.vhd                    ; yes             ; Encrypted Megafunction            ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                ;         ;
; sld_hub.vhd                       ; yes             ; Encrypted Megafunction            ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                   ;         ;
; sld_jtag_hub.vhd                  ; yes             ; Encrypted Megafunction            ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                              ;         ;
; note.v                            ; yes             ; User Verilog HDL File             ; M:/Senior/287/Final/Project/Master_12-10-15/Master Project/note.v                            ;         ;
+-----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 1,534           ;
;                                             ;                 ;
; Total combinational functions               ; 1200            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 500             ;
;     -- 3 input functions                    ; 374             ;
;     -- <=2 input functions                  ; 326             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 930             ;
;     -- arithmetic mode                      ; 270             ;
;                                             ;                 ;
; Total registers                             ; 898             ;
;     -- Dedicated logic registers            ; 898             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 28              ;
; Total memory bits                           ; 17664           ;
; Embedded Multiplier 9-bit elements          ; 0               ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; CLK_50MHz~input ;
; Maximum fan-out                             ; 585             ;
; Total fan-out                               ; 9191            ;
; Average fan-out                             ; 3.99            ;
+---------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Master                                                                                                 ; 1200 (30)         ; 898 (12)     ; 17664       ; 0            ; 0       ; 0         ; 28   ; 0            ; |Master                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |PS2:keyboard|                                                                                       ; 15 (0)            ; 52 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PS2:keyboard                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |keyboard:kbd|                                                                                    ; 14 (14)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PS2:keyboard|keyboard:kbd                                                                                                                                                                                                                                                                                                           ; work         ;
;       |oneshot:pulser|                                                                                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PS2:keyboard|oneshot:pulser                                                                                                                                                                                                                                                                                                         ; work         ;
;    |SoundOut:sound|                                                                                     ; 635 (168)         ; 292 (33)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |Audio_Controller:Audio_Controller|                                                               ; 278 (4)           ; 184 (4)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller                                                                                                                                                                                                                                                                                    ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|                                        ; 112 (8)           ; 70 (4)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                                                                                                              ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|                                            ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                                                                                                               ; work         ;
;                |scfifo:Sync_FIFO|                                                                       ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                              ; work         ;
;                   |scfifo_n441:auto_generated|                                                          ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                                                                                                                   ; work         ;
;                      |a_dpfifo_as31:dpfifo|                                                             ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                                                                                                              ; work         ;
;                         |altsyncram_dh81:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram                                                                                      ; work         ;
;                         |cntr_0ab:wr_ptr|                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr                                                                                              ; work         ;
;                         |cntr_ca7:usedw_counter|                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter                                                                                       ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                          ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|                                           ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                                                                                                              ; work         ;
;                |scfifo:Sync_FIFO|                                                                       ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                             ; work         ;
;                   |scfifo_n441:auto_generated|                                                          ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                                                                                                                  ; work         ;
;                      |a_dpfifo_as31:dpfifo|                                                             ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                                                                                                             ; work         ;
;                         |altsyncram_dh81:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram                                                                                     ; work         ;
;                         |cntr_0ab:wr_ptr|                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr                                                                                             ; work         ;
;                         |cntr_ca7:usedw_counter|                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter                                                                                      ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                         ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|                                          ; 162 (57)          ; 104 (38)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                                                                                                ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                                           ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                ; work         ;
;                |scfifo:Sync_FIFO|                                                                       ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                               ; work         ;
;                   |scfifo_n441:auto_generated|                                                          ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                                                                                                                    ; work         ;
;                      |a_dpfifo_as31:dpfifo|                                                             ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                                                                                                               ; work         ;
;                         |altsyncram_dh81:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram                                                                                       ; work         ;
;                         |cntr_0ab:wr_ptr|                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr                                                                                               ; work         ;
;                         |cntr_ca7:usedw_counter|                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter                                                                                        ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                           ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                                          ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                                                                                               ; work         ;
;                |scfifo:Sync_FIFO|                                                                       ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                              ; work         ;
;                   |scfifo_n441:auto_generated|                                                          ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                                                                                                                   ; work         ;
;                      |a_dpfifo_as31:dpfifo|                                                             ; 53 (30)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                                                                                                              ; work         ;
;                         |altsyncram_dh81:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram                                                                                      ; work         ;
;                         |cntr_0ab:wr_ptr|                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr                                                                                              ; work         ;
;                         |cntr_ca7:usedw_counter|                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter                                                                                       ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                          ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                    ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                                                                                                               ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                    ; work         ;
;          |Audio_Clock:Audio_Clock|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                                                                                                            ; work         ;
;             |altpll:altpll_component|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                                                                                                    ; work         ;
;       |avconf:avc|                                                                                      ; 189 (140)         ; 75 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|avconf:avc                                                                                                                                                                                                                                                                                                           ; work         ;
;          |I2C_Controller:u0|                                                                            ; 49 (49)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SoundOut:sound|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                                                                                                         ; work         ;
;    |fsm_lcd:display|                                                                                    ; 78 (78)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|fsm_lcd:display                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 322 (2)           ; 391 (20)     ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 320 (0)           ; 371 (0)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 320 (88)          ; 371 (114)    ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_2u14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2u14:auto_generated                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 25 (1)            ; 66 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 20 (0)            ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 20 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 4 (4)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 70 (8)            ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_9gi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_9gi:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2u14:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Master|SoundOut:sound|S                                                                                                  ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; Name    ; S.01100 ; S.01011 ; S.01010 ; S.01001 ; S.01000 ; S.00111 ; S.00110 ; S.00101 ; S.00100 ; S.00011 ; S.00010 ; S.00001 ; S.00000 ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; S.00000 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; S.00001 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; S.00010 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; S.00011 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; S.00100 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; S.00101 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; S.00110 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; S.00111 ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; S.01000 ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; S.01001 ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; S.01010 ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; S.01011 ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; S.01100 ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Master|SoundOut:sound|avconf:avc|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Master|fsm_lcd:display|p_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------+----------------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+---------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+--------------------+-----------------------+---------------------+------------------+----------------+----------------+----------------+
; Name                  ; p_state.write_char13 ; p_state.write_char12 ; p_state.write_char11 ; p_state.toggle_e26 ; p_state.toggle_e25 ; p_state.toggle_e24 ; p_state.toggle_e23 ; p_state.toggle_e22 ; p_state.toggle_e21 ; p_state.toggle_e16 ; p_state.toggle_e15 ; p_state.toggle_e14 ; p_state.toggle_e13 ; p_state.toggle_e12 ; p_state.toggle_e11 ; p_state.toggle_e10 ; p_state.toggle_e9 ; p_state.toggle_e8 ; p_state.toggle_e7 ; p_state.toggle_e6 ; p_state.toggle_e5 ; p_state.toggle_e4 ; p_state.toggle_e3 ; p_state.toggle_e2 ; p_state.toggle_e1 ; p_state.return_home ; p_state.write_char10 ; p_state.write_char9 ; p_state.write_char8 ; p_state.write_char7 ; p_state.write_char6 ; p_state.write_char5 ; p_state.write_char4 ; p_state.write_char3 ; p_state.write_char2 ; p_state.write_char1 ; p_state.mode_set ; p_state.display_on ; p_state.display_clear ; p_state.display_off ; p_state.FUNC_SET ; p_state.reset3 ; p_state.reset2 ; p_state.reset1 ;
+-----------------------+----------------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+---------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+--------------------+-----------------------+---------------------+------------------+----------------+----------------+----------------+
; p_state.reset1        ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 0              ;
; p_state.reset2        ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 1              ; 1              ;
; p_state.reset3        ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 1              ; 0              ; 1              ;
; p_state.FUNC_SET      ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 1                ; 0              ; 0              ; 1              ;
; p_state.display_off   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 1                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.display_clear ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 1                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.display_on    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 1                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.mode_set      ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char1   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char2   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char3   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char4   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char5   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char6   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char7   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char8   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char9   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char10  ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.return_home   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e1     ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e2     ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e3     ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e4     ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e5     ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e6     ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e7     ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e8     ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e9     ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e10    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e11    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e12    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e13    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e14    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e15    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e16    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e21    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e22    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e23    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e24    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e25    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.toggle_e26    ; 0                    ; 0                    ; 0                    ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char11  ; 0                    ; 0                    ; 1                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char12  ; 0                    ; 1                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
; p_state.write_char13  ; 1                    ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                     ; 0                   ; 0                ; 0              ; 0              ; 1              ;
+-----------------------+----------------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+---------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+--------------------+-----------------------+---------------------+------------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; SoundOut:sound|half_count_value[15]                 ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[14]                 ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[13]                 ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[12]                 ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[11]                 ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[10]                 ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[9]                  ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[8]                  ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[7]                  ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[6]                  ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[5]                  ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[4]                  ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[3]                  ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[2]                  ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[1]                  ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|half_count_value[0]                  ; SoundOut:sound|Selector0       ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[8]               ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[2]               ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[9]               ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[1]               ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[7]               ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[0]               ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[10]              ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[4]               ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[11]              ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[3]               ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[6]               ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[5]               ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[15]              ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[13]              ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[14]              ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; SoundOut:sound|avconf:avc|LUT_DATA[12]              ; SoundOut:sound|avconf:avc|Mux2 ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                                                                                                                              ; Reason for Removal                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; SoundOut:sound|avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                           ; Stuck at GND due to stuck port data_in                         ;
; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                ; Stuck at GND due to stuck port data_in                         ;
; SoundOut:sound|amplitude[9,11,12,17,19,25,27..31]                                                                                                                          ; Merged with SoundOut:sound|amplitude[10]                       ;
; SoundOut:sound|amplitude[14..16,18,20..24,26]                                                                                                                              ; Merged with SoundOut:sound|amplitude[13]                       ;
; SoundOut:sound|amplitude[1..7]                                                                                                                                             ; Merged with SoundOut:sound|amplitude[0]                        ;
; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                      ; Merged with SoundOut:sound|avconf:avc|I2C_Controller:u0|SD[18] ;
; SoundOut:sound|avconf:avc|mI2C_DATA[20,21]                                                                                                                                 ; Merged with SoundOut:sound|avconf:avc|mI2C_DATA[18]            ;
; SoundOut:sound|amplitude[0]                                                                                                                                                ; Stuck at GND due to stuck port data_in                         ;
; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                            ; Stuck at GND due to stuck port data_in                         ;
; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting          ; Lost fanout                                                    ;
; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4] ; Lost fanout                                                    ;
; SoundOut:sound|amplitude[8]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                         ;
; SoundOut:sound|S~17                                                                                                                                                        ; Lost fanout                                                    ;
; SoundOut:sound|S~18                                                                                                                                                        ; Lost fanout                                                    ;
; SoundOut:sound|S~19                                                                                                                                                        ; Lost fanout                                                    ;
; SoundOut:sound|S~20                                                                                                                                                        ; Lost fanout                                                    ;
; SoundOut:sound|S~21                                                                                                                                                        ; Lost fanout                                                    ;
; SoundOut:sound|avconf:avc|mSetup_ST~9                                                                                                                                      ; Lost fanout                                                    ;
; SoundOut:sound|avconf:avc|mSetup_ST~10                                                                                                                                     ; Lost fanout                                                    ;
; fsm_lcd:display|p_state~4                                                                                                                                                  ; Lost fanout                                                    ;
; fsm_lcd:display|p_state~5                                                                                                                                                  ; Lost fanout                                                    ;
; fsm_lcd:display|p_state~6                                                                                                                                                  ; Lost fanout                                                    ;
; fsm_lcd:display|p_state~7                                                                                                                                                  ; Lost fanout                                                    ;
; fsm_lcd:display|p_state~8                                                                                                                                                  ; Lost fanout                                                    ;
; fsm_lcd:display|p_state~9                                                                                                                                                  ; Lost fanout                                                    ;
; Total Number of Removed Registers = 93                                                                                                                                     ;                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1] ; Stuck at GND              ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2],                                             ;
;                                                                                                                             ; due to stuck port data_in ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3],                                             ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4],                                             ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5],                                             ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6],                                             ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7],                                             ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8],                                             ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9],                                             ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[25],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[26],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[27],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[28],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[29],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32],                                            ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,       ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0], ;
;                                                                                                                             ;                           ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]  ;
; SoundOut:sound|avconf:avc|mI2C_DATA[23]                                                                                     ; Stuck at GND              ; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                       ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                          ;
; SoundOut:sound|avconf:avc|mI2C_DATA[19]                                                                                     ; Stuck at GND              ; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                       ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                          ;
; SoundOut:sound|avconf:avc|mI2C_DATA[17]                                                                                     ; Stuck at GND              ; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                       ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                          ;
; SoundOut:sound|avconf:avc|mI2C_DATA[16]                                                                                     ; Stuck at GND              ; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                       ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 898   ;
; Number of registers using Synchronous Clear  ; 112   ;
; Number of registers using Synchronous Load   ; 197   ;
; Number of registers using Asynchronous Clear ; 293   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 497   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                     ; 18      ;
; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                     ; 17      ;
; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                     ; 21      ;
; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                     ; 17      ;
; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                     ; 12      ;
; SoundOut:sound|avconf:avc|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                     ; 11      ;
; SoundOut:sound|counter[0]                                                                                                                                                     ; 3       ;
; SoundOut:sound|avconf:avc|I2C_Controller:u0|SCLK                                                                                                                              ; 3       ;
; SoundOut:sound|avconf:avc|I2C_Controller:u0|END                                                                                                                               ; 5       ;
; SoundOut:sound|avconf:avc|I2C_Controller:u0|SDO                                                                                                                               ; 4       ;
; SoundOut:sound|amplitude[13]                                                                                                                                                  ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 22                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |Master|SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Master|SoundOut:sound|avconf:avc|I2C_Controller:u0|SD_COUNTER[5]                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Master|SoundOut:sound|amplitude[8]                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_lcd:display ;
+----------------+--------+------------------------------------+
; Parameter Name ; Value  ; Type                               ;
+----------------+--------+------------------------------------+
; reset1         ; 000001 ; Unsigned Binary                    ;
; reset2         ; 000010 ; Unsigned Binary                    ;
; reset3         ; 000011 ; Unsigned Binary                    ;
; FUNC_SET       ; 000100 ; Unsigned Binary                    ;
; display_off    ; 000101 ; Unsigned Binary                    ;
; display_clear  ; 000110 ; Unsigned Binary                    ;
; display_on     ; 000111 ; Unsigned Binary                    ;
; mode_set       ; 001000 ; Unsigned Binary                    ;
; write_char1    ; 001001 ; Unsigned Binary                    ;
; write_char2    ; 001010 ; Unsigned Binary                    ;
; write_char3    ; 001011 ; Unsigned Binary                    ;
; write_char4    ; 001100 ; Unsigned Binary                    ;
; write_char5    ; 001101 ; Unsigned Binary                    ;
; write_char6    ; 001110 ; Unsigned Binary                    ;
; write_char7    ; 001111 ; Unsigned Binary                    ;
; write_char8    ; 010000 ; Unsigned Binary                    ;
; write_char9    ; 010001 ; Unsigned Binary                    ;
; write_char10   ; 010010 ; Unsigned Binary                    ;
; return_home    ; 010011 ; Unsigned Binary                    ;
; write_char11   ; 110010 ; Unsigned Binary                    ;
; write_char12   ; 110011 ; Unsigned Binary                    ;
; write_char13   ; 110100 ; Unsigned Binary                    ;
; write_char14   ; 110101 ; Unsigned Binary                    ;
; write_char15   ; 110110 ; Unsigned Binary                    ;
; write_char16   ; 110111 ; Unsigned Binary                    ;
; write_char17   ; 111000 ; Unsigned Binary                    ;
; write_char18   ; 111001 ; Unsigned Binary                    ;
; write_char19   ; 111010 ; Unsigned Binary                    ;
; write_char20   ; 111011 ; Unsigned Binary                    ;
; write_char21   ; 111100 ; Unsigned Binary                    ;
; write_char22   ; 111101 ; Unsigned Binary                    ;
; write_char23   ; 111110 ; Unsigned Binary                    ;
; write_char24   ; 111111 ; Unsigned Binary                    ;
; toggle_e1      ; 010100 ; Unsigned Binary                    ;
; toggle_e2      ; 010101 ; Unsigned Binary                    ;
; toggle_e3      ; 010110 ; Unsigned Binary                    ;
; toggle_e4      ; 010111 ; Unsigned Binary                    ;
; toggle_e5      ; 011000 ; Unsigned Binary                    ;
; toggle_e6      ; 011001 ; Unsigned Binary                    ;
; toggle_e7      ; 011010 ; Unsigned Binary                    ;
; toggle_e8      ; 011011 ; Unsigned Binary                    ;
; toggle_e9      ; 011100 ; Unsigned Binary                    ;
; toggle_e10     ; 011101 ; Unsigned Binary                    ;
; toggle_e11     ; 011110 ; Unsigned Binary                    ;
; toggle_e12     ; 011111 ; Unsigned Binary                    ;
; toggle_e13     ; 100000 ; Unsigned Binary                    ;
; toggle_e14     ; 100001 ; Unsigned Binary                    ;
; toggle_e15     ; 100010 ; Unsigned Binary                    ;
; toggle_e16     ; 100011 ; Unsigned Binary                    ;
; toggle_e17     ; 100100 ; Unsigned Binary                    ;
; toggle_e18     ; 100101 ; Unsigned Binary                    ;
; toggle_e19     ; 100110 ; Unsigned Binary                    ;
; sharp_address  ; 100111 ; Unsigned Binary                    ;
; toggle_e22     ; 101101 ; Unsigned Binary                    ;
; toggle_e23     ; 101110 ; Unsigned Binary                    ;
; toggle_e24     ; 101111 ; Unsigned Binary                    ;
; toggle_e25     ; 110000 ; Unsigned Binary                    ;
; toggle_e26     ; 110001 ; Unsigned Binary                    ;
; toggle_e27     ; 000000 ; Unsigned Binary                    ;
; toggle_e28     ; 000001 ; Unsigned Binary                    ;
; toggle_e29     ; 000010 ; Unsigned Binary                    ;
; toggle_e30     ; 000011 ; Unsigned Binary                    ;
; toggle_e31     ; 000100 ; Unsigned Binary                    ;
; toggle_e32     ; 000101 ; Unsigned Binary                    ;
; toggle_e33     ; 000110 ; Unsigned Binary                    ;
; toggle_e34     ; 000111 ; Unsigned Binary                    ;
; toggle_e35     ; 001000 ; Unsigned Binary                    ;
; toggle_e20     ; 101001 ; Unsigned Binary                    ;
; toggle_e21     ; 101010 ; Unsigned Binary                    ;
; char1_address  ; 101011 ; Unsigned Binary                    ;
+----------------+--------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                           ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                          ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                            ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                       ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                    ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                              ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                           ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                            ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                            ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                            ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                       ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                    ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                          ;
+-------------------------------+-------------------------------+-------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                       ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                       ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                       ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                       ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                       ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                       ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                       ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                       ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                       ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                       ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                       ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                       ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                       ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                       ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                       ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                       ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                       ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                       ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                       ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                       ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                       ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                       ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                       ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                       ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                       ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                       ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                       ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                       ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                       ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                       ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                       ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                       ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                       ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                       ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                       ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                       ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                       ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                       ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                       ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                       ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                       ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                       ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                       ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                       ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                       ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                       ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                       ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                       ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                       ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                       ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                       ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                       ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                       ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                       ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                       ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                       ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                       ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                       ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                       ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                       ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                       ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                       ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                       ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                       ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                       ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                       ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                       ;
; VCO_MIN                       ; 0                             ; Untyped                                                                       ;
; VCO_MAX                       ; 0                             ; Untyped                                                                       ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                       ;
; PFD_MIN                       ; 0                             ; Untyped                                                                       ;
; PFD_MAX                       ; 0                             ; Untyped                                                                       ;
; M_INITIAL                     ; 0                             ; Untyped                                                                       ;
; M                             ; 0                             ; Untyped                                                                       ;
; N                             ; 1                             ; Untyped                                                                       ;
; M2                            ; 1                             ; Untyped                                                                       ;
; N2                            ; 1                             ; Untyped                                                                       ;
; SS                            ; 1                             ; Untyped                                                                       ;
; C0_HIGH                       ; 0                             ; Untyped                                                                       ;
; C1_HIGH                       ; 0                             ; Untyped                                                                       ;
; C2_HIGH                       ; 0                             ; Untyped                                                                       ;
; C3_HIGH                       ; 0                             ; Untyped                                                                       ;
; C4_HIGH                       ; 0                             ; Untyped                                                                       ;
; C5_HIGH                       ; 0                             ; Untyped                                                                       ;
; C6_HIGH                       ; 0                             ; Untyped                                                                       ;
; C7_HIGH                       ; 0                             ; Untyped                                                                       ;
; C8_HIGH                       ; 0                             ; Untyped                                                                       ;
; C9_HIGH                       ; 0                             ; Untyped                                                                       ;
; C0_LOW                        ; 0                             ; Untyped                                                                       ;
; C1_LOW                        ; 0                             ; Untyped                                                                       ;
; C2_LOW                        ; 0                             ; Untyped                                                                       ;
; C3_LOW                        ; 0                             ; Untyped                                                                       ;
; C4_LOW                        ; 0                             ; Untyped                                                                       ;
; C5_LOW                        ; 0                             ; Untyped                                                                       ;
; C6_LOW                        ; 0                             ; Untyped                                                                       ;
; C7_LOW                        ; 0                             ; Untyped                                                                       ;
; C8_LOW                        ; 0                             ; Untyped                                                                       ;
; C9_LOW                        ; 0                             ; Untyped                                                                       ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                       ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                       ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                       ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                       ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                       ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                       ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                       ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                       ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                       ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                       ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; C0_PH                         ; 0                             ; Untyped                                                                       ;
; C1_PH                         ; 0                             ; Untyped                                                                       ;
; C2_PH                         ; 0                             ; Untyped                                                                       ;
; C3_PH                         ; 0                             ; Untyped                                                                       ;
; C4_PH                         ; 0                             ; Untyped                                                                       ;
; C5_PH                         ; 0                             ; Untyped                                                                       ;
; C6_PH                         ; 0                             ; Untyped                                                                       ;
; C7_PH                         ; 0                             ; Untyped                                                                       ;
; C8_PH                         ; 0                             ; Untyped                                                                       ;
; C9_PH                         ; 0                             ; Untyped                                                                       ;
; L0_HIGH                       ; 1                             ; Untyped                                                                       ;
; L1_HIGH                       ; 1                             ; Untyped                                                                       ;
; G0_HIGH                       ; 1                             ; Untyped                                                                       ;
; G1_HIGH                       ; 1                             ; Untyped                                                                       ;
; G2_HIGH                       ; 1                             ; Untyped                                                                       ;
; G3_HIGH                       ; 1                             ; Untyped                                                                       ;
; E0_HIGH                       ; 1                             ; Untyped                                                                       ;
; E1_HIGH                       ; 1                             ; Untyped                                                                       ;
; E2_HIGH                       ; 1                             ; Untyped                                                                       ;
; E3_HIGH                       ; 1                             ; Untyped                                                                       ;
; L0_LOW                        ; 1                             ; Untyped                                                                       ;
; L1_LOW                        ; 1                             ; Untyped                                                                       ;
; G0_LOW                        ; 1                             ; Untyped                                                                       ;
; G1_LOW                        ; 1                             ; Untyped                                                                       ;
; G2_LOW                        ; 1                             ; Untyped                                                                       ;
; G3_LOW                        ; 1                             ; Untyped                                                                       ;
; E0_LOW                        ; 1                             ; Untyped                                                                       ;
; E1_LOW                        ; 1                             ; Untyped                                                                       ;
; E2_LOW                        ; 1                             ; Untyped                                                                       ;
; E3_LOW                        ; 1                             ; Untyped                                                                       ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                       ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                       ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                       ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                       ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                       ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                       ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                       ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                       ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                       ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                       ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                       ;
; L0_PH                         ; 0                             ; Untyped                                                                       ;
; L1_PH                         ; 0                             ; Untyped                                                                       ;
; G0_PH                         ; 0                             ; Untyped                                                                       ;
; G1_PH                         ; 0                             ; Untyped                                                                       ;
; G2_PH                         ; 0                             ; Untyped                                                                       ;
; G3_PH                         ; 0                             ; Untyped                                                                       ;
; E0_PH                         ; 0                             ; Untyped                                                                       ;
; E1_PH                         ; 0                             ; Untyped                                                                       ;
; E2_PH                         ; 0                             ; Untyped                                                                       ;
; E3_PH                         ; 0                             ; Untyped                                                                       ;
; M_PH                          ; 0                             ; Untyped                                                                       ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                       ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                       ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                       ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                       ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                       ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                       ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                       ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                       ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                       ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                       ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                       ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                       ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                       ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                       ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                       ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                       ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                       ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                       ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                       ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                       ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                       ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                       ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                       ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                       ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                       ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                       ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                       ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                       ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                       ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                       ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                       ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                       ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                       ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                       ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                       ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                       ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                       ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                       ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                       ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                       ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                       ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                       ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                       ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                       ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                       ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                       ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                       ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                       ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                       ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                       ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                       ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                       ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                       ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                       ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                       ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                       ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                ;
+-------------------------------+-------------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoundOut:sound|avconf:avc ;
+-----------------+-----------+------------------------------------------+
; Parameter Name  ; Value     ; Type                                     ;
+-----------------+-----------+------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                           ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                          ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                          ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                          ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                          ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                          ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                          ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                          ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                          ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                          ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                          ;
; CLK_Freq        ; 50000000  ; Signed Integer                           ;
; I2C_Freq        ; 20000     ; Signed Integer                           ;
; LUT_SIZE        ; 50        ; Signed Integer                           ;
; SET_LIN_L       ; 0         ; Signed Integer                           ;
; SET_LIN_R       ; 1         ; Signed Integer                           ;
; SET_HEAD_L      ; 2         ; Signed Integer                           ;
; SET_HEAD_R      ; 3         ; Signed Integer                           ;
; A_PATH_CTRL     ; 4         ; Signed Integer                           ;
; D_PATH_CTRL     ; 5         ; Signed Integer                           ;
; POWER_ON        ; 6         ; Signed Integer                           ;
; SET_FORMAT      ; 7         ; Signed Integer                           ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                           ;
; SET_ACTIVE      ; 9         ; Signed Integer                           ;
; SET_VIDEO       ; 10        ; Signed Integer                           ;
+-----------------+-----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 10                                                  ; Untyped        ;
; sld_trigger_bits                                ; 10                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 51                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 10                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                       ;
; Entity Instance            ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                                      ;
; Entity Instance            ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                                      ;
; Entity Instance            ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                                      ;
; Entity Instance            ; SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                                      ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------+--------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                            ;
+-------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                ;
; Entity Instance               ; SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                           ;
;     -- PLL_TYPE               ; AUTO                                                                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                ;
+-------------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoundOut:sound|avconf:avc|I2C_Controller:u0"                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+-------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                  ;
; locked ; Output ; Info     ; Explicitly unconnected                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"               ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"          ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoundOut:sound|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+----------------------------------+
; Port                   ; Type  ; Severity ; Details                          ;
+------------------------+-------+----------+----------------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected           ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected           ;
+------------------------+-------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoundOut:sound"                                                                                                                                   ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "PS2:keyboard|keyboard:kbd" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; reset ; Input ; Info     ; Stuck at GND               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 10                  ; 10               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_ff         ; 417                         ;
;     CLR               ; 55                          ;
;     CLR SCLR          ; 16                          ;
;     CLR SLD           ; 18                          ;
;     ENA               ; 61                          ;
;     ENA CLR           ; 22                          ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR SLD      ; 31                          ;
;     ENA SLD           ; 80                          ;
;     SCLR              ; 17                          ;
;     plain             ; 111                         ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 760                         ;
;     arith             ; 197                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 109                         ;
;         3 data inputs ; 86                          ;
;     normal            ; 563                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 163                         ;
;         4 data inputs ; 314                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                         ;
+------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                   ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; AUD_BCLK~input         ; post-fitting ; connected ; Top                            ; post-synthesis    ; AUD_BCLK                            ; N/A     ;
; AUD_BCLK~input         ; post-fitting ; connected ; Top                            ; post-synthesis    ; AUD_BCLK                            ; N/A     ;
; AUD_DACLRCK~input      ; post-fitting ; connected ; Top                            ; post-synthesis    ; AUD_DACLRCK                         ; N/A     ;
; AUD_DACLRCK~input      ; post-fitting ; connected ; Top                            ; post-synthesis    ; AUD_DACLRCK                         ; N/A     ;
; CLK_50MHz              ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLK_50MHz                           ; N/A     ;
; CLK_50MHz~input        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLK_50MHz                           ; N/A     ;
; CLK_50MHz~input        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLK_50MHz                           ; N/A     ;
; CLK_50MHz~inputclkctrl ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLK_50MHz                           ; N/A     ;
; CLK_50MHz~inputclkctrl ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLK_50MHz                           ; N/A     ;
; I2C_SDAT~input         ; post-fitting ; connected ; Top                            ; post-synthesis    ; I2C_SDAT                            ; N/A     ;
; I2C_SDAT~input         ; post-fitting ; connected ; Top                            ; post-synthesis    ; I2C_SDAT                            ; N/A     ;
; KEY[0]~input           ; post-fitting ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A     ;
; KEY[0]~input           ; post-fitting ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A     ;
; PS2_CLK~input          ; post-fitting ; connected ; Top                            ; post-synthesis    ; PS2_CLK                             ; N/A     ;
; PS2_CLK~input          ; post-fitting ; connected ; Top                            ; post-synthesis    ; PS2_CLK                             ; N/A     ;
; PS2_DAT~input          ; post-fitting ; connected ; Top                            ; post-synthesis    ; PS2_DAT                             ; N/A     ;
; PS2_DAT~input          ; post-fitting ; connected ; Top                            ; post-synthesis    ; PS2_DAT                             ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; resetn~input           ; post-fitting ; connected ; Top                            ; post-synthesis    ; resetn                              ; N/A     ;
; resetn~input           ; post-fitting ; connected ; Top                            ; post-synthesis    ; resetn                              ; N/A     ;
; ~GND                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ~GND                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
+------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Dec 11 13:24:54 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PS2 -c PS2
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file fsm_lcd.v
    Info (12023): Found entity 1: fsm_lcd
Info (12021): Found 3 design units, including 3 entities, in source file ps2.v
    Info (12023): Found entity 1: PS2
    Info (12023): Found entity 2: keyboard
    Info (12023): Found entity 3: oneshot
Info (12021): Found 1 design units, including 1 entities, in source file master.v
    Info (12023): Found entity 1: Master
Info (12127): Elaborating entity "Master" for the top level hierarchy
Info (12128): Elaborating entity "PS2" for hierarchy "PS2:keyboard"
Info (12128): Elaborating entity "oneshot" for hierarchy "PS2:keyboard|oneshot:pulser"
Info (12128): Elaborating entity "keyboard" for hierarchy "PS2:keyboard|keyboard:kbd"
Info (12128): Elaborating entity "fsm_lcd" for hierarchy "fsm_lcd:display"
Warning (10230): Verilog HDL assignment warning at fsm_lcd.v(33): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at fsm_lcd.v(34): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at fsm_lcd.v(35): truncated value with size 32 to match size of target (6)
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(169): variable "en_C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(169): variable "en_Cs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(185): variable "en_Cs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(201): variable "en_D" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(201): variable "en_Ds" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(217): variable "en_Ds" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(233): variable "en_E" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(249): variable "en_F" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(249): variable "en_Fs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(265): variable "en_Fs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(281): variable "en_G" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(281): variable "en_Gs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(297): variable "en_Gs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(313): variable "en_A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(313): variable "en_As" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(329): variable "en_As" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd.v(345): variable "en_B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (12125): Using design file soundout.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SoundOut
Info (12128): Elaborating entity "SoundOut" for hierarchy "SoundOut:sound"
Warning (10858): Verilog HDL warning at soundout.v(76): object en_C5 used but never assigned
Warning (10240): Verilog HDL Always Construct warning at soundout.v(104): inferring latch(es) for variable "half_count_value", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "en_C5" at soundout.v(76) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "half_count_value[0]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[1]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[2]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[3]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[4]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[5]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[6]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[7]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[8]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[9]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[10]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[11]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[12]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[13]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[14]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[15]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[16]" at soundout.v(104)
Info (10041): Inferred latch for "half_count_value[17]" at soundout.v(104)
Warning (12125): Using design file audio_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Controller
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller"
Warning (12125): Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Clock_Edge
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges"
Warning (12125): Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
Warning (12125): Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter"
Warning (12125): Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12130): Elaborated megafunction instantiation "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12133): Instantiated megafunction "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf
    Info (12023): Found entity 1: scfifo_n441
Info (12128): Elaborating entity "scfifo_n441" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf
    Info (12023): Found entity 1: a_dpfifo_as31
Info (12128): Elaborating entity "a_dpfifo_as31" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dh81.tdf
    Info (12023): Found entity 1: altsyncram_dh81
Info (12128): Elaborating entity "altsyncram_dh81" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr"
Warning (12125): Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
Warning (12125): Using design file audio_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Clock
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
Info (12128): Elaborating entity "altpll" for hierarchy "SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component"
Info (12133): Instantiated megafunction "SoundOut:sound|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Warning (12125): Using design file avconf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: avconf
Info (12128): Elaborating entity "avconf" for hierarchy "SoundOut:sound|avconf:avc"
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130)
Warning (12125): Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "SoundOut:sound|avconf:avc|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2u14.tdf
    Info (12023): Found entity 1: altsyncram_2u14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf
    Info (12023): Found entity 1: cntr_9gi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fsm_lcd:display|LCD_DATA[0]" to the node "LCD_DATA[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fsm_lcd:display|LCD_DATA[1]" to the node "LCD_DATA[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fsm_lcd:display|LCD_DATA[2]" to the node "LCD_DATA[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fsm_lcd:display|LCD_DATA[3]" to the node "LCD_DATA[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fsm_lcd:display|LCD_DATA[4]" to the node "LCD_DATA[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fsm_lcd:display|LCD_DATA[5]" to the node "LCD_DATA[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fsm_lcd:display|LCD_DATA[6]" to the node "LCD_DATA[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fsm_lcd:display|LCD_DATA[7]" to the node "LCD_DATA[7]" into a wire
Warning (13012): Latch SoundOut:sound|half_count_value[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00111
Warning (13012): Latch SoundOut:sound|half_count_value[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00111
Warning (13012): Latch SoundOut:sound|half_count_value[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00011
Warning (13012): Latch SoundOut:sound|half_count_value[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00010
Warning (13012): Latch SoundOut:sound|half_count_value[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00001
Warning (13012): Latch SoundOut:sound|half_count_value[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00000
Warning (13012): Latch SoundOut:sound|half_count_value[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00000
Warning (13012): Latch SoundOut:sound|half_count_value[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00101
Warning (13012): Latch SoundOut:sound|half_count_value[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00001
Warning (13012): Latch SoundOut:sound|half_count_value[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00000
Warning (13012): Latch SoundOut:sound|half_count_value[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00010
Warning (13012): Latch SoundOut:sound|half_count_value[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00000
Warning (13012): Latch SoundOut:sound|half_count_value[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00001
Warning (13012): Latch SoundOut:sound|half_count_value[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00010
Warning (13012): Latch SoundOut:sound|half_count_value[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00000
Warning (13012): Latch SoundOut:sound|half_count_value[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|S.00010
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[4]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[4]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[4]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[4]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[2]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[3]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[4]
Warning (13012): Latch SoundOut:sound|avconf:avc|LUT_DATA[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SoundOut:sound|avconf:avc|LUT_INDEX[5]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file M:/Senior/287/Final/Project/Master_12-10-15/Master Project/output_files/PS2.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_CLK27"
Info (21057): Implemented 1745 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 16 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1573 logic cells
    Info (21064): Implemented 138 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 123 warnings
    Info: Peak virtual memory: 660 megabytes
    Info: Processing ended: Fri Dec 11 13:25:17 2015
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/Senior/287/Final/Project/Master_12-10-15/Master Project/output_files/PS2.map.smsg.


