{
   comment_0: "Zynq Zedboard first design",
   commentid: "comment_0|",
   font_comment_0: "10",
   guistr: "# # String gsaved with Nlview version 6.4-r1  2014-02-28 bk=1.3047 VDI=34 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 340 -defaultsOSRD
preplace port leds_8bits -pg 1 -y 260 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 360 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -y 140 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 180 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 260 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -y 190 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 130 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 420 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 4 N 340 NJ 340 NJ 340 NJ
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 2 2 N 120 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1020
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 420
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 1040
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 290 410
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 3 450 270 770 280 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 4 N 360 NJ 360 NJ 360 NJ
preplace netloc axi_gpio_0_GPIO 1 4 1 N
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 1 430
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 280 440 370 780 270 NJ
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 2 1 780
preplace cgraphic comment_0 place abs 502 488 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 220 610 900 1160 1290
",
}
{
   da_axi4_cnt: "2",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "2",
   da_ps7_cnt: "1",
}