#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 18:36:59 2021
# Process ID: 11116
# Current directory: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2276 C:\Users\Taavi\OneDrive\Dokumendid\Github\Digital-electronics-1\Labs\Project\Top_Design_Ultrasonic_Sensor_Project\Top_Design_Ultrasonic_Sensor_Project.xpr
# Log file: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/vivado.log
# Journal file: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/tb_top_design_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/tb_top_design_behav.wcfg
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source tb_top_design.tcl
set_property -name {xsim.simulate.runtime} -value {100000us} -objects [get_filesets sim_1]
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
set_property -name {xsim.simulate.runtime} -value {1000000us} -objects [get_filesets sim_1]
launch_simulation
source tb_top_design.tcl
set_property -name {xsim.simulate.runtime} -value {100000us} -objects [get_filesets sim_1]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_1.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_KY012.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_clock_enable.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_4.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_6.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_8.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_2.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_7.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_cnt_up_down.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_10.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_9.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_5.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_3.vhd}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_cnt_up_down.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_clock_enable.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_KY012.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_9.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_7.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_8.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_6.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_5.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_4.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_3.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_10.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_1.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_cnt_up_down.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_clock_enable.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_KY012.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_9.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_7.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_8.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_6.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_5.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_4.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_3.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_2.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_10.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_1.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_5.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_3.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_7.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_2.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_9.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_cnt_up_down.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_10.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_clock_enable.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_KY012.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_4.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_LED_decoder.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_1.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_6.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_8.vhd}
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
launch_simulation
source tb_top_design.tcl
close_sim
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
set_property -name {xsim.simulate.runtime} -value {10000us} -objects [get_filesets sim_1]
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ultraSonic [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_ultraSonic [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source tb_ultraSonic.tcl
close_sim
launch_simulation
source tb_ultraSonic.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top_design [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_design [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
current_wave_config {Untitled 42}
add_wave {{/tb_top_design/uut_top_design/s_Distance_i}} 
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
launch_simulation
source tb_top_design.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_ultraSonic [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ultraSonic [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
source tb_ultraSonic.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_design [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top_design [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source tb_top_design.tcl
close_sim
