/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.27
Hash     : 8483c76
Date     : Jan 26 2024
Type     : Engineering
Log Time   : Mon Jan 29 12:15:33 2024 GMT

[ 17:15:34 ] Analysis has started
[ 17:15:34 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/dual_port_rom/jira/dual_port_rom/run_1/synth_1_1/analysis/dual_port_rom_analyzer.cmd
[ 17:15:34 ] Duration: 117 ms. Max utilization: 44 MB
[ 17:15:34 ] Synthesize has started
[ 17:15:34 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/yosys -s dual_port_rom.ys -l dual_port_rom_synth.log
[ 17:15:35 ] Duration: 488 ms. Max utilization: 49 MB
[ 17:15:35 ] Synthesize has started
[ 17:15:35 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/yosys -s dual_port_rom.ys -l dual_port_rom_synth.log
[ 17:15:36 ] Duration: 1390 ms. Max utilization: 105 MB
