# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/design_1_xdma_0_1_pcie3_ip_gt_gthe3_channel_wrapper.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_common.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/design_1_xdma_0_1_pcie3_ip_gt_gthe3_common_wrapper.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/design_1_xdma_0_1_pcie3_ip_gt_gtwizard_top.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/design_1_xdma_0_1_pcie3_ip_gt.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_tph_tbl.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pipe_lane.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_16k.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_rep_8k.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_req_8k.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_gt_channel.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pipe_pipeline.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pipe_misc.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_init_ctrl.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_gt_common.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_8k.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_rep.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_req.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_sync.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_cpl.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_sys_clk_gen.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_rst.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_txeq.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_clk.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_rxeq.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_gtwizard_top.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_wrapper.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pcie3_uscale_wrapper.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pcie3_uscale_top.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_sync_cell.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_rxcdrhold.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pcie3_uscale_core_top.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/sim/design_1_xdma_0_1_pcie3_ip.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_1/sim/xdma_v4_1_4_blk_mem_64_reg_be.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_2/sim/xdma_v4_1_4_blk_mem_64_noreg_be.v" \

sv xil_defaultlib  --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_dma_bram_wrap.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_dma_bram_wrap_1024.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_core_top.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/sim/design_1_xdma_0_1.sv" \

verilog xil_defaultlib  --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_6/sim/bd_45eb_lmb_bram_I_0.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_9/sim/bd_45eb_second_lmb_bram_I_0.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/sim/bd_45eb.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_0/sim/design_1_ddr4_0_0_microblaze_mcs.v" \

sv xil_defaultlib  --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/design_1_ddr4_0_0_phy_ddr4.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/ip_top/design_1_ddr4_0_0_phy.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_cmd.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_a_upsizer.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_and.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_and.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_or.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_or.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_command_fifo.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_r_upsizer.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_w_upsizer.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_read.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_pi.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_dp_AB9.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4_mem_intfc.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/tb/microblaze_mcs_0.sv" \

verilog xil_defaultlib  --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib  --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_arsw_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_rsw_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_awsw_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_wsw_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_bsw_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00mmu_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00tr_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_s00sic_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_s00a2s_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sarn_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_srn_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sawn_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_swn_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_sbn_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s01mmu_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s01tr_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_s01sic_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_s01a2s_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_sarn_1.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_srn_1.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_sawn_1.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_swn_1.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_sbn_1.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m00s2a_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m00arn_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m00rn_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m00awn_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_m00wn_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_m00bn_0.sv" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../../DMA_2.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../DMA_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
