LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY PIPELINE_EX_MEM IS 
PORT(clock, reset_bar = IN STD_LOGIC;
     MEM_TO_REG, REG_WRITE, MEM_READ, MEM_WRITE : IN STD_LOGIC;
     ALU_RESULT, read_data_2 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
	  Instruction_reg_dst : IN STD_LOGIC_VECTOR(4 DOWNTO 0)
          );
END PIPELINE_EX_MEM;

ARCHITECTURE STRUCT OF PIPELINE_EX_MEM IS 
SIGNAL int_MEM_TO_REG, int_REG_WRITE, int_MEM_READ, int_MEM_WRITE : STD_LOGIC;
SIGNAL int_ALU_result, int_read_data2 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL int_Instruction_reg_dst : STD_LOGIC_VECTOR(4 DOWNTO 0);


COMPONENT enARdFF_2 IS
	PORT(
		i_resetBar	: IN	STD_LOGIC;
		i_d		: IN	STD_LOGIC;
		i_enable	: IN	STD_LOGIC;
		i_clock		: IN	STD_LOGIC;
		o_q, o_qBar	: OUT	STD_LOGIC);
END COMPONENT;

COMPONENT register8bits_affichage IS
	PORT(
		i_resetBar, i_load	: IN	STD_LOGIC;
		i_clock			: IN	STD_LOGIC;
		i_Value			: IN	STD_LOGIC_VECTOR(7 downto 0);
		o_Value			: OUT	STD_LOGIC_VECTOR(7 downto 0));
END COMPONENT;

COMPONENT register5bits_affichage IS
	PORT(
		i_resetBar, i_load	: IN	STD_LOGIC;
		i_clock			: IN	STD_LOGIC;
		i_Value			: IN	STD_LOGIC_VECTOR(4 downto 0);
		o_Value			: OUT	STD_LOGIC_VECTOR(4 downto 0));
END COMPONENT;


BEGIN 

PIPE_MEM_TO_REG : enARdFF_2
PORT MAP(i_resetBar => reset_bar, i_d => MEM_TO_REG, i_enable => '1', i_clock => clock, o_q => int_MEM_TO_REG         );

PIPE_REG_WRITE : enARdFF_2 
PORT MAP(i_resetBar => reset_bar, i_d => REG_WRITE, i_enable => '1', i_clock => clock, o_q => int_REG_WRITE         );

PIPE_MEM_READ : enARdFF_2
PORT MAP(i_resetBar => reset_bar, i_d => MEM_READ, i_enable => '1', i_clock => clock, o_q => int_MEM_READ         );

PIPE_MEM_WRITE : enARdFF_2
PORT MAP(i_resetBar => reset_bar, i_d => MEM_WRITE, i_enable => '1', i_clock => clock, o_q => int_MEM_WRITE         );

--Registres de 8 bits

PIPE_ALU_RESULT : register8bits_affichage
PORT MAP(i_resetBar => reset_bar, i_clock => clock, i_load => '1', i_Value => ALU_RESULT, o_Value => int_ALU_result   );

PIPE_read_data_2 : register8bits_affichage
PORT MAP(i_resetBar => reset_bar, i_clock => clock, i_load => '1', i_Value => read_data2, o_Value => int_read_data2   );

--Registre de 5 bits 

PIPE_Rd : register5bits_affichage
PORT MAP(i_resetBar => reset_bar, i_clock => clock, i_load => '1', i_Value => Instruction_reg_dst, o_Value => int_Instruction_reg_dst   );

--Output Driver 

MEM_TO_REG <= int_MEM_TO_REG;

REG_WRITE <= int_REG_WRITE;

MEM_READ <= int_MEM_READ;

MEM_WRITE <= int_MEM_WRITE;
  
ALU_RESULT <= int_ALU_result;

read_data_2 <= int_read_data2;

Instruction_reg_dst <= int_Instruction_reg_dst;

END STRUCT; 





















