===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 38.1643 seconds

  ----Wall Time----  ----Name----
    4.5655 ( 12.0%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.7795 (  9.9%)    Parse modules
    0.7410 (  1.9%)    Verify circuit
   19.9733 ( 52.3%)  'firrtl.circuit' Pipeline
    1.6105 (  4.2%)    'firrtl.module' Pipeline
    1.5024 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1080 (  0.3%)      LowerCHIRRTLPass
    0.1242 (  0.3%)    InferWidths
    0.9185 (  2.4%)    InferResets
    0.0566 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0947 (  0.2%)    WireDFT
    0.0998 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8261 (  2.2%)    LowerFIRRTLTypes
    8.2396 ( 21.6%)    'firrtl.module' Pipeline
    0.9099 (  2.4%)      ExpandWhens
    0.0226 (  0.1%)      RemoveInvalid
    6.8488 ( 17.9%)      Canonicalizer
    0.4583 (  1.2%)      InferReadWrite
    0.6038 (  1.6%)    Inliner
    1.2241 (  3.2%)    IMConstProp
    0.0723 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0698 (  0.2%)    BlackBoxReader
    0.0698 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.0678 ( 13.3%)    'firrtl.module' Pipeline
    5.0678 ( 13.3%)      Canonicalizer
    0.4830 (  1.3%)    RemoveUnusedPorts
    0.0686 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4506 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.0133 ( 10.5%)  LowerFIRRTLToHW
    0.0702 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.4644 ( 11.7%)  'hw.module' Pipeline
    1.0179 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7576 (  7.2%)    Canonicalizer
    0.6888 (  1.8%)    HWCleanup
    0.8687 (  2.3%)  'hw.module' Pipeline
    0.0818 (  0.2%)    HWLegalizeModules
    0.7868 (  2.1%)    PrettifyVerilog
    4.0599 ( 10.6%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   38.1643 (100.0%)  Total

{
  totalTime: 38.199,
  maxMemory: 710057984
}
