// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [319:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [63:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_read;
reg out_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln150_reg_3062;
reg    out_V_V_blk_n;
reg   [0:0] icmp_ln197_reg_3066;
reg   [31:0] i_0_reg_340;
wire   [31:0] add_ln147_fu_368_p2;
reg   [31:0] add_ln147_reg_3048;
reg    ap_block_state1;
wire   [0:0] icmp_ln147_fu_379_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_fu_384_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln150_fu_393_p2;
wire   [0:0] icmp_ln197_fu_960_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [15:0] accu_1_V_2_fu_60;
wire   [15:0] accu_1_V_3_fu_946_p3;
reg   [15:0] accu_2_V_2_fu_64;
wire   [15:0] accu_2_V_3_fu_938_p3;
reg   [15:0] accu_3_V_2_fu_68;
wire   [15:0] accu_3_V_3_fu_930_p3;
reg   [15:0] accu_4_V_2_fu_72;
wire   [15:0] accu_4_V_3_fu_922_p3;
reg   [15:0] accu_5_V_2_fu_76;
wire   [15:0] accu_5_V_3_fu_914_p3;
reg   [15:0] accu_6_V_2_fu_80;
wire   [15:0] accu_6_V_3_fu_906_p3;
reg   [15:0] accu_7_V_2_fu_84;
wire   [15:0] accu_7_V_3_fu_898_p3;
reg   [31:0] sf_1_fu_88;
wire   [31:0] sf_fu_954_p2;
reg   [31:0] nf_0_fu_92;
wire   [31:0] select_ln212_fu_2362_p3;
reg   [15:0] neust_V_1_0_0177_fu_96;
wire   [15:0] neust_V_1_0_1_fu_1022_p10;
reg   [15:0] neust_V_2_0_0178_fu_100;
wire   [15:0] neust_V_2_0_1_fu_1214_p10;
reg   [15:0] neust_V_3_0_0179_fu_104;
wire   [15:0] neust_V_3_0_1_fu_1406_p10;
reg   [15:0] neust_V_4_0_0180_fu_108;
wire   [15:0] neust_V_4_0_1_fu_1598_p10;
reg   [15:0] neust_V_5_0_0181_fu_112;
wire   [15:0] neust_V_5_0_1_fu_1790_p10;
reg   [15:0] neust_V_6_0_0182_fu_116;
wire   [15:0] neust_V_6_0_1_fu_1982_p10;
reg   [15:0] neust_V_7_0_0183_fu_120;
wire   [15:0] neust_V_7_0_1_fu_2174_p10;
reg   [15:0] neust_V_9_0_0185_fu_124;
wire   [15:0] neust_V_9_0_1_fu_1044_p10;
reg   [15:0] neust_V_10_0_0186_fu_128;
wire   [15:0] neust_V_10_0_1_fu_1236_p10;
reg   [15:0] neust_V_11_0_0187_fu_132;
wire   [15:0] neust_V_11_0_1_fu_1428_p10;
reg   [15:0] neust_V_12_0_0188_fu_136;
wire   [15:0] neust_V_12_0_1_fu_1620_p10;
reg   [15:0] neust_V_13_0_0189_fu_140;
wire   [15:0] neust_V_13_0_1_fu_1812_p10;
reg   [15:0] neust_V_14_0_0190_fu_144;
wire   [15:0] neust_V_14_0_1_fu_2004_p10;
reg   [15:0] neust_V_15_0_0191_fu_148;
wire   [15:0] neust_V_15_0_1_fu_2196_p10;
reg   [15:0] neust_V_17_0_0193_fu_152;
wire   [15:0] neust_V_17_0_1_fu_1066_p10;
reg   [15:0] neust_V_18_0_0194_fu_156;
wire   [15:0] neust_V_18_0_1_fu_1258_p10;
reg   [15:0] neust_V_19_0_0195_fu_160;
wire   [15:0] neust_V_19_0_1_fu_1450_p10;
reg   [15:0] neust_V_20_0_0196_fu_164;
wire   [15:0] neust_V_20_0_1_fu_1642_p10;
reg   [15:0] neust_V_21_0_0197_fu_168;
wire   [15:0] neust_V_21_0_1_fu_1834_p10;
reg   [15:0] neust_V_22_0_0198_fu_172;
wire   [15:0] neust_V_22_0_1_fu_2026_p10;
reg   [15:0] neust_V_23_0_0199_fu_176;
wire   [15:0] neust_V_23_0_1_fu_2218_p10;
reg   [15:0] neust_V_25_0_0201_fu_180;
wire   [15:0] neust_V_25_0_1_fu_1088_p10;
reg   [15:0] neust_V_26_0_0202_fu_184;
wire   [15:0] neust_V_26_0_1_fu_1280_p10;
reg   [15:0] neust_V_27_0_0203_fu_188;
wire   [15:0] neust_V_27_0_1_fu_1472_p10;
reg   [15:0] neust_V_28_0_0204_fu_192;
wire   [15:0] neust_V_28_0_1_fu_1664_p10;
reg   [15:0] neust_V_29_0_0205_fu_196;
wire   [15:0] neust_V_29_0_1_fu_1856_p10;
reg   [15:0] neust_V_30_0_0206_fu_200;
wire   [15:0] neust_V_30_0_1_fu_2048_p10;
reg   [15:0] neust_V_31_0_0207_fu_204;
wire   [15:0] neust_V_31_0_1_fu_2240_p10;
reg   [15:0] neust_V_33_0_0209_fu_208;
wire   [15:0] neust_V_33_0_1_fu_1110_p10;
reg   [15:0] neust_V_34_0_0210_fu_212;
wire   [15:0] neust_V_34_0_1_fu_1302_p10;
reg   [15:0] neust_V_35_0_0211_fu_216;
wire   [15:0] neust_V_35_0_1_fu_1494_p10;
reg   [15:0] neust_V_36_0_0212_fu_220;
wire   [15:0] neust_V_36_0_1_fu_1686_p10;
reg   [15:0] neust_V_37_0_0213_fu_224;
wire   [15:0] neust_V_37_0_1_fu_1878_p10;
reg   [15:0] neust_V_38_0_0214_fu_228;
wire   [15:0] neust_V_38_0_1_fu_2070_p10;
reg   [15:0] neust_V_39_0_0215_fu_232;
wire   [15:0] neust_V_39_0_1_fu_2262_p10;
reg   [15:0] neust_V_41_0_0217_fu_236;
wire   [15:0] neust_V_41_0_1_fu_1132_p10;
reg   [15:0] neust_V_42_0_0218_fu_240;
wire   [15:0] neust_V_42_0_1_fu_1324_p10;
reg   [15:0] neust_V_43_0_0219_fu_244;
wire   [15:0] neust_V_43_0_1_fu_1516_p10;
reg   [15:0] neust_V_44_0_0220_fu_248;
wire   [15:0] neust_V_44_0_1_fu_1708_p10;
reg   [15:0] neust_V_45_0_0221_fu_252;
wire   [15:0] neust_V_45_0_1_fu_1900_p10;
reg   [15:0] neust_V_46_0_0222_fu_256;
wire   [15:0] neust_V_46_0_1_fu_2092_p10;
reg   [15:0] neust_V_47_0_0223_fu_260;
wire   [15:0] neust_V_47_0_1_fu_2284_p10;
reg   [15:0] neust_V_49_0_0225_fu_264;
wire   [15:0] neust_V_49_0_1_fu_1154_p10;
reg   [15:0] neust_V_50_0_0226_fu_268;
wire   [15:0] neust_V_50_0_1_fu_1346_p10;
reg   [15:0] neust_V_51_0_0227_fu_272;
wire   [15:0] neust_V_51_0_1_fu_1538_p10;
reg   [15:0] neust_V_52_0_0228_fu_276;
wire   [15:0] neust_V_52_0_1_fu_1730_p10;
reg   [15:0] neust_V_53_0_0229_fu_280;
wire   [15:0] neust_V_53_0_1_fu_1922_p10;
reg   [15:0] neust_V_54_0_0230_fu_284;
wire   [15:0] neust_V_54_0_1_fu_2114_p10;
reg   [15:0] neust_V_55_0_0231_fu_288;
wire   [15:0] neust_V_55_0_1_fu_2306_p10;
reg   [15:0] neust_V_57_0_0233_fu_292;
wire   [15:0] neust_V_57_0_1_fu_1176_p10;
reg   [15:0] neust_V_58_0_0234_fu_296;
wire   [15:0] neust_V_58_0_1_fu_1368_p10;
reg   [15:0] neust_V_59_0_0235_fu_300;
wire   [15:0] neust_V_59_0_1_fu_1560_p10;
reg   [15:0] neust_V_60_0_0236_fu_304;
wire   [15:0] neust_V_60_0_1_fu_1752_p10;
reg   [15:0] neust_V_61_0_0237_fu_308;
wire   [15:0] neust_V_61_0_1_fu_1944_p10;
reg   [15:0] neust_V_62_0_0238_fu_312;
wire   [15:0] neust_V_62_0_1_fu_2136_p10;
reg   [15:0] neust_V_63_0_0239_fu_316;
wire   [15:0] neust_V_63_0_1_fu_2328_p10;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] shl_ln147_fu_356_p2;
wire   [31:0] shl_ln147_1_fu_362_p2;
wire   [2:0] trunc_ln169_fu_600_p1;
wire   [15:0] phi_ln169_1_fu_604_p10;
wire   [11:0] trunc_ln1333_1_fu_626_p4;
wire  signed [15:0] sext_ln1333_fu_636_p1;
wire   [15:0] phi_ln169_2_fu_646_p10;
wire   [11:0] trunc_ln1333_2_fu_668_p4;
wire  signed [15:0] sext_ln1333_1_fu_678_p1;
wire   [15:0] phi_ln169_3_fu_688_p10;
wire   [11:0] trunc_ln1333_3_fu_710_p4;
wire  signed [15:0] sext_ln1333_2_fu_720_p1;
wire   [15:0] phi_ln169_4_fu_730_p10;
wire   [11:0] trunc_ln1333_4_fu_752_p4;
wire  signed [15:0] sext_ln1333_3_fu_762_p1;
wire   [15:0] phi_ln169_5_fu_772_p10;
wire   [11:0] trunc_ln1333_5_fu_794_p4;
wire  signed [15:0] sext_ln1333_4_fu_804_p1;
wire   [15:0] phi_ln169_6_fu_814_p10;
wire   [11:0] trunc_ln1333_6_fu_836_p4;
wire  signed [15:0] sext_ln1333_5_fu_846_p1;
wire   [15:0] phi_ln169_7_fu_856_p10;
wire   [11:0] trunc_ln1333_7_fu_878_p4;
wire  signed [15:0] sext_ln1333_6_fu_888_p1;
wire   [0:0] icmp_ln165_fu_594_p2;
wire   [15:0] accu_7_V_fu_892_p2;
wire   [15:0] accu_6_V_fu_850_p2;
wire   [15:0] accu_5_V_fu_808_p2;
wire   [15:0] accu_4_V_fu_766_p2;
wire   [15:0] accu_3_V_fu_724_p2;
wire   [15:0] accu_2_V_fu_682_p2;
wire   [15:0] accu_1_V_fu_640_p2;
wire   [0:0] tmp_1_fu_1006_p3;
wire   [15:0] select_ln204_fu_1014_p3;
wire   [0:0] tmp_2_fu_1198_p3;
wire   [15:0] select_ln204_1_fu_1206_p3;
wire   [0:0] tmp_3_fu_1390_p3;
wire   [15:0] select_ln204_2_fu_1398_p3;
wire   [0:0] tmp_4_fu_1582_p3;
wire   [15:0] select_ln204_3_fu_1590_p3;
wire   [0:0] tmp_5_fu_1774_p3;
wire   [15:0] select_ln204_4_fu_1782_p3;
wire   [0:0] tmp_6_fu_1966_p3;
wire   [15:0] select_ln204_5_fu_1974_p3;
wire   [0:0] tmp_7_fu_2158_p3;
wire   [15:0] select_ln204_6_fu_2166_p3;
wire   [31:0] nf_fu_2350_p2;
wire   [0:0] icmp_ln212_fu_2356_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U1(
    .din0(neust_V_1_0_0177_fu_96),
    .din1(neust_V_9_0_0185_fu_124),
    .din2(neust_V_17_0_0193_fu_152),
    .din3(neust_V_25_0_0201_fu_180),
    .din4(neust_V_33_0_0209_fu_208),
    .din5(neust_V_41_0_0217_fu_236),
    .din6(neust_V_49_0_0225_fu_264),
    .din7(neust_V_57_0_0233_fu_292),
    .din8(trunc_ln169_fu_600_p1),
    .dout(phi_ln169_1_fu_604_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U2(
    .din0(neust_V_2_0_0178_fu_100),
    .din1(neust_V_10_0_0186_fu_128),
    .din2(neust_V_18_0_0194_fu_156),
    .din3(neust_V_26_0_0202_fu_184),
    .din4(neust_V_34_0_0210_fu_212),
    .din5(neust_V_42_0_0218_fu_240),
    .din6(neust_V_50_0_0226_fu_268),
    .din7(neust_V_58_0_0234_fu_296),
    .din8(trunc_ln169_fu_600_p1),
    .dout(phi_ln169_2_fu_646_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U3(
    .din0(neust_V_3_0_0179_fu_104),
    .din1(neust_V_11_0_0187_fu_132),
    .din2(neust_V_19_0_0195_fu_160),
    .din3(neust_V_27_0_0203_fu_188),
    .din4(neust_V_35_0_0211_fu_216),
    .din5(neust_V_43_0_0219_fu_244),
    .din6(neust_V_51_0_0227_fu_272),
    .din7(neust_V_59_0_0235_fu_300),
    .din8(trunc_ln169_fu_600_p1),
    .dout(phi_ln169_3_fu_688_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U4(
    .din0(neust_V_4_0_0180_fu_108),
    .din1(neust_V_12_0_0188_fu_136),
    .din2(neust_V_20_0_0196_fu_164),
    .din3(neust_V_28_0_0204_fu_192),
    .din4(neust_V_36_0_0212_fu_220),
    .din5(neust_V_44_0_0220_fu_248),
    .din6(neust_V_52_0_0228_fu_276),
    .din7(neust_V_60_0_0236_fu_304),
    .din8(trunc_ln169_fu_600_p1),
    .dout(phi_ln169_4_fu_730_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U5(
    .din0(neust_V_5_0_0181_fu_112),
    .din1(neust_V_13_0_0189_fu_140),
    .din2(neust_V_21_0_0197_fu_168),
    .din3(neust_V_29_0_0205_fu_196),
    .din4(neust_V_37_0_0213_fu_224),
    .din5(neust_V_45_0_0221_fu_252),
    .din6(neust_V_53_0_0229_fu_280),
    .din7(neust_V_61_0_0237_fu_308),
    .din8(trunc_ln169_fu_600_p1),
    .dout(phi_ln169_5_fu_772_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U6(
    .din0(neust_V_6_0_0182_fu_116),
    .din1(neust_V_14_0_0190_fu_144),
    .din2(neust_V_22_0_0198_fu_172),
    .din3(neust_V_30_0_0206_fu_200),
    .din4(neust_V_38_0_0214_fu_228),
    .din5(neust_V_46_0_0222_fu_256),
    .din6(neust_V_54_0_0230_fu_284),
    .din7(neust_V_62_0_0238_fu_312),
    .din8(trunc_ln169_fu_600_p1),
    .dout(phi_ln169_6_fu_814_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U7(
    .din0(neust_V_7_0_0183_fu_120),
    .din1(neust_V_15_0_0191_fu_148),
    .din2(neust_V_23_0_0199_fu_176),
    .din3(neust_V_31_0_0207_fu_204),
    .din4(neust_V_39_0_0215_fu_232),
    .din5(neust_V_47_0_0223_fu_260),
    .din6(neust_V_55_0_0231_fu_288),
    .din7(neust_V_63_0_0239_fu_316),
    .din8(trunc_ln169_fu_600_p1),
    .dout(phi_ln169_7_fu_856_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U8(
    .din0(select_ln204_fu_1014_p3),
    .din1(neust_V_1_0_0177_fu_96),
    .din2(neust_V_1_0_0177_fu_96),
    .din3(neust_V_1_0_0177_fu_96),
    .din4(neust_V_1_0_0177_fu_96),
    .din5(neust_V_1_0_0177_fu_96),
    .din6(neust_V_1_0_0177_fu_96),
    .din7(neust_V_1_0_0177_fu_96),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_1_0_1_fu_1022_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U9(
    .din0(neust_V_9_0_0185_fu_124),
    .din1(select_ln204_fu_1014_p3),
    .din2(neust_V_9_0_0185_fu_124),
    .din3(neust_V_9_0_0185_fu_124),
    .din4(neust_V_9_0_0185_fu_124),
    .din5(neust_V_9_0_0185_fu_124),
    .din6(neust_V_9_0_0185_fu_124),
    .din7(neust_V_9_0_0185_fu_124),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_9_0_1_fu_1044_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U10(
    .din0(neust_V_17_0_0193_fu_152),
    .din1(neust_V_17_0_0193_fu_152),
    .din2(select_ln204_fu_1014_p3),
    .din3(neust_V_17_0_0193_fu_152),
    .din4(neust_V_17_0_0193_fu_152),
    .din5(neust_V_17_0_0193_fu_152),
    .din6(neust_V_17_0_0193_fu_152),
    .din7(neust_V_17_0_0193_fu_152),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_17_0_1_fu_1066_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U11(
    .din0(neust_V_25_0_0201_fu_180),
    .din1(neust_V_25_0_0201_fu_180),
    .din2(neust_V_25_0_0201_fu_180),
    .din3(select_ln204_fu_1014_p3),
    .din4(neust_V_25_0_0201_fu_180),
    .din5(neust_V_25_0_0201_fu_180),
    .din6(neust_V_25_0_0201_fu_180),
    .din7(neust_V_25_0_0201_fu_180),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_25_0_1_fu_1088_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U12(
    .din0(neust_V_33_0_0209_fu_208),
    .din1(neust_V_33_0_0209_fu_208),
    .din2(neust_V_33_0_0209_fu_208),
    .din3(neust_V_33_0_0209_fu_208),
    .din4(select_ln204_fu_1014_p3),
    .din5(neust_V_33_0_0209_fu_208),
    .din6(neust_V_33_0_0209_fu_208),
    .din7(neust_V_33_0_0209_fu_208),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_33_0_1_fu_1110_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U13(
    .din0(neust_V_41_0_0217_fu_236),
    .din1(neust_V_41_0_0217_fu_236),
    .din2(neust_V_41_0_0217_fu_236),
    .din3(neust_V_41_0_0217_fu_236),
    .din4(neust_V_41_0_0217_fu_236),
    .din5(select_ln204_fu_1014_p3),
    .din6(neust_V_41_0_0217_fu_236),
    .din7(neust_V_41_0_0217_fu_236),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_41_0_1_fu_1132_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U14(
    .din0(neust_V_49_0_0225_fu_264),
    .din1(neust_V_49_0_0225_fu_264),
    .din2(neust_V_49_0_0225_fu_264),
    .din3(neust_V_49_0_0225_fu_264),
    .din4(neust_V_49_0_0225_fu_264),
    .din5(neust_V_49_0_0225_fu_264),
    .din6(select_ln204_fu_1014_p3),
    .din7(neust_V_49_0_0225_fu_264),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_49_0_1_fu_1154_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U15(
    .din0(neust_V_57_0_0233_fu_292),
    .din1(neust_V_57_0_0233_fu_292),
    .din2(neust_V_57_0_0233_fu_292),
    .din3(neust_V_57_0_0233_fu_292),
    .din4(neust_V_57_0_0233_fu_292),
    .din5(neust_V_57_0_0233_fu_292),
    .din6(neust_V_57_0_0233_fu_292),
    .din7(select_ln204_fu_1014_p3),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_57_0_1_fu_1176_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U16(
    .din0(select_ln204_1_fu_1206_p3),
    .din1(neust_V_2_0_0178_fu_100),
    .din2(neust_V_2_0_0178_fu_100),
    .din3(neust_V_2_0_0178_fu_100),
    .din4(neust_V_2_0_0178_fu_100),
    .din5(neust_V_2_0_0178_fu_100),
    .din6(neust_V_2_0_0178_fu_100),
    .din7(neust_V_2_0_0178_fu_100),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_2_0_1_fu_1214_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U17(
    .din0(neust_V_10_0_0186_fu_128),
    .din1(select_ln204_1_fu_1206_p3),
    .din2(neust_V_10_0_0186_fu_128),
    .din3(neust_V_10_0_0186_fu_128),
    .din4(neust_V_10_0_0186_fu_128),
    .din5(neust_V_10_0_0186_fu_128),
    .din6(neust_V_10_0_0186_fu_128),
    .din7(neust_V_10_0_0186_fu_128),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_10_0_1_fu_1236_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U18(
    .din0(neust_V_18_0_0194_fu_156),
    .din1(neust_V_18_0_0194_fu_156),
    .din2(select_ln204_1_fu_1206_p3),
    .din3(neust_V_18_0_0194_fu_156),
    .din4(neust_V_18_0_0194_fu_156),
    .din5(neust_V_18_0_0194_fu_156),
    .din6(neust_V_18_0_0194_fu_156),
    .din7(neust_V_18_0_0194_fu_156),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_18_0_1_fu_1258_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U19(
    .din0(neust_V_26_0_0202_fu_184),
    .din1(neust_V_26_0_0202_fu_184),
    .din2(neust_V_26_0_0202_fu_184),
    .din3(select_ln204_1_fu_1206_p3),
    .din4(neust_V_26_0_0202_fu_184),
    .din5(neust_V_26_0_0202_fu_184),
    .din6(neust_V_26_0_0202_fu_184),
    .din7(neust_V_26_0_0202_fu_184),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_26_0_1_fu_1280_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U20(
    .din0(neust_V_34_0_0210_fu_212),
    .din1(neust_V_34_0_0210_fu_212),
    .din2(neust_V_34_0_0210_fu_212),
    .din3(neust_V_34_0_0210_fu_212),
    .din4(select_ln204_1_fu_1206_p3),
    .din5(neust_V_34_0_0210_fu_212),
    .din6(neust_V_34_0_0210_fu_212),
    .din7(neust_V_34_0_0210_fu_212),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_34_0_1_fu_1302_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U21(
    .din0(neust_V_42_0_0218_fu_240),
    .din1(neust_V_42_0_0218_fu_240),
    .din2(neust_V_42_0_0218_fu_240),
    .din3(neust_V_42_0_0218_fu_240),
    .din4(neust_V_42_0_0218_fu_240),
    .din5(select_ln204_1_fu_1206_p3),
    .din6(neust_V_42_0_0218_fu_240),
    .din7(neust_V_42_0_0218_fu_240),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_42_0_1_fu_1324_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U22(
    .din0(neust_V_50_0_0226_fu_268),
    .din1(neust_V_50_0_0226_fu_268),
    .din2(neust_V_50_0_0226_fu_268),
    .din3(neust_V_50_0_0226_fu_268),
    .din4(neust_V_50_0_0226_fu_268),
    .din5(neust_V_50_0_0226_fu_268),
    .din6(select_ln204_1_fu_1206_p3),
    .din7(neust_V_50_0_0226_fu_268),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_50_0_1_fu_1346_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U23(
    .din0(neust_V_58_0_0234_fu_296),
    .din1(neust_V_58_0_0234_fu_296),
    .din2(neust_V_58_0_0234_fu_296),
    .din3(neust_V_58_0_0234_fu_296),
    .din4(neust_V_58_0_0234_fu_296),
    .din5(neust_V_58_0_0234_fu_296),
    .din6(neust_V_58_0_0234_fu_296),
    .din7(select_ln204_1_fu_1206_p3),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_58_0_1_fu_1368_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U24(
    .din0(select_ln204_2_fu_1398_p3),
    .din1(neust_V_3_0_0179_fu_104),
    .din2(neust_V_3_0_0179_fu_104),
    .din3(neust_V_3_0_0179_fu_104),
    .din4(neust_V_3_0_0179_fu_104),
    .din5(neust_V_3_0_0179_fu_104),
    .din6(neust_V_3_0_0179_fu_104),
    .din7(neust_V_3_0_0179_fu_104),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_3_0_1_fu_1406_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U25(
    .din0(neust_V_11_0_0187_fu_132),
    .din1(select_ln204_2_fu_1398_p3),
    .din2(neust_V_11_0_0187_fu_132),
    .din3(neust_V_11_0_0187_fu_132),
    .din4(neust_V_11_0_0187_fu_132),
    .din5(neust_V_11_0_0187_fu_132),
    .din6(neust_V_11_0_0187_fu_132),
    .din7(neust_V_11_0_0187_fu_132),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_11_0_1_fu_1428_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U26(
    .din0(neust_V_19_0_0195_fu_160),
    .din1(neust_V_19_0_0195_fu_160),
    .din2(select_ln204_2_fu_1398_p3),
    .din3(neust_V_19_0_0195_fu_160),
    .din4(neust_V_19_0_0195_fu_160),
    .din5(neust_V_19_0_0195_fu_160),
    .din6(neust_V_19_0_0195_fu_160),
    .din7(neust_V_19_0_0195_fu_160),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_19_0_1_fu_1450_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U27(
    .din0(neust_V_27_0_0203_fu_188),
    .din1(neust_V_27_0_0203_fu_188),
    .din2(neust_V_27_0_0203_fu_188),
    .din3(select_ln204_2_fu_1398_p3),
    .din4(neust_V_27_0_0203_fu_188),
    .din5(neust_V_27_0_0203_fu_188),
    .din6(neust_V_27_0_0203_fu_188),
    .din7(neust_V_27_0_0203_fu_188),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_27_0_1_fu_1472_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U28(
    .din0(neust_V_35_0_0211_fu_216),
    .din1(neust_V_35_0_0211_fu_216),
    .din2(neust_V_35_0_0211_fu_216),
    .din3(neust_V_35_0_0211_fu_216),
    .din4(select_ln204_2_fu_1398_p3),
    .din5(neust_V_35_0_0211_fu_216),
    .din6(neust_V_35_0_0211_fu_216),
    .din7(neust_V_35_0_0211_fu_216),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_35_0_1_fu_1494_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U29(
    .din0(neust_V_43_0_0219_fu_244),
    .din1(neust_V_43_0_0219_fu_244),
    .din2(neust_V_43_0_0219_fu_244),
    .din3(neust_V_43_0_0219_fu_244),
    .din4(neust_V_43_0_0219_fu_244),
    .din5(select_ln204_2_fu_1398_p3),
    .din6(neust_V_43_0_0219_fu_244),
    .din7(neust_V_43_0_0219_fu_244),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_43_0_1_fu_1516_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U30(
    .din0(neust_V_51_0_0227_fu_272),
    .din1(neust_V_51_0_0227_fu_272),
    .din2(neust_V_51_0_0227_fu_272),
    .din3(neust_V_51_0_0227_fu_272),
    .din4(neust_V_51_0_0227_fu_272),
    .din5(neust_V_51_0_0227_fu_272),
    .din6(select_ln204_2_fu_1398_p3),
    .din7(neust_V_51_0_0227_fu_272),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_51_0_1_fu_1538_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U31(
    .din0(neust_V_59_0_0235_fu_300),
    .din1(neust_V_59_0_0235_fu_300),
    .din2(neust_V_59_0_0235_fu_300),
    .din3(neust_V_59_0_0235_fu_300),
    .din4(neust_V_59_0_0235_fu_300),
    .din5(neust_V_59_0_0235_fu_300),
    .din6(neust_V_59_0_0235_fu_300),
    .din7(select_ln204_2_fu_1398_p3),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_59_0_1_fu_1560_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U32(
    .din0(select_ln204_3_fu_1590_p3),
    .din1(neust_V_4_0_0180_fu_108),
    .din2(neust_V_4_0_0180_fu_108),
    .din3(neust_V_4_0_0180_fu_108),
    .din4(neust_V_4_0_0180_fu_108),
    .din5(neust_V_4_0_0180_fu_108),
    .din6(neust_V_4_0_0180_fu_108),
    .din7(neust_V_4_0_0180_fu_108),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_4_0_1_fu_1598_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U33(
    .din0(neust_V_12_0_0188_fu_136),
    .din1(select_ln204_3_fu_1590_p3),
    .din2(neust_V_12_0_0188_fu_136),
    .din3(neust_V_12_0_0188_fu_136),
    .din4(neust_V_12_0_0188_fu_136),
    .din5(neust_V_12_0_0188_fu_136),
    .din6(neust_V_12_0_0188_fu_136),
    .din7(neust_V_12_0_0188_fu_136),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_12_0_1_fu_1620_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U34(
    .din0(neust_V_20_0_0196_fu_164),
    .din1(neust_V_20_0_0196_fu_164),
    .din2(select_ln204_3_fu_1590_p3),
    .din3(neust_V_20_0_0196_fu_164),
    .din4(neust_V_20_0_0196_fu_164),
    .din5(neust_V_20_0_0196_fu_164),
    .din6(neust_V_20_0_0196_fu_164),
    .din7(neust_V_20_0_0196_fu_164),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_20_0_1_fu_1642_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U35(
    .din0(neust_V_28_0_0204_fu_192),
    .din1(neust_V_28_0_0204_fu_192),
    .din2(neust_V_28_0_0204_fu_192),
    .din3(select_ln204_3_fu_1590_p3),
    .din4(neust_V_28_0_0204_fu_192),
    .din5(neust_V_28_0_0204_fu_192),
    .din6(neust_V_28_0_0204_fu_192),
    .din7(neust_V_28_0_0204_fu_192),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_28_0_1_fu_1664_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U36(
    .din0(neust_V_36_0_0212_fu_220),
    .din1(neust_V_36_0_0212_fu_220),
    .din2(neust_V_36_0_0212_fu_220),
    .din3(neust_V_36_0_0212_fu_220),
    .din4(select_ln204_3_fu_1590_p3),
    .din5(neust_V_36_0_0212_fu_220),
    .din6(neust_V_36_0_0212_fu_220),
    .din7(neust_V_36_0_0212_fu_220),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_36_0_1_fu_1686_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U37(
    .din0(neust_V_44_0_0220_fu_248),
    .din1(neust_V_44_0_0220_fu_248),
    .din2(neust_V_44_0_0220_fu_248),
    .din3(neust_V_44_0_0220_fu_248),
    .din4(neust_V_44_0_0220_fu_248),
    .din5(select_ln204_3_fu_1590_p3),
    .din6(neust_V_44_0_0220_fu_248),
    .din7(neust_V_44_0_0220_fu_248),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_44_0_1_fu_1708_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U38(
    .din0(neust_V_52_0_0228_fu_276),
    .din1(neust_V_52_0_0228_fu_276),
    .din2(neust_V_52_0_0228_fu_276),
    .din3(neust_V_52_0_0228_fu_276),
    .din4(neust_V_52_0_0228_fu_276),
    .din5(neust_V_52_0_0228_fu_276),
    .din6(select_ln204_3_fu_1590_p3),
    .din7(neust_V_52_0_0228_fu_276),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_52_0_1_fu_1730_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U39(
    .din0(neust_V_60_0_0236_fu_304),
    .din1(neust_V_60_0_0236_fu_304),
    .din2(neust_V_60_0_0236_fu_304),
    .din3(neust_V_60_0_0236_fu_304),
    .din4(neust_V_60_0_0236_fu_304),
    .din5(neust_V_60_0_0236_fu_304),
    .din6(neust_V_60_0_0236_fu_304),
    .din7(select_ln204_3_fu_1590_p3),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_60_0_1_fu_1752_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U40(
    .din0(select_ln204_4_fu_1782_p3),
    .din1(neust_V_5_0_0181_fu_112),
    .din2(neust_V_5_0_0181_fu_112),
    .din3(neust_V_5_0_0181_fu_112),
    .din4(neust_V_5_0_0181_fu_112),
    .din5(neust_V_5_0_0181_fu_112),
    .din6(neust_V_5_0_0181_fu_112),
    .din7(neust_V_5_0_0181_fu_112),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_5_0_1_fu_1790_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U41(
    .din0(neust_V_13_0_0189_fu_140),
    .din1(select_ln204_4_fu_1782_p3),
    .din2(neust_V_13_0_0189_fu_140),
    .din3(neust_V_13_0_0189_fu_140),
    .din4(neust_V_13_0_0189_fu_140),
    .din5(neust_V_13_0_0189_fu_140),
    .din6(neust_V_13_0_0189_fu_140),
    .din7(neust_V_13_0_0189_fu_140),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_13_0_1_fu_1812_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U42(
    .din0(neust_V_21_0_0197_fu_168),
    .din1(neust_V_21_0_0197_fu_168),
    .din2(select_ln204_4_fu_1782_p3),
    .din3(neust_V_21_0_0197_fu_168),
    .din4(neust_V_21_0_0197_fu_168),
    .din5(neust_V_21_0_0197_fu_168),
    .din6(neust_V_21_0_0197_fu_168),
    .din7(neust_V_21_0_0197_fu_168),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_21_0_1_fu_1834_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U43(
    .din0(neust_V_29_0_0205_fu_196),
    .din1(neust_V_29_0_0205_fu_196),
    .din2(neust_V_29_0_0205_fu_196),
    .din3(select_ln204_4_fu_1782_p3),
    .din4(neust_V_29_0_0205_fu_196),
    .din5(neust_V_29_0_0205_fu_196),
    .din6(neust_V_29_0_0205_fu_196),
    .din7(neust_V_29_0_0205_fu_196),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_29_0_1_fu_1856_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U44(
    .din0(neust_V_37_0_0213_fu_224),
    .din1(neust_V_37_0_0213_fu_224),
    .din2(neust_V_37_0_0213_fu_224),
    .din3(neust_V_37_0_0213_fu_224),
    .din4(select_ln204_4_fu_1782_p3),
    .din5(neust_V_37_0_0213_fu_224),
    .din6(neust_V_37_0_0213_fu_224),
    .din7(neust_V_37_0_0213_fu_224),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_37_0_1_fu_1878_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U45(
    .din0(neust_V_45_0_0221_fu_252),
    .din1(neust_V_45_0_0221_fu_252),
    .din2(neust_V_45_0_0221_fu_252),
    .din3(neust_V_45_0_0221_fu_252),
    .din4(neust_V_45_0_0221_fu_252),
    .din5(select_ln204_4_fu_1782_p3),
    .din6(neust_V_45_0_0221_fu_252),
    .din7(neust_V_45_0_0221_fu_252),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_45_0_1_fu_1900_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U46(
    .din0(neust_V_53_0_0229_fu_280),
    .din1(neust_V_53_0_0229_fu_280),
    .din2(neust_V_53_0_0229_fu_280),
    .din3(neust_V_53_0_0229_fu_280),
    .din4(neust_V_53_0_0229_fu_280),
    .din5(neust_V_53_0_0229_fu_280),
    .din6(select_ln204_4_fu_1782_p3),
    .din7(neust_V_53_0_0229_fu_280),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_53_0_1_fu_1922_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U47(
    .din0(neust_V_61_0_0237_fu_308),
    .din1(neust_V_61_0_0237_fu_308),
    .din2(neust_V_61_0_0237_fu_308),
    .din3(neust_V_61_0_0237_fu_308),
    .din4(neust_V_61_0_0237_fu_308),
    .din5(neust_V_61_0_0237_fu_308),
    .din6(neust_V_61_0_0237_fu_308),
    .din7(select_ln204_4_fu_1782_p3),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_61_0_1_fu_1944_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U48(
    .din0(select_ln204_5_fu_1974_p3),
    .din1(neust_V_6_0_0182_fu_116),
    .din2(neust_V_6_0_0182_fu_116),
    .din3(neust_V_6_0_0182_fu_116),
    .din4(neust_V_6_0_0182_fu_116),
    .din5(neust_V_6_0_0182_fu_116),
    .din6(neust_V_6_0_0182_fu_116),
    .din7(neust_V_6_0_0182_fu_116),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_6_0_1_fu_1982_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U49(
    .din0(neust_V_14_0_0190_fu_144),
    .din1(select_ln204_5_fu_1974_p3),
    .din2(neust_V_14_0_0190_fu_144),
    .din3(neust_V_14_0_0190_fu_144),
    .din4(neust_V_14_0_0190_fu_144),
    .din5(neust_V_14_0_0190_fu_144),
    .din6(neust_V_14_0_0190_fu_144),
    .din7(neust_V_14_0_0190_fu_144),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_14_0_1_fu_2004_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U50(
    .din0(neust_V_22_0_0198_fu_172),
    .din1(neust_V_22_0_0198_fu_172),
    .din2(select_ln204_5_fu_1974_p3),
    .din3(neust_V_22_0_0198_fu_172),
    .din4(neust_V_22_0_0198_fu_172),
    .din5(neust_V_22_0_0198_fu_172),
    .din6(neust_V_22_0_0198_fu_172),
    .din7(neust_V_22_0_0198_fu_172),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_22_0_1_fu_2026_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U51(
    .din0(neust_V_30_0_0206_fu_200),
    .din1(neust_V_30_0_0206_fu_200),
    .din2(neust_V_30_0_0206_fu_200),
    .din3(select_ln204_5_fu_1974_p3),
    .din4(neust_V_30_0_0206_fu_200),
    .din5(neust_V_30_0_0206_fu_200),
    .din6(neust_V_30_0_0206_fu_200),
    .din7(neust_V_30_0_0206_fu_200),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_30_0_1_fu_2048_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U52(
    .din0(neust_V_38_0_0214_fu_228),
    .din1(neust_V_38_0_0214_fu_228),
    .din2(neust_V_38_0_0214_fu_228),
    .din3(neust_V_38_0_0214_fu_228),
    .din4(select_ln204_5_fu_1974_p3),
    .din5(neust_V_38_0_0214_fu_228),
    .din6(neust_V_38_0_0214_fu_228),
    .din7(neust_V_38_0_0214_fu_228),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_38_0_1_fu_2070_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U53(
    .din0(neust_V_46_0_0222_fu_256),
    .din1(neust_V_46_0_0222_fu_256),
    .din2(neust_V_46_0_0222_fu_256),
    .din3(neust_V_46_0_0222_fu_256),
    .din4(neust_V_46_0_0222_fu_256),
    .din5(select_ln204_5_fu_1974_p3),
    .din6(neust_V_46_0_0222_fu_256),
    .din7(neust_V_46_0_0222_fu_256),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_46_0_1_fu_2092_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U54(
    .din0(neust_V_54_0_0230_fu_284),
    .din1(neust_V_54_0_0230_fu_284),
    .din2(neust_V_54_0_0230_fu_284),
    .din3(neust_V_54_0_0230_fu_284),
    .din4(neust_V_54_0_0230_fu_284),
    .din5(neust_V_54_0_0230_fu_284),
    .din6(select_ln204_5_fu_1974_p3),
    .din7(neust_V_54_0_0230_fu_284),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_54_0_1_fu_2114_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U55(
    .din0(neust_V_62_0_0238_fu_312),
    .din1(neust_V_62_0_0238_fu_312),
    .din2(neust_V_62_0_0238_fu_312),
    .din3(neust_V_62_0_0238_fu_312),
    .din4(neust_V_62_0_0238_fu_312),
    .din5(neust_V_62_0_0238_fu_312),
    .din6(neust_V_62_0_0238_fu_312),
    .din7(select_ln204_5_fu_1974_p3),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_62_0_1_fu_2136_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U56(
    .din0(select_ln204_6_fu_2166_p3),
    .din1(neust_V_7_0_0183_fu_120),
    .din2(neust_V_7_0_0183_fu_120),
    .din3(neust_V_7_0_0183_fu_120),
    .din4(neust_V_7_0_0183_fu_120),
    .din5(neust_V_7_0_0183_fu_120),
    .din6(neust_V_7_0_0183_fu_120),
    .din7(neust_V_7_0_0183_fu_120),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_7_0_1_fu_2174_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U57(
    .din0(neust_V_15_0_0191_fu_148),
    .din1(select_ln204_6_fu_2166_p3),
    .din2(neust_V_15_0_0191_fu_148),
    .din3(neust_V_15_0_0191_fu_148),
    .din4(neust_V_15_0_0191_fu_148),
    .din5(neust_V_15_0_0191_fu_148),
    .din6(neust_V_15_0_0191_fu_148),
    .din7(neust_V_15_0_0191_fu_148),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_15_0_1_fu_2196_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U58(
    .din0(neust_V_23_0_0199_fu_176),
    .din1(neust_V_23_0_0199_fu_176),
    .din2(select_ln204_6_fu_2166_p3),
    .din3(neust_V_23_0_0199_fu_176),
    .din4(neust_V_23_0_0199_fu_176),
    .din5(neust_V_23_0_0199_fu_176),
    .din6(neust_V_23_0_0199_fu_176),
    .din7(neust_V_23_0_0199_fu_176),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_23_0_1_fu_2218_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U59(
    .din0(neust_V_31_0_0207_fu_204),
    .din1(neust_V_31_0_0207_fu_204),
    .din2(neust_V_31_0_0207_fu_204),
    .din3(select_ln204_6_fu_2166_p3),
    .din4(neust_V_31_0_0207_fu_204),
    .din5(neust_V_31_0_0207_fu_204),
    .din6(neust_V_31_0_0207_fu_204),
    .din7(neust_V_31_0_0207_fu_204),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_31_0_1_fu_2240_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U60(
    .din0(neust_V_39_0_0215_fu_232),
    .din1(neust_V_39_0_0215_fu_232),
    .din2(neust_V_39_0_0215_fu_232),
    .din3(neust_V_39_0_0215_fu_232),
    .din4(select_ln204_6_fu_2166_p3),
    .din5(neust_V_39_0_0215_fu_232),
    .din6(neust_V_39_0_0215_fu_232),
    .din7(neust_V_39_0_0215_fu_232),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_39_0_1_fu_2262_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U61(
    .din0(neust_V_47_0_0223_fu_260),
    .din1(neust_V_47_0_0223_fu_260),
    .din2(neust_V_47_0_0223_fu_260),
    .din3(neust_V_47_0_0223_fu_260),
    .din4(neust_V_47_0_0223_fu_260),
    .din5(select_ln204_6_fu_2166_p3),
    .din6(neust_V_47_0_0223_fu_260),
    .din7(neust_V_47_0_0223_fu_260),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_47_0_1_fu_2284_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U62(
    .din0(neust_V_55_0_0231_fu_288),
    .din1(neust_V_55_0_0231_fu_288),
    .din2(neust_V_55_0_0231_fu_288),
    .din3(neust_V_55_0_0231_fu_288),
    .din4(neust_V_55_0_0231_fu_288),
    .din5(neust_V_55_0_0231_fu_288),
    .din6(select_ln204_6_fu_2166_p3),
    .din7(neust_V_55_0_0231_fu_288),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_55_0_1_fu_2306_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U63(
    .din0(neust_V_63_0_0239_fu_316),
    .din1(neust_V_63_0_0239_fu_316),
    .din2(neust_V_63_0_0239_fu_316),
    .din3(neust_V_63_0_0239_fu_316),
    .din4(neust_V_63_0_0239_fu_316),
    .din5(neust_V_63_0_0239_fu_316),
    .din6(neust_V_63_0_0239_fu_316),
    .din7(select_ln204_6_fu_2166_p3),
    .din8(trunc_ln169_fu_600_p1),
    .dout(neust_V_63_0_1_fu_2328_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_379_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_340 <= i_fu_384_p2;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_340 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_379_p2 == 1'd0) & (icmp_ln197_fu_960_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_0_fu_92 <= select_ln212_fu_2362_p3;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_0_fu_92 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_960_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_379_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_88 <= sf_fu_954_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_379_p2 == 1'd0) & (icmp_ln197_fu_960_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_88 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_379_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_1_V_2_fu_60 <= accu_1_V_3_fu_946_p3;
        accu_2_V_2_fu_64 <= accu_2_V_3_fu_938_p3;
        accu_3_V_2_fu_68 <= accu_3_V_3_fu_930_p3;
        accu_4_V_2_fu_72 <= accu_4_V_3_fu_922_p3;
        accu_5_V_2_fu_76 <= accu_5_V_3_fu_914_p3;
        accu_6_V_2_fu_80 <= accu_6_V_3_fu_906_p3;
        accu_7_V_2_fu_84 <= accu_7_V_3_fu_898_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln147_reg_3048[31 : 5] <= add_ln147_fu_368_p2[31 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_379_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln150_reg_3062 <= icmp_ln150_fu_393_p2;
        icmp_ln197_reg_3066 <= icmp_ln197_fu_960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_379_p2 == 1'd0) & (icmp_ln197_fu_960_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_V_10_0_0186_fu_128 <= neust_V_10_0_1_fu_1236_p10;
        neust_V_11_0_0187_fu_132 <= neust_V_11_0_1_fu_1428_p10;
        neust_V_12_0_0188_fu_136 <= neust_V_12_0_1_fu_1620_p10;
        neust_V_13_0_0189_fu_140 <= neust_V_13_0_1_fu_1812_p10;
        neust_V_14_0_0190_fu_144 <= neust_V_14_0_1_fu_2004_p10;
        neust_V_15_0_0191_fu_148 <= neust_V_15_0_1_fu_2196_p10;
        neust_V_17_0_0193_fu_152 <= neust_V_17_0_1_fu_1066_p10;
        neust_V_18_0_0194_fu_156 <= neust_V_18_0_1_fu_1258_p10;
        neust_V_19_0_0195_fu_160 <= neust_V_19_0_1_fu_1450_p10;
        neust_V_1_0_0177_fu_96 <= neust_V_1_0_1_fu_1022_p10;
        neust_V_20_0_0196_fu_164 <= neust_V_20_0_1_fu_1642_p10;
        neust_V_21_0_0197_fu_168 <= neust_V_21_0_1_fu_1834_p10;
        neust_V_22_0_0198_fu_172 <= neust_V_22_0_1_fu_2026_p10;
        neust_V_23_0_0199_fu_176 <= neust_V_23_0_1_fu_2218_p10;
        neust_V_25_0_0201_fu_180 <= neust_V_25_0_1_fu_1088_p10;
        neust_V_26_0_0202_fu_184 <= neust_V_26_0_1_fu_1280_p10;
        neust_V_27_0_0203_fu_188 <= neust_V_27_0_1_fu_1472_p10;
        neust_V_28_0_0204_fu_192 <= neust_V_28_0_1_fu_1664_p10;
        neust_V_29_0_0205_fu_196 <= neust_V_29_0_1_fu_1856_p10;
        neust_V_2_0_0178_fu_100 <= neust_V_2_0_1_fu_1214_p10;
        neust_V_30_0_0206_fu_200 <= neust_V_30_0_1_fu_2048_p10;
        neust_V_31_0_0207_fu_204 <= neust_V_31_0_1_fu_2240_p10;
        neust_V_33_0_0209_fu_208 <= neust_V_33_0_1_fu_1110_p10;
        neust_V_34_0_0210_fu_212 <= neust_V_34_0_1_fu_1302_p10;
        neust_V_35_0_0211_fu_216 <= neust_V_35_0_1_fu_1494_p10;
        neust_V_36_0_0212_fu_220 <= neust_V_36_0_1_fu_1686_p10;
        neust_V_37_0_0213_fu_224 <= neust_V_37_0_1_fu_1878_p10;
        neust_V_38_0_0214_fu_228 <= neust_V_38_0_1_fu_2070_p10;
        neust_V_39_0_0215_fu_232 <= neust_V_39_0_1_fu_2262_p10;
        neust_V_3_0_0179_fu_104 <= neust_V_3_0_1_fu_1406_p10;
        neust_V_41_0_0217_fu_236 <= neust_V_41_0_1_fu_1132_p10;
        neust_V_42_0_0218_fu_240 <= neust_V_42_0_1_fu_1324_p10;
        neust_V_43_0_0219_fu_244 <= neust_V_43_0_1_fu_1516_p10;
        neust_V_44_0_0220_fu_248 <= neust_V_44_0_1_fu_1708_p10;
        neust_V_45_0_0221_fu_252 <= neust_V_45_0_1_fu_1900_p10;
        neust_V_46_0_0222_fu_256 <= neust_V_46_0_1_fu_2092_p10;
        neust_V_47_0_0223_fu_260 <= neust_V_47_0_1_fu_2284_p10;
        neust_V_49_0_0225_fu_264 <= neust_V_49_0_1_fu_1154_p10;
        neust_V_4_0_0180_fu_108 <= neust_V_4_0_1_fu_1598_p10;
        neust_V_50_0_0226_fu_268 <= neust_V_50_0_1_fu_1346_p10;
        neust_V_51_0_0227_fu_272 <= neust_V_51_0_1_fu_1538_p10;
        neust_V_52_0_0228_fu_276 <= neust_V_52_0_1_fu_1730_p10;
        neust_V_53_0_0229_fu_280 <= neust_V_53_0_1_fu_1922_p10;
        neust_V_54_0_0230_fu_284 <= neust_V_54_0_1_fu_2114_p10;
        neust_V_55_0_0231_fu_288 <= neust_V_55_0_1_fu_2306_p10;
        neust_V_57_0_0233_fu_292 <= neust_V_57_0_1_fu_1176_p10;
        neust_V_58_0_0234_fu_296 <= neust_V_58_0_1_fu_1368_p10;
        neust_V_59_0_0235_fu_300 <= neust_V_59_0_1_fu_1560_p10;
        neust_V_5_0_0181_fu_112 <= neust_V_5_0_1_fu_1790_p10;
        neust_V_60_0_0236_fu_304 <= neust_V_60_0_1_fu_1752_p10;
        neust_V_61_0_0237_fu_308 <= neust_V_61_0_1_fu_1944_p10;
        neust_V_62_0_0238_fu_312 <= neust_V_62_0_1_fu_2136_p10;
        neust_V_63_0_0239_fu_316 <= neust_V_63_0_1_fu_2328_p10;
        neust_V_6_0_0182_fu_116 <= neust_V_6_0_1_fu_1982_p10;
        neust_V_7_0_0183_fu_120 <= neust_V_7_0_1_fu_2174_p10;
        neust_V_9_0_0185_fu_124 <= neust_V_9_0_1_fu_1044_p10;
    end
end

always @ (*) begin
    if ((icmp_ln147_fu_379_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln150_reg_3062 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln150_reg_3062 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln197_reg_3066 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln197_reg_3066 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln147_fu_379_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln147_fu_379_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_1_V_3_fu_946_p3 = ((icmp_ln165_fu_594_p2[0:0] === 1'b1) ? accu_1_V_fu_640_p2 : accu_1_V_2_fu_60);

assign accu_1_V_fu_640_p2 = ($signed(phi_ln169_1_fu_604_p10) - $signed(sext_ln1333_fu_636_p1));

assign accu_2_V_3_fu_938_p3 = ((icmp_ln165_fu_594_p2[0:0] === 1'b1) ? accu_2_V_fu_682_p2 : accu_2_V_2_fu_64);

assign accu_2_V_fu_682_p2 = ($signed(phi_ln169_2_fu_646_p10) - $signed(sext_ln1333_1_fu_678_p1));

assign accu_3_V_3_fu_930_p3 = ((icmp_ln165_fu_594_p2[0:0] === 1'b1) ? accu_3_V_fu_724_p2 : accu_3_V_2_fu_68);

assign accu_3_V_fu_724_p2 = ($signed(phi_ln169_3_fu_688_p10) - $signed(sext_ln1333_2_fu_720_p1));

assign accu_4_V_3_fu_922_p3 = ((icmp_ln165_fu_594_p2[0:0] === 1'b1) ? accu_4_V_fu_766_p2 : accu_4_V_2_fu_72);

assign accu_4_V_fu_766_p2 = ($signed(phi_ln169_4_fu_730_p10) - $signed(sext_ln1333_3_fu_762_p1));

assign accu_5_V_3_fu_914_p3 = ((icmp_ln165_fu_594_p2[0:0] === 1'b1) ? accu_5_V_fu_808_p2 : accu_5_V_2_fu_76);

assign accu_5_V_fu_808_p2 = ($signed(phi_ln169_5_fu_772_p10) - $signed(sext_ln1333_4_fu_804_p1));

assign accu_6_V_3_fu_906_p3 = ((icmp_ln165_fu_594_p2[0:0] === 1'b1) ? accu_6_V_fu_850_p2 : accu_6_V_2_fu_80);

assign accu_6_V_fu_850_p2 = ($signed(phi_ln169_6_fu_814_p10) - $signed(sext_ln1333_5_fu_846_p1));

assign accu_7_V_3_fu_898_p3 = ((icmp_ln165_fu_594_p2[0:0] === 1'b1) ? accu_7_V_fu_892_p2 : accu_7_V_2_fu_84);

assign accu_7_V_fu_892_p2 = ($signed(phi_ln169_7_fu_856_p10) - $signed(sext_ln1333_6_fu_888_p1));

assign add_ln147_fu_368_p2 = (shl_ln147_fu_356_p2 + shl_ln147_1_fu_362_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln197_reg_3066 == 1'd1) & (out_V_V_full_n == 1'b0)) | ((icmp_ln150_reg_3062 == 1'd1) & (in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln197_reg_3066 == 1'd1) & (out_V_V_full_n == 1'b0)) | ((icmp_ln150_reg_3062 == 1'd1) & (in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln197_reg_3066 == 1'd1) & (out_V_V_full_n == 1'b0)) | ((icmp_ln150_reg_3062 == 1'd1) & (in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((icmp_ln197_reg_3066 == 1'd1) & (out_V_V_full_n == 1'b0)) | ((icmp_ln150_reg_3062 == 1'd1) & (in_V_V_empty_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign i_fu_384_p2 = (i_0_reg_340 + 32'd1);

assign icmp_ln147_fu_379_p2 = ((i_0_reg_340 == add_ln147_reg_3048) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_393_p2 = ((nf_0_fu_92 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_594_p2 = ((sf_1_fu_88 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_960_p2 = ((sf_fu_954_p2 == 32'd20) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_2356_p2 = ((nf_fu_2350_p2 == 32'd8) ? 1'b1 : 1'b0);

assign nf_fu_2350_p2 = (nf_0_fu_92 + 32'd1);

assign out_V_V_din = 64'd0;

assign select_ln204_1_fu_1206_p3 = ((tmp_2_fu_1198_p3[0:0] === 1'b1) ? accu_2_V_3_fu_938_p3 : 16'd0);

assign select_ln204_2_fu_1398_p3 = ((tmp_3_fu_1390_p3[0:0] === 1'b1) ? accu_3_V_3_fu_930_p3 : 16'd0);

assign select_ln204_3_fu_1590_p3 = ((tmp_4_fu_1582_p3[0:0] === 1'b1) ? accu_4_V_3_fu_922_p3 : 16'd0);

assign select_ln204_4_fu_1782_p3 = ((tmp_5_fu_1774_p3[0:0] === 1'b1) ? accu_5_V_3_fu_914_p3 : 16'd0);

assign select_ln204_5_fu_1974_p3 = ((tmp_6_fu_1966_p3[0:0] === 1'b1) ? accu_6_V_3_fu_906_p3 : 16'd0);

assign select_ln204_6_fu_2166_p3 = ((tmp_7_fu_2158_p3[0:0] === 1'b1) ? accu_7_V_3_fu_898_p3 : 16'd0);

assign select_ln204_fu_1014_p3 = ((tmp_1_fu_1006_p3[0:0] === 1'b1) ? accu_1_V_3_fu_946_p3 : 16'd0);

assign select_ln212_fu_2362_p3 = ((icmp_ln212_fu_2356_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_2350_p2);

assign sext_ln1333_1_fu_678_p1 = $signed(trunc_ln1333_2_fu_668_p4);

assign sext_ln1333_2_fu_720_p1 = $signed(trunc_ln1333_3_fu_710_p4);

assign sext_ln1333_3_fu_762_p1 = $signed(trunc_ln1333_4_fu_752_p4);

assign sext_ln1333_4_fu_804_p1 = $signed(trunc_ln1333_5_fu_794_p4);

assign sext_ln1333_5_fu_846_p1 = $signed(trunc_ln1333_6_fu_836_p4);

assign sext_ln1333_6_fu_888_p1 = $signed(trunc_ln1333_7_fu_878_p4);

assign sext_ln1333_fu_636_p1 = $signed(trunc_ln1333_1_fu_626_p4);

assign sf_fu_954_p2 = (32'd1 + sf_1_fu_88);

assign shl_ln147_1_fu_362_p2 = reps << 32'd5;

assign shl_ln147_fu_356_p2 = reps << 32'd7;

assign tmp_1_fu_1006_p3 = accu_1_V_3_fu_946_p3[32'd15];

assign tmp_2_fu_1198_p3 = accu_2_V_3_fu_938_p3[32'd15];

assign tmp_3_fu_1390_p3 = accu_3_V_3_fu_930_p3[32'd15];

assign tmp_4_fu_1582_p3 = accu_4_V_3_fu_922_p3[32'd15];

assign tmp_5_fu_1774_p3 = accu_5_V_3_fu_914_p3[32'd15];

assign tmp_6_fu_1966_p3 = accu_6_V_3_fu_906_p3[32'd15];

assign tmp_7_fu_2158_p3 = accu_7_V_3_fu_898_p3[32'd15];

assign trunc_ln1333_1_fu_626_p4 = {{phi_ln169_1_fu_604_p10[14:3]}};

assign trunc_ln1333_2_fu_668_p4 = {{phi_ln169_2_fu_646_p10[14:3]}};

assign trunc_ln1333_3_fu_710_p4 = {{phi_ln169_3_fu_688_p10[14:3]}};

assign trunc_ln1333_4_fu_752_p4 = {{phi_ln169_4_fu_730_p10[14:3]}};

assign trunc_ln1333_5_fu_794_p4 = {{phi_ln169_5_fu_772_p10[14:3]}};

assign trunc_ln1333_6_fu_836_p4 = {{phi_ln169_6_fu_814_p10[14:3]}};

assign trunc_ln1333_7_fu_878_p4 = {{phi_ln169_7_fu_856_p10[14:3]}};

assign trunc_ln169_fu_600_p1 = nf_0_fu_92[2:0];

always @ (posedge ap_clk) begin
    add_ln147_reg_3048[4:0] <= 5'b00000;
end

endmodule //Matrix_Vector_Activa
