INFO-FLOW: Workspace /home/shubham/HLS_Exercises/CustomClocks/solution1 opened at Mon Jan 27 17:42:02 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.25 sec.
Execute   set_part xczu9eg-ffvb1156-2-e -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu9eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'CustomClocks/.settings/custom.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling CustomClocks/.settings/custom.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted CustomClocks/.settings/custom.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "CustomClocks/.settings/custom.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot" -I "/home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/shubham/HLS_Exercises/CustomClocks/solution1/.autopilot/db/custom.pp.0.cpp" 
INFO-FLOW: exec /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E CustomClocks/.settings/custom.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot -I /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/shubham/HLS_Exercises/CustomClocks/solution1/.autopilot/db/custom.pp.0.cpp
Command       clang done; 1.44 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shubham/HLS_Exercises/CustomClocks/solution1/.autopilot/db/custom.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shubham/HLS_Exercises/CustomClocks/solution1/.autopilot/db/custom.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.72 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shubham/HLS_Exercises/CustomClocks/solution1/.autopilot/db/custom.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot" -I "/home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/shubham/HLS_Exercises/CustomClocks/solution1/.autopilot/db/custom.pp.0.cpp"  -o "/home/shubham/HLS_Exercises/CustomClocks/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot -I /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/shubham/HLS_Exercises/CustomClocks/solution1/.autopilot/db/custom.pp.0.cpp -o /home/shubham/HLS_Exercises/CustomClocks/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] SC_THREAD is unsynthesizable; please turn it to SC_CTHREAD or SC_METHOD, or use #ifndef _SYNTHESIS_ to guard it from synthesis.
Command       clang done; error code: 2; 1.34 sec.
Command     elaborate done; error code: 2; 3.51 sec.
Command   csynth_design done; error code: 2; 3.52 sec.
Command ap_source done; error code: 1; 3.83 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shubham/HLS_Exercises/CustomClocks/solution1 opened at Mon Jan 27 17:42:42 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.23 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.01 sec.
Command ap_source done; error code: 1; 1.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shubham/HLS_Exercises/CustomClocks/solution1 opened at Mon Jan 27 17:44:01 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.25 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.23 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.91 sec.
Command ap_source done; 3.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shubham/HLS_Exercises/CustomClocks/solution1 opened at Mon Jan 27 18:02:10 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.25 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1 sec.
Command ap_source done; error code: 1; 1.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shubham/HLS_Exercises/CustomClocks/solution1 opened at Mon Jan 27 18:02:41 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.24 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.98 sec.
Command ap_source done; error code: 1; 1.23 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shubham/HLS_Exercises/CustomClocks/solution1 opened at Mon Jan 27 18:07:51 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.27 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.98 sec.
Command ap_source done; error code: 1; 1.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shubham/HLS_Exercises/CustomClocks/solution1 opened at Mon Jan 27 18:14:52 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.15 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.72 sec.
Command ap_source done; error code: 1; 0.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shubham/HLS_Exercises/CustomClocks/solution1 opened at Mon Jan 27 18:32:13 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.27 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.11 sec.
Command ap_source done; error code: 1; 1.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shubham/HLS_Exercises/CustomClocks/solution1 opened at Mon Jan 27 18:53:09 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.27 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/test.cpp 
Execute     is_encrypted /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     is_xip /home/shubham/HLS_Exercises/CustomClocks/.settings/custom.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.98 sec.
Command ap_source done; 3.25 sec.
Execute cleanup_all 
