#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed May 11 10:07:53 2022
# Process ID: 17316
# Current directory: D:/intelight/intelight_backup3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6216 D:\intelight\intelight_backup3\intelight.xpr
# Log file: D:/intelight/intelight_backup3/vivado.log
# Journal file: D:/intelight/intelight_backup3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight_backup3/intelight.xpr
INFO: [Project 1-313] Project file moved from 'D:/intelight/intelight_backup2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_adapt_mem_0_0

open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1324.316 ; gain = 0.000
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/SD.v:40]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/SD.v:40]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/SD.v:40]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/SD.v:40]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:112]
open_bd_design {D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:user:intelight_mem:1.0 - intelight_mem_0
Adding component instance block -- xilinx.com:module_ref:bram_input_interface:1.0 - bram_input_interface_0
Adding component instance block -- xilinx.com:module_ref:bram_output_interface:1.0 - bram_output_interface_0
Adding component instance block -- xilinx.com:user:adapt_mem:1.0 - adapt_mem_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:module_ref:uart_rx:1.0 - uart_rx_0
Adding component instance block -- xilinx.com:module_ref:uart_tx:1.0 - uart_tx_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Successfully read diagram <system> from block design file <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1355.246 ; gain = 28.898
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
copy_bd_objs /  [get_bd_cells {RAM_Block/RAM_0/PL_RAM_0}]
set_property location {6 4438 -938} [get_bd_cells PL_RAM_0]
set_property location {6 3811 -1205} [get_bd_cells PL_RAM_0]
move_bd_cells [get_bd_cells RAM_Block] [get_bd_cells PL_RAM_0]
move_bd_cells [get_bd_cells RAM_Block/RAM_0] [get_bd_cells RAM_Block/PL_RAM_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
connect_bd_net [get_bd_pins RAM_Block/RAM_0/addra] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/addra]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/addra> is being overridden by the user with net </RAM_Block/RAM_0/reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/clk_bram] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/clka]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/clka> is being overridden by the user with net </RAM_Block/RAM_0/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/q_new] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/dina]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/dina> is being overridden by the user with net </RAM_Block/RAM_0/dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/douta] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/ena]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/douta> is being overridden by the user with net <PL_RAM_1_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/ena> is being overridden by the user with net <PL_RAM_1_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
delete_bd_objs [get_bd_nets RAM_Block/RAM_0/PL_RAM_1_douta]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/en0_wr] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/ena]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/ena> is being overridden by the user with net </RAM_Block/RAM_0/ena_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/rst_bram] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/rsta]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/rsta> is being overridden by the user with net </RAM_Block/RAM_0/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/wea1] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/wea]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/wea> is being overridden by the user with net </RAM_Block/RAM_0/bram_interface_0_en0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/addrb] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/addrb> is being overridden by the user with net </RAM_Block/RAM_0/bram_interface_0_rd_addr>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/clk_bram] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/clkb]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/clkb> is being overridden by the user with net </RAM_Block/RAM_0/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/dinb] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/doutb]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/dinb> is being overridden by the user with net <PL_RAM_1_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/doutb> is being overridden by the user with net <PL_RAM_1_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/dinb] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/doutb]'
delete_bd_objs [get_bd_nets RAM_Block/RAM_0/Action_RAM_0_doutb]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/q_next_0] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/doutb]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/doutb> is being overridden by the user with net <PL_RAM_1_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/en0_rd] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/enb]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/enb> is being overridden by the user with net </RAM_Block/RAM_0/enb_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/rst_bram] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/rstb]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/rstb> is being overridden by the user with net </RAM_Block/RAM_0/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins RAM_Block/RAM_0/web] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/web]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/PL_RAM_1/web> is being overridden by the user with net </RAM_Block/RAM_0/cnst_0_4bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_65d162bd.ui> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_module_reference {system_SD_0_3 testbench_SD_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_3 from SD_v1_0 1.0 to SD_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'batas_3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'batas_4'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'batas_5'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'batas_6'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'batas_7'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_SD_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_SD_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_65d162bd.ui> 
Reading block design file <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd>...
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:module_ref:bram_input_interface:1.0 - bram_input_interface_0
Adding component instance block -- xilinx.com:module_ref:bram_output_interface:1.0 - bram_output_interface_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Successfully read diagram <testbench> from block design file <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd>
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'batas_3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'batas_4'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'batas_5'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'batas_6'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'batas_7'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'testbench_SD_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'testbench_SD_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1641.180 ; gain = 22.227
update_module_reference system_CU_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_CU_0_3 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_65d162bd.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1641.180 ; gain = 0.000
update_module_reference system_QA_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_QA_0_3 from QA_v1_0 1.0 to QA_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_65d162bd.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1641.180 ; gain = 0.000
update_module_reference testbench_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1641.180 ; gain = 0.000
update_module_reference testbench_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_QA_0_0 from QA_v1_0 1.0 to QA_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1641.180 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_bd_design [get_bd_designs system]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Depth_A {16384} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells RAM_Block/RAM_0/Action_RAM_0]
endgroup
delete_bd_objs [get_bd_nets RAM_Block/RAM_0/PL_RAM_1_doutb] [get_bd_cells RAM_Block/RAM_0/PL_RAM_1]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/q_next_0] [get_bd_pins RAM_Block/RAM_0/Action_RAM_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin </RAM_Block/RAM_0/Action_RAM_0/doutb> is being overridden by the user with net <Action_RAM_0_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_65d162bd.ui> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Depth_A {16384} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells RAM_Block/RAM_1/Action_RAM_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Depth_A {16384} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells RAM_Block/RAM_2/Action_RAM_2]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Depth_A {16384} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells RAM_Block/RAM_3/Action_RAM_3]
endgroup
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_65d162bd.ui> 
regenerate_bd_layout
update_module_reference {system_SD_0_3 testbench_SD_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_3 from SD_v1_0 1.0 to SD_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'level_r0' width 3 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'level_r1' width 3 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'level_r2' width 3 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'level_r3' width 3 differs from original width 8
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'batas_7'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_SD_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_SD_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_65d162bd.ui> 
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'level_r0' width 3 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'level_r1' width 3 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'level_r2' width 3 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'level_r3' width 3 differs from original width 8
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'batas_7'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'testbench_SD_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'testbench_SD_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
update_module_reference system_CU_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_CU_0_3 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_65d162bd.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1751.020 ; gain = 8.445
update_module_reference system_QA_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_QA_0_3 from QA_v1_0 1.0 to QA_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_65d162bd.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1765.520 ; gain = 14.500
update_module_reference testbench_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1765.520 ; gain = 0.000
update_module_reference testbench_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_QA_0_0 from QA_v1_0 1.0 to QA_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1765.520 ; gain = 0.000
current_bd_design [get_bd_designs system]
startgroup
make_bd_pins_external  [get_bd_pins EV/SD_0/batas_3]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins EV/SD_0/batas_4]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins EV/SD_0/batas_5]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins EV/SD_0/batas_6]
endgroup
set_property name batas_3 [get_bd_pins EV/batas_3_0]
set_property name batas_4 [get_bd_pins EV/batas_4_0]
set_property name batas_5 [get_bd_pins EV/batas_5_0]
set_property name batas_6 [get_bd_pins EV/batas_6_0]
delete_bd_objs [get_bd_nets batas_4_0_1] [get_bd_ports batas_4_0]
delete_bd_objs [get_bd_nets batas_5_0_1] [get_bd_ports batas_5_0]
delete_bd_objs [get_bd_nets batas_6_0_1] [get_bd_ports batas_6_0]
delete_bd_objs [get_bd_nets batas_3_0_1] [get_bd_ports batas_3_0]
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_65d162bd.ui> 
create_peripheral xilinx.com user intelight_mem_v2 1.0 -dir D:/intelight/ip_repo/intelight_mem_v2
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:intelight_mem_v2:1.0]
set_property VALUE 21 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:intelight_mem_v2:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:intelight_mem_v2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:intelight_mem_v2:1.0]
set_property  ip_repo_paths  {D:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0 D:/intelight/ip_repo/uart_mem/uart_mem_1.0 D:/intelight/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_intelight_mem_v2_v1_0 -directory D:/intelight/ip_repo/intelight_mem_v2 d:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/intelight/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/intelight/ip_repo/intelight_mem_v2'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1791.426 ; gain = 25.906
update_compile_order -fileset sources_1
close_project
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 11 12:15:31 2022...
