// Seed: 1107502863
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_5 = id_5;
  id_6(
      .id_0(id_4),
      .id_1(1),
      .id_2(1),
      .id_3(1 - id_4),
      .id_4(1 < 1'b0),
      .id_5(id_1),
      .id_6(1 - 1),
      .id_7(id_2 == id_2),
      .id_8(1),
      .id_9(id_3),
      .id_10(1'b0),
      .id_11(id_3),
      .id_12(id_3),
      .id_13(1)
  );
  module_0 modCall_1 (
      id_5,
      id_1
  );
  wire id_7;
endmodule
