---  
tags:  
  - verilog  
  - dataflow  
  - strutctural  
  - bahavioral  
share: "true"  
github_title: 2024-10-17-introduction-to-verilog  
title: Introduction to Verilog  
date: 2024-10-17  
categories:  
  - Introduction to Verilog  
---  
# Verilog is Hardware Description Language!  
  
## Module  
  
ë² ë¦´ë¡œê·¸ì˜ main building blockì´ë‹¤.  
  
ëª¨ë“  moduleì€ inputê³¼ outputì„ ê°€ì§„ë‹¤.  
  
- Core circuit  
    - ìš”êµ¬ëœ ê¸°ëŠ¥ì„ ìˆ˜í–‰í•œë‹¤.  
- Interface (port)  
    - carries required communication  
  
```verilog  
module test (input a, input b, output y); // Don't forget to use semi-colon!  
  // some testing module codes!  
endmodule  
```  
  
ìœ„ì˜ ì½”ë“œì™€ ê°™ì´ ëª¨ë“ˆì„ ì •ì˜í•œë‹¤.  
  
---  
  
### Port declaration style  
  
(1) Old verilog style  
  
```verilog  
module test(a, b, y);  
input a;  
input b;  
output y;  
// some codes  
endmodule  
```  
  
(2) ANSI style  
  
```verilog  
module test(input a, input b, output y);  
//some codes  
endmodule  
```  
  
port ì •ì˜í•˜ëŠ” ë°©ì‹ì€ ë‘ ê°€ì§€ ë°©ì‹ìœ¼ë¡œ ë‚˜ë‰˜ëŠ”ë°, ì•„ë˜ì²˜ëŸ¼ ì“°ëŠ”ê²Œ ì˜¤íƒ€ë‚˜ê¸°ë„ ì–´ë µê³  ë” ì¢‹ë‹¤ íˆíˆ  
  
---  
  
### Software Programming vs hardware programming  
  
(1) Software programming  
  
ê° statement ë“¤ì„ programì´ ì •ì˜í•œ ìˆœì„œëŒ€ë¡œ ì‹¤í–‰í•œë‹¤.  
  
(2) hardware programming  
  
ì–´ë–¤ ì£¼ì–´ì§„ circuitì„ ê¸°ìˆ í•˜ëŠ” textformì— ê°€ê¹Œì›€  
  
ì˜ˆì‹œ) assign â‡’ RHSì—ì„œ LHSë¡œ ê°€ëŠ” ì–´ë–¤ dataì˜ flowë¥¼ ë‚˜íƒ€ë‚¸ë‹¤. ì˜¤ë¥¸ìª½ì˜ ê°’ì´ ì™¼ìª½ìœ¼ë¡œ í• ë‹¹ëœë‹¤ê³  í•´ì„í•˜ê¸° ì‹œì‘í•˜ë©´ íŒŒêµ­ì´ ì¼ì–´ë‚¨.  
  
---  
  
### Synthesizable  
  
Synthesisë€: HDL ì½”ë“œë¥¼ ë…¼ë¦¬ ê²Œì´íŠ¸ì™€ wireë¡œ ë§Œë“œëŠ” ê²ƒ (netlists)  
  
ì½”ë“œë¥¼ synthesisí•˜ê¸° ìœ„í•´ì„œëŠ” ë² ë¦´ë¡œê·¸ ì½”ë“œê°€ synthesizableí•´ì•¼í•œë‹¤!  
  
â‡’ initialì€ í•©ì„± ê°€ëŠ¥í•˜ì§€ ì•ŠìŒ.  
  
ë‹¤ë§Œ Synthesizable ê°€ëŠ¥ì—¬ë¶€ëŠ” ASIC, FPGA ë“± ì–´ë–¤ ë³´ë“œì— ì˜¬ë¦¬ëƒì— ë”°ë¼ ë‹¬ë¼ì§€ê¸° ë•Œë¬¸ì— ì ˆëŒ€ì ì¸ ê°œë…ì´ ì•„ë‹ˆë‹¤.  
  
---  
  
# Lexical Conventions  
  
ëŒ€ë¶€ë¶„ Cì˜ ì½”ë“œë¥¼ ë”°ë¼ê°€ëŠ” ë² ë¦´ë¡œê·¸  
  
- Identifiers: cì—ì„œì˜ instanceì™€ ê°™ìŒ  
- keywords: assign, end, else ë“±â€¦  
  
## Number Representation  
  
format: size â€˜ value. ex) 8â€™b01101101;  
  
- **size**: ì–´ë–¤ ë°ì´í„°ì˜ ì‚¬ì´ì¦ˆë¥¼ ì§€ì •í•¨. ì§€ì •í•˜ì§€ ì•Šìœ¼ë©´ 32-bit  
- **base**: ì´ ê°’ì´ ì–´ë–¤ ê°’ìœ¼ë¡œ í•´ì„ë ì§€ë¥¼ ì§€ì •í•¨. ì§€ì •í•˜ì§€ ì•Šìœ¼ë©´ decimal  
    - b: binary  
    - o: octal  
    - d: decimal  
    - h: hexadecimal  
  
### Size  
  
â†’ ë§Œì•½ ì‹¤ì œ í• ë‹¹í•œ í¬ê¸°ì™€ ë‹¤ë¥¸ ê°’ì´ ë“¤ì–´ì˜¨ë‹¤ë©´?  
  
- (ì§€ì •ëœ ê°’ì´ ë„ˆë¬´ ì‘ìŒ) : leftmost bitê°€ ë¬´ì‹œë¨.  
    - ex) 4â€™b101111 = 4â€™b1111, 4â€™d12345 = 4â€™b2345  
- (ì§€ì •ëœ ê°’ì´ ë„ˆë¬´ í¼): left mostì— â€˜0â€™ì´ ì±„ì›Œì§, xë‚˜ zë©´ í•´ë‹¹ ê°’ìœ¼ë¡œ ì±„ì›Œì§  
    - ex) 4â€™b11 = 4â€™b0011. 4â€™bxx = 4â€™bxxxx  
  
### Unsized  
  
- 2007 â†’ 32bit decimal.  
- â€˜habc â†’ 32bit hexadecimal.  
- â€˜h1deadbeef â†’ (0001) ì´ ì—†ì–´ì§  
  
<aside> ğŸ“–  
Need to check!  
</aside>  
  
### Negative number: -sizeâ€™base value  
  
- 2â€™s complement format by default  
- -4â€™b1001 â‡’ 10111 ë¡œ ì €ì¥ë˜ê³ , í•´ì„í•  ë–„ëŠ” -9ë¡œ í•´ì„í•¨.  
- -16â€™habcd â‡’ -(1010_1011_1100_1101) â‡’ 0101_0100_0011_0011 ë¡œ ì €ì¥.  
    - ì¦‰, ì´ê²ƒì„ 16â€™hë¡œ ë‹¤ì‹œ ì½ìœ¼ë ¤ê³  í•˜ë©´ 5433ìœ¼ë¡œ ì½íŒë‹¤!  
  
---  
  
# Data types & Ports  
  
## Value sets  
  
- 1  
- 0  
- x (Unknown logic value)  
- z (high impedance)  
  
## Data types  
  
### Nets  
  
- Hardware connection point (ê°’ì„ ì €ì¥í•  ìˆ˜ ì—†ë‹¤.)  
- ê°’ì´ í†µê³¼í•˜ëŠ” ë°©í–¥ì´ ì¡´ì¬í•œë‹¤. wire a = b ì´ë©´ aë¡œ bê°€ ê°„ë‹¤ëŠ” ì˜ë¯¸  
- ex) wire  
- ëª¨ë“ˆ ë‚´ ì–´ë–¤ ê³³ì—ì„œë„ referenceë  ìˆ˜ ìˆë‹¤.  
- primitiveë‚˜ assignment, port ë“±ì—ì„œ drivenë˜ì–´ì•¼ í•œë‹¤.  
    - ë³´í†µ net ì—…ë°ì´íŠ¸í•  ë•Œ driveí•œë‹¤ê³  í•œë‹¤.  
  
### Variables  
  
- data storage elements (ê°’ì„ ì €ì¥í•  ìˆ˜ ìˆë‹¤.)  
- ê¼­ physical registerì— í•­ìƒ ëŒ€ì‘ë˜ëŠ” ê²ƒì€ ì•„ë‹ˆë‹¤.  
    - ë¶ˆí•„ìš”í•œ regë¼ë©´ ë² ë¦´ë¡œê·¸ê°€ ì•Œì•„ì„œ ì§€ì›Œì£¼ê¸° ë•Œë¬¸ì´ë‹¤.  
- ex) reg, integer  
- ì–´ë””ì„œë‚˜ referenceë  ìˆ˜ ìˆë‹¤.  
- ì˜¤ì§ procedual statement, task, functionì—ì„œë§Œ assignedë  ìˆ˜ ìˆë‹¤.  
    - always block ì•ˆ ë“±  
- inputì´ë‚˜ inout portê°€ ë  ìˆ˜ ì—†ë‹¤. (ì¦‰, in. ë°›ì•„ì˜¤ëŠ”ê±´ ì•ˆë˜ê³  ë‚´ë³´ë‚´ê¸°ë§Œ ê°€ëŠ¥)  
    - continousí•œ ê°’ì´ ì•„ë‹ˆë‹¤!  
  
â†’ ê·¸ë˜ì„œ ìœ„ì—ì„œ ì ê¹‘ì ê¹ ë‚˜ì˜¨ continousì™€ procedureì´ ë­ëƒ?  
  
---  
  
## Verilog Assignment  
  
- 3ê°€ì§€ê°€ ìˆë‹¤.  
  
### Continuous Assignment  
  
- netìœ¼ë¡œ valueë¥¼ driveí•˜ëŠ” ê²ƒ  
- combinational logicì„ ì§¤ ë•Œ ì”€  
- (ëª…ì‹œì ìœ¼ë¡œ í•  ë•Œì—ëŠ”) assign keywordë¥¼ ì“´ë‹¤.  
    - wire a;  
    - wire a= b;  
- (ì•”ì‹œì ìœ¼ë¡œ í•  ë•Œì—ëŠ”) ê·¸ëƒ¥ ë°”ë¡œ wireí•˜ê¸°ë„ í•œë‹¤.  
    - wire a = b;  
  
### Procedural assigments  
  
- always block ì•ˆì—ì„œ regì— ì €ì¥ëœ ê°’ì„ ë°”ê¿”ì£¼ëŠ” ê²ƒ  
- registerì™€ FSM í•  ë•Œ ì‚¬ìš©  
  
### Procedural Continuous assignment  
  
- ì§¬ë½•  
- assign, deassignì„ í†µí•´ override  
  
---  
  
### Ports  
  
1. input â†’ net type  
2. output â†’ net or var type  
3. inout â†’ net type  
  
ex) Input signed [3:0] digits  
  
- portëŠ” ê¸°ë³¸ì ìœ¼ë¡œ unsignedì´ë‹¤. (ë­ ë‹¤ë¥¸ ê²ƒë„ ë‹¤ ë§ˆì°¬ê°€ì§€ì´ì§€ë§Œ)  
  
**How to connect port**  
  
- By name  
    - .port_id1(port_expt_1) â€¦  
- By positional association  
    - ìœ„ì¹˜ ê¸°ë°˜  
  
```verilog  
module half_adder(input x, input y, output s, output c);  
 // half-adder body  
xor xor1(s, x, y);  
and and1(c, x, y);  
endmodule  
  
module full_adder(input x, input y, input cin, output s, output cout);  
wire s1, c1, c2;  
half_adder(x, y, s1, c1);  
half_adder(.x(x), .y(y), .s(s), .c(c2));  
or or1(cout, c1, c2);  
endmodule   
```  
  
ìœ„ì™€ ê°™ì´ ì“¸ ìˆ˜ ìˆë‹¤.  
  
---  
  
## Modelling ë°©ì‹  
  
(1) Structual modelling  
  
- gate level  
- Built-in primitives  
- hierarchyë¥¼ ê¸°ìˆ   
  
```verilog  
module half_adder(input x, input y, output c, output s);  
xor xor1(s, x, y);  
and and1(c, x, y);  
endmodule  
```  
  
(2) Dataflow modelling  
  
- hardwareë¥¼ Inputê³¼ outputìœ¼ë¡œ ê¸°ìˆ   
- operator (+, -, &) ì‚¬ìš©  
- continuous assignment ì‚¬ìš© - assign  
  
```verilog  
module full_adder(input x, input y, input c_in, output s, output c_out);  
	assign { c_out , sum } = x + y + c_in;  
endmodule  
```  
  
(3) Behavior modelling  
  
- sequential logicì— ì£¼ë¡œ ì‚¬ìš©  
- always block ì‚¬ìš©  
- ê¼­ regì—¬ì•¼ í•¨.  
  
â†’ ë³´í†µ 3ê°œë¥¼ mixedí•œë‹¤.  
  
```verilog  
module full_adder(input x, input y, input c_in, output reg s, output reg c_out);  
	always @(*) begin  
		{cout, sum} = x + y + c_in;  
	end  
endmodule  
```  
  
RTL = synthesizable behavior model + dataflow constructs  
  
---  
  
## Simulation  
  
- $display - ê°’ ì¶œë ¥  
- $monitor - ê°’ ë³€í™” ê°ì§€  
- timescale  
    - `timescale time_unit / time_precision`  
    - timescale 1ns / 1ps ë¡œ í•œë‹¤ë©´, #15 = 15ns delayë¥¼ ì˜ë¯¸  
    - FPGAì—ì„œëŠ” nsë¥¼ ì‚¬ìš©í•˜ëŠ”ê²Œ ì¢‹ìŒ