##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK_2KHZ
		4.2::Critical Path Report for CLK_2KHZ_1
		4.3::Critical Path Report for CapSense_IntClock
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for PWM_CLK
		4.6::Critical Path Report for Slow_CLK
		4.7::Critical Path Report for Tone_F_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
		5.3::Critical Path Report for (CapSense_IntClock(fixed-function):R vs. CapSense_IntClock:R)
		5.4::Critical Path Report for (PWM_CLK:R vs. PWM_CLK:R)
		5.5::Critical Path Report for (Tone_F_CLK:R vs. Tone_F_CLK:R)
		5.6::Critical Path Report for (CLK_2KHZ_1:R vs. CLK_2KHZ_1:R)
		5.7::Critical Path Report for (CLK_2KHZ:R vs. CLK_2KHZ:R)
		5.8::Critical Path Report for (Slow_CLK:R vs. Slow_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: CLK_2KHZ                           | Frequency: 52.97 MHz   | Target: 0.00 MHz   | 
Clock: CLK_2KHZ_1                         | Frequency: 52.05 MHz   | Target: 0.00 MHz   | 
Clock: CapSense_IntClock                  | Frequency: 55.94 MHz   | Target: 12.00 MHz  | 
Clock: CapSense_IntClock(fixed-function)  | N/A                    | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                          | Frequency: 61.97 MHz   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(routed)                  | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                              | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                              | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                       | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                          | N/A                    | Target: 24.00 MHz  | 
Clock: HB_ADC_theACLK                     | N/A                    | Target: 1.60 MHz   | 
Clock: HB_ADC_theACLK(routed)             | N/A                    | Target: 1.60 MHz   | 
Clock: I_HB_DacClk                        | N/A                    | Target: 0.00 MHz   | 
Clock: I_HB_DacClk(routed)                | N/A                    | Target: 0.00 MHz   | 
Clock: PWM_CLK                            | Frequency: 79.59 MHz   | Target: 0.51 MHz   | 
Clock: Slow_CLK                           | Frequency: 141.29 MHz  | Target: 0.00 MHz   | 
Clock: Tone_F_CLK                         | Frequency: 62.58 MHz   | Target: 0.04 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                       Capture Clock      Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------------  -----------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK_2KHZ                           CLK_2KHZ           5e+008           499981120    N/A              N/A         N/A              N/A         N/A              N/A         
CLK_2KHZ_1                         CLK_2KHZ_1         5e+008           499980786    N/A              N/A         N/A              N/A         N/A              N/A         
CapSense_IntClock                  CapSense_IntClock  83333.3          65458        N/A              N/A         N/A              N/A         N/A              N/A         
CapSense_IntClock(fixed-function)  CapSense_IntClock  83333.3          72791        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                          CyBUS_CLK          41666.7          25530        N/A              N/A         N/A              N/A         N/A              N/A         
PWM_CLK                            PWM_CLK            1.95833e+006     1945769      N/A              N/A         N/A              N/A         N/A              N/A         
Slow_CLK                           Slow_CLK           2.73067e+009     -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Tone_F_CLK                         Tone_F_CLK         2.5e+007         24984020     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Motor(0)_PAD  23840         PWM_CLK:R         
Tone(0)_PAD   23895         Tone_F_CLK:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK_2KHZ
**************************************
Clock: CLK_2KHZ
Frequency: 52.97 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_746/q
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499981120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -4230
----------------------------------------------   --------- 
End-of-path required time (ps)                   499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14650
-------------------------------------   ----- 
End-of-path arrival time (ps)           14650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
Net_746/q                                            macrocell46      1250   1250  499981120  RISE       1
\HB_Counter:CounterUDB:count_enable\/main_0          macrocell15      2308   3558  499981120  RISE       1
\HB_Counter:CounterUDB:count_enable\/q               macrocell15      3350   6908  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   2612   9520  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  14650  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  14650  499981120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CLK_2KHZ_1
****************************************
Clock: CLK_2KHZ_1
Frequency: 52.05 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499980786p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14984
-------------------------------------   ----- 
End-of-path arrival time (ps)           14984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_600/q                                        macrocell29     1250   1250  499980786  RISE       1
\Tone_D:CounterUDB:count_enable\/main_0          macrocell12     2702   3952  499980786  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell12     3350   7302  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   2552   9854  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  14984  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  14984  499980786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CapSense_IntClock
***********************************************
Clock: CapSense_IntClock
Frequency: 55.94 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 65458p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11816
-------------------------------------   ----- 
End-of-path arrival time (ps)           11816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q              macrocell19     1250   1250  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_3      macrocell4      4897   6147  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350   9497  65458  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2319  11816  65458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.97 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   3277   6777  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   5130  11907  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  11907  25530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell13      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for PWM_CLK
*************************************
Clock: PWM_CLK
Frequency: 79.59 MHz | Target: 0.51 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1945769p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1952273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  1945769  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   4214   6504  1945769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for Slow_CLK
**************************************
Clock: Slow_CLK
Frequency: 141.29 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 2730659589p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Slow_CLK:R#1 vs. Slow_CLK:R#2)   2730666667
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   2730663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_0\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT       slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer:DEBOUNCER[0]:d_sync_0\/q       macrocell42   1250   1250  2730659589  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_1\/main_0  macrocell43   2318   3568  2730659589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell43         0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for Tone_F_CLK
****************************************
Clock: Tone_F_CLK
Frequency: 62.58 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984020p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3120   6620  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11750  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11750  24984020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   3277   6777  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   5130  11907  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  11907  25530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell13      0      0  RISE       1


5.2::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 65458p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11816
-------------------------------------   ----- 
End-of-path arrival time (ps)           11816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q              macrocell19     1250   1250  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_3      macrocell4      4897   6147  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350   9497  65458  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2319  11816  65458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (CapSense_IntClock(fixed-function):R vs. CapSense_IntClock:R)
*******************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:FF:Prescaler\/cmp
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 72791p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (CapSense_IntClock(fixed-function):R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:FF:Prescaler\/clock                        timercell           0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:FF:Prescaler\/cmp       timercell     1000   1000  72791  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0  macrocell23   6032   7032  72791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell23         0      0  RISE       1


5.4::Critical Path Report for (PWM_CLK:R vs. PWM_CLK:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1945769p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1952273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  1945769  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   4214   6504  1945769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (Tone_F_CLK:R vs. Tone_F_CLK:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984020p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3120   6620  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11750  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11750  24984020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1


5.6::Critical Path Report for (CLK_2KHZ_1:R vs. CLK_2KHZ_1:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499980786p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14984
-------------------------------------   ----- 
End-of-path arrival time (ps)           14984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_600/q                                        macrocell29     1250   1250  499980786  RISE       1
\Tone_D:CounterUDB:count_enable\/main_0          macrocell12     2702   3952  499980786  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell12     3350   7302  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   2552   9854  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  14984  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  14984  499980786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell9       0      0  RISE       1


5.7::Critical Path Report for (CLK_2KHZ:R vs. CLK_2KHZ:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_746/q
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499981120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -4230
----------------------------------------------   --------- 
End-of-path required time (ps)                   499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14650
-------------------------------------   ----- 
End-of-path arrival time (ps)           14650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
Net_746/q                                            macrocell46      1250   1250  499981120  RISE       1
\HB_Counter:CounterUDB:count_enable\/main_0          macrocell15      2308   3558  499981120  RISE       1
\HB_Counter:CounterUDB:count_enable\/q               macrocell15      3350   6908  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   2612   9520  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  14650  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  14650  499981120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell11      0      0  RISE       1


5.8::Critical Path Report for (Slow_CLK:R vs. Slow_CLK:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 2730659589p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Slow_CLK:R#1 vs. Slow_CLK:R#2)   2730666667
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   2730663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_0\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT       slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer:DEBOUNCER[0]:d_sync_0\/q       macrocell42   1250   1250  2730659589  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_1\/main_0  macrocell43   2318   3568  2730659589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell43         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   3277   6777  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   5130  11907  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  11907  25530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell13      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Watchdog_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Watchdog_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12465
-------------------------------------   ----- 
End-of-path arrival time (ps)           12465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell12    760    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell13      0    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell13   2740   3500  25530  RISE       1
\Watchdog_Timer:TimerUDB:status_tc\/main_1         macrocell16      3285   6785  28701  RISE       1
\Watchdog_Timer:TimerUDB:status_tc\/q              macrocell16      3350  10135  28701  RISE       1
\Watchdog_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2330  12465  28701  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell5        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 28830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   3277   6777  28830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell12      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  25530  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell13   3263   6763  28844  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell13      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Watchdog_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4298
-------------------------------------   ---- 
End-of-path arrival time (ps)           4298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Watchdog_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  28008  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell12   3088   4298  31308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell12      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Watchdog_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Watchdog_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  28008  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell13   2942   4152  31455  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell13      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \Watchdog_Timer:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Watchdog_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                       synccell       1020   1020  35316  RISE       1
\Watchdog_Timer:TimerUDB:rstSts:stsreg\/clk_en  statusicell5   3230   4250  35316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell5        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clk_en
Capture Clock  : \Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 35316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                         synccell         1020   1020  35316  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clk_en  datapathcell13   3230   4250  35316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell13      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clk_en
Capture Clock  : \Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 35331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                         synccell         1020   1020  35316  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clk_en  datapathcell12   3216   4236  35331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell12      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \Watchdog_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Watchdog_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 35656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out                                synccell       1020   1020  35656  RISE       1
\Watchdog_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell6   2891   3911  35656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Watchdog_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 65458p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11816
-------------------------------------   ----- 
End-of-path arrival time (ps)           11816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q              macrocell19     1250   1250  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_3      macrocell4      4897   6147  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350   9497  65458  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2319  11816  65458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 65458p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11815
-------------------------------------   ----- 
End-of-path arrival time (ps)           11815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q              macrocell19     1250   1250  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_4      macrocell6      4897   6147  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell6      3350   9497  65458  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell2   2318  11815  65458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 65466p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11807
-------------------------------------   ----- 
End-of-path arrival time (ps)           11807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q             macrocell19     1250   1250  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_2     macrocell3      4897   6147  65466  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell3      3350   9497  65466  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell1   2310  11807  65466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 65484p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11789
-------------------------------------   ----- 
End-of-path arrival time (ps)           11789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q             macrocell19     1250   1250  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_2     macrocell1      4897   6147  65484  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell1      3350   9497  65484  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell1   2292  11789  65484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 65749p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11524
-------------------------------------   ----- 
End-of-path arrival time (ps)           11524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q             macrocell19     1250   1250  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_2     macrocell2      4600   5850  65749  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350   9200  65749  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2324  11524  65749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 65750p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11524
-------------------------------------   ----- 
End-of-path arrival time (ps)           11524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q              macrocell19     1250   1250  65458  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_4      macrocell5      4600   5850  65750  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell5      3350   9200  65750  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell2   2324  11524  65750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/sir
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 67854p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3020
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     80313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12459
-------------------------------------   ----- 
End-of-path arrival time (ps)           12459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell22     1250   1250  67854  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell3   4249   5499  67854  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/sol_msb    datapathcell3   6960  12459  67854  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/sir        datapathcell4      0  12459  67854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cfbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 68494p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -5890
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77443

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell22     1250   1250  67854  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell3   4249   5499  67854  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cfbo       datapathcell3   3450   8949  68494  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cfbi       datapathcell4      0   8949  68494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 68798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell22     1250   1250  67854  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0  datapathcell4   5156   6406  68798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 69704p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell22     1250   1250  67854  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell3   4249   5499  69704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 69752p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell27     1250   1250  67902  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell3   4201   5451  69752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:Net_1603\/main_3
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 70359p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9464
-------------------------------------   ---- 
End-of-path arrival time (ps)           9464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q  macrocell19   1250   1250  65458  RISE       1
\CapSense:Net_1603\/main_3          macrocell18   8214   9464  70359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 70647p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell27     1250   1250  67902  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2  datapathcell4   3306   4556  70647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 70933p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8890
-------------------------------------   ---- 
End-of-path arrival time (ps)           8890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell19   1250   1250  65458  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_4  macrocell20   7640   8890  70933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:mrst\/main_2
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 71294p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q  macrocell27   1250   1250  67902  RISE       1
\CapSense:mrst\/main_2             macrocell26   7280   8530  71294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_3
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 71307p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell27   1250   1250  67902  RISE       1
\CapSense:ClockGen:cstate_2\/main_3  macrocell25   7266   8516  71307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 71452p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8371
-------------------------------------   ---- 
End-of-path arrival time (ps)           8371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  66277  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_2      macrocell20     6151   8371  71452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 71523p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8300
-------------------------------------   ---- 
End-of-path arrival time (ps)           8300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell19   1250   1250  65458  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_1  macrocell21   7050   8300  71523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:Net_1603\/main_0
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 71756p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  66709  RISE       1
\CapSense:Net_1603\/main_0                   macrocell18     5777   8067  71756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:Net_1603\/main_1
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 72002p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  66277  RISE       1
\CapSense:Net_1603\/main_1                   macrocell18     5602   7822  72002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 72310p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7513
-------------------------------------   ---- 
End-of-path arrival time (ps)           7513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  66709  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_1      macrocell20     5223   7513  72310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 72357p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7466
-------------------------------------   ---- 
End-of-path arrival time (ps)           7466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  72357  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_0  macrocell19   5416   7466  72357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:FF:Prescaler\/cmp
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 72791p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (CapSense_IntClock(fixed-function):R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:FF:Prescaler\/clock                        timercell           0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:FF:Prescaler\/cmp       timercell     1000   1000  72791  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0  macrocell23   6032   7032  72791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 72952p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6871
-------------------------------------   ---- 
End-of-path arrival time (ps)           6871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell18   1250   1250  72952  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_5  macrocell19   5621   6871  72952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 73184p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  72357  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      5999   8049  73184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 73974p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell19   1250   1250  65458  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_2  macrocell19   4600   5850  73974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 73996p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                       macrocell26   1250   1250  73996  RISE       1
\CapSense:ClockGen:inter_reset\/main_0  macrocell27   4577   5827  73996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 74095p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell20   1250   1250  74095  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_3  macrocell19   4479   5729  74095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_3
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 74148p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q          macrocell25   1250   1250  74148  RISE       1
\CapSense:ClockGen:inter_reset\/main_3  macrocell27   4425   5675  74148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 74257p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell18   1250   1250  72952  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_4  macrocell21   4317   5567  74257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 74409p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q         macrocell23   1250   1250  74409  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_0  macrocell22   4164   5414  74409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:inter_reset\/main_1
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 74461p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  74461  RISE       1
\CapSense:ClockGen:inter_reset\/main_1          macrocell27    4153   5363  74461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_2
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 74780p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell27   1250   1250  67902  RISE       1
\CapSense:ClockGen:inter_reset\/main_2  macrocell27   3793   5043  74780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:Net_1603\/main_8
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 74872p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell25   1250   1250  74148  RISE       1
\CapSense:Net_1603\/main_8      macrocell18   3701   4951  74872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 74887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell26   1250   1250  73996  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_3  macrocell20   3686   4936  74887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:Net_1603\/main_2
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 74900p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q           macrocell26   1250   1250  73996  RISE       1
\CapSense:Net_1603\/main_2  macrocell18   3673   4923  74900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 74934p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  72357  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_0  macrocell20   2839   4889  74934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 74960p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q       macrocell23   1250   1250  74409  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/main_0  macrocell24   3614   4864  74960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 74989p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell20   1250   1250  74095  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_2  macrocell21   3584   4834  74989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 75063p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6730
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     76603

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1540
-------------------------------------   ---- 
End-of-path arrival time (ps)           1540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo  datapathcell4   1540   1540  73213  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi  datapathcell3      0   1540  75063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 75092p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell26   1250   1250  73996  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_1  macrocell19   3481   4731  75092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75180p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell21   1250   1250  66980  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_6  macrocell20   3393   4643  75180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:Net_1603\/main_5
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75192p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q  macrocell21   1250   1250  66980  RISE       1
\CapSense:Net_1603\/main_5          macrocell18   3382   4632  75192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 75216p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell21   1250   1250  66980  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_4  macrocell19   3357   4607  75216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:Net_1603\/main_7
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  75388  RISE       1
\CapSense:Net_1603\/main_7                      macrocell18    3226   4436  75388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:Net_1603\/main_4
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75641p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q  macrocell20   1250   1250  74095  RISE       1
\CapSense:Net_1603\/main_4          macrocell18   2933   4183  75641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75646p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell20   1250   1250  74095  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_5  macrocell20   2927   4177  75646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_4
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 75785p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q       macrocell25   1250   1250  74148  RISE       1
\CapSense:ClockGen:cstate_2\/main_4  macrocell25   2789   4039  75785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75786p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q           macrocell25   1250   1250  74148  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_6  macrocell21   2787   4037  75786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:mrst\/main_3
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 75786p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell25   1250   1250  74148  RISE       1
\CapSense:mrst\/main_3          macrocell26   2787   4037  75786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:Net_1603\/main_6
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75787p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q       macrocell18   1250   1250  72952  RISE       1
\CapSense:Net_1603\/main_6  macrocell18   2786   4036  75787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_7
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75807p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell18   1250   1250  72952  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_7  macrocell20   2766   4016  75807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:cstate_2\/main_2
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 75948p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  74461  RISE       1
\CapSense:ClockGen:cstate_2\/main_2             macrocell25    2665   3875  75948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 75987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                    macrocell26   1250   1250  73996  RISE       1
\CapSense:ClockGen:cstate_2\/main_0  macrocell25   2587   3837  75987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75988p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell26   1250   1250  73996  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_0  macrocell21   2586   3836  75988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:mrst\/main_0
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 75988p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q       macrocell26   1250   1250  73996  RISE       1
\CapSense:mrst\/main_0  macrocell26   2586   3836  75988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:ClockGen:cstate_2\/main_1
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 75989p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  75989  RISE       1
\CapSense:ClockGen:cstate_2\/main_1             macrocell25    2624   3834  75989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:mrst\/main_1
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 76000p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3824
-------------------------------------   ---- 
End-of-path arrival time (ps)           3824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  75989  RISE       1
\CapSense:mrst\/main_1                          macrocell26    2614   3824  76000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell21   1250   1250  66980  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_3  macrocell21   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_dly\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_1
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_dly\/q         macrocell24   1250   1250  76286  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_1  macrocell22   2288   3538  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:MeasureCH0:wndState_0\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 76306p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  75388  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_5         macrocell21    2307   3517  76306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense:ClockGen:ScanSpeed\/clock
Path slack     : 77348p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Recovery time                                                        0
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell27   1250   1250  67902  RISE       1
\CapSense:ClockGen:ScanSpeed\/reset  count7cell    4735   5985  77348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1945769p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1952273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  1945769  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   4214   6504  1945769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 1946243p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1957833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11590
-------------------------------------   ----- 
End-of-path arrival time (ps)           11590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  1945769  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell8      3635   5925  1946243  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell8      3350   9275  1946243  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  11590  1946243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1948237p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1952273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell31     1250   1250  1948237  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2786   4036  1948237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 1950023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1954823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  1950023  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0    macrocell32     2290   4800  1950023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 1950023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1954823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  1950023  RISE       1
\PWM:PWMUDB:status_0\/main_1        macrocell33     2290   4800  1950023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_216/main_1
Capture Clock  : Net_216/clock_0
Path slack     : 1950023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1954823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  1950023  RISE       1
Net_216/main_1                      macrocell34     2290   4800  1950023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_216/main_0
Capture Clock  : Net_216/clock_0
Path slack     : 1950812p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1954823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell31   1250   1250  1948237  RISE       1
Net_216/main_0                 macrocell34   2761   4011  1950812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 1951287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1954823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell32   1250   1250  1951287  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell33   2286   3536  1951287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 1951300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1954823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  1951300  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell31    2314   3524  1951300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 1954259p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (PWM_CLK:R#1 vs. PWM_CLK:R#2)   1958333
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1957833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell33    1250   1250  1954259  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2324   3574  1954259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984020p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3120   6620  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11750  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11750  24984020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Tone_F:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24985793p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13707
-------------------------------------   ----- 
End-of-path arrival time (ps)           13707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  24984020  RISE       1
\Tone_F:PWMUDB:status_2\/main_1          macrocell9      4602   8102  24985793  RISE       1
\Tone_F:PWMUDB:status_2\/q               macrocell9      3350  11452  24985793  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2255  13707  24985793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987310p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   3130   6630  24987310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24987320p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  24984020  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3120   6620  24987320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Tone_F:PWMUDB:status_0\/main_1
Capture Clock  : \Tone_F:PWMUDB:status_0\/clock_0
Path slack     : 24987494p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8996
-------------------------------------   ---- 
End-of-path arrival time (ps)           8996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  24987494  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  24987494  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  24987494  RISE       1
\Tone_F:PWMUDB:status_0\/main_1         macrocell37     5246   8996  24987494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:status_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Tone_F:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Tone_F:PWMUDB:prevCompare1\/clock_0
Path slack     : 24988029p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  24987494  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  24987494  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  24987494  RISE       1
\Tone_F:PWMUDB:prevCompare1\/main_0     macrocell36     4711   8461  24988029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:prevCompare1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:runmode_enable\/q
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24988297p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  24984997  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   4393   5643  24988297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:runmode_enable\/q
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24988299p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5641
-------------------------------------   ---- 
End-of-path arrival time (ps)           5641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  24984997  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   4391   5641  24988299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_357/main_1
Capture Clock  : Net_357/clock_0
Path slack     : 24988448p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  24987494  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  24987494  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  24987494  RISE       1
Net_357/main_1                          macrocell38     4292   8042  24988448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:runmode_enable\/q
Path End       : Net_357/main_0
Capture Clock  : Net_357/clock_0
Path slack     : 24992689p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  24984997  RISE       1
Net_357/main_0                    macrocell38   2551   3801  24992689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:prevCompare1\/q
Path End       : \Tone_F:PWMUDB:status_0\/main_0
Capture Clock  : \Tone_F:PWMUDB:status_0\/clock_0
Path slack     : 24993010p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:prevCompare1\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:prevCompare1\/q   macrocell36   1250   1250  24993010  RISE       1
\Tone_F:PWMUDB:status_0\/main_0  macrocell37   2230   3480  24993010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:status_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Tone_F:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Tone_F:PWMUDB:runmode_enable\/clock_0
Path slack     : 24993029p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:genblk1:ctrlreg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  24993029  RISE       1
\Tone_F:PWMUDB:runmode_enable\/main_0      macrocell35    2251   3461  24993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:status_0\/q
Path End       : \Tone_F:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Tone_F:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24996002p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:status_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:status_0\/q               macrocell37    1250   1250  24996002  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2248   3498  24996002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499980786p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14984
-------------------------------------   ----- 
End-of-path arrival time (ps)           14984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_600/q                                        macrocell29     1250   1250  499980786  RISE       1
\Tone_D:CounterUDB:count_enable\/main_0          macrocell12     2702   3952  499980786  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell12     3350   7302  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   2552   9854  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  14984  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  14984  499980786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell9       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_746/q
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499981120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -4230
----------------------------------------------   --------- 
End-of-path required time (ps)                   499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14650
-------------------------------------   ----- 
End-of-path arrival time (ps)           14650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
Net_746/q                                            macrocell46      1250   1250  499981120  RISE       1
\HB_Counter:CounterUDB:count_enable\/main_0          macrocell15      2308   3558  499981120  RISE       1
\HB_Counter:CounterUDB:count_enable\/q               macrocell15      3350   6908  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   2612   9520  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  14650  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  14650  499981120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell11      0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499983955p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9855
-------------------------------------   ---- 
End-of-path arrival time (ps)           9855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_600/q                                        macrocell29     1250   1250  499980786  RISE       1
\Tone_D:CounterUDB:count_enable\/main_0          macrocell12     2702   3952  499980786  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell12     3350   7302  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   2553   9855  499983955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell9       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 499983956p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9854
-------------------------------------   ---- 
End-of-path arrival time (ps)           9854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_600/q                                        macrocell29     1250   1250  499980786  RISE       1
\Tone_D:CounterUDB:count_enable\/main_0          macrocell12     2702   3952  499980786  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell12     3350   7302  499980786  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   2552   9854  499983956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_746/q
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 499984290p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -6190
----------------------------------------------   --------- 
End-of-path required time (ps)                   499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
Net_746/q                                            macrocell46      1250   1250  499981120  RISE       1
\HB_Counter:CounterUDB:count_enable\/main_0          macrocell15      2308   3558  499981120  RISE       1
\HB_Counter:CounterUDB:count_enable\/q               macrocell15      3350   6908  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   2612   9520  499984290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell10      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_746/q
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499984291p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -6190
----------------------------------------------   --------- 
End-of-path required time (ps)                   499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9519
-------------------------------------   ---- 
End-of-path arrival time (ps)           9519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
Net_746/q                                            macrocell46      1250   1250  499981120  RISE       1
\HB_Counter:CounterUDB:count_enable\/main_0          macrocell15      2308   3558  499981120  RISE       1
\HB_Counter:CounterUDB:count_enable\/q               macrocell15      3350   6908  499981120  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell11   2611   9519  499984291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell11      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Tone_D:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Tone_D:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499985651p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13849
-------------------------------------   ----- 
End-of-path arrival time (ps)           13849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell8   1600   1600  499985651  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell9      0   1600  499985651  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell9   2270   3870  499985651  RISE       1
\Tone_D:CounterUDB:status_0\/main_0             macrocell10     2566   6436  499985651  RISE       1
\Tone_D:CounterUDB:status_0\/q                  macrocell10     3350   9786  499985651  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    4063  13849  499985651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 499987000p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell8   1240   1240  499983830  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell9      0   1240  499983830  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell9   2270   3510  499983830  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   3300   6810  499987000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499987001p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell8   1240   1240  499983830  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell9      0   1240  499983830  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell9   2270   3510  499983830  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   3299   6809  499987001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell9       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \HB_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \HB_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499987056p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                   499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12444
-------------------------------------   ----- 
End-of-path arrival time (ps)           12444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  499983910  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  499983910  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  499983910  RISE       1
\HB_Counter:CounterUDB:status_2\/main_0             macrocell14      3266   6776  499987056  RISE       1
\HB_Counter:CounterUDB:status_2\/q                  macrocell14      3350  10126  499987056  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell4     2318  12444  499987056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell4        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Tone_D:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499987075p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12425
-------------------------------------   ----- 
End-of-path arrival time (ps)           12425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell8   1240   1240  499983830  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell9      0   1240  499983830  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell9   2270   3510  499983830  RISE       1
\Tone_D:CounterUDB:status_2\/main_0             macrocell11     3300   6810  499987075  RISE       1
\Tone_D:CounterUDB:status_2\/q                  macrocell11     3350  10160  499987075  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/status_2     statusicell3    2265  12425  499987075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 499987080p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -6190
----------------------------------------------   --------- 
End-of-path required time (ps)                   499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6730
-------------------------------------   ---- 
End-of-path arrival time (ps)           6730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell10   1240   1240  499983910  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell11      0   1240  499983910  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell11   2270   3510  499983910  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   3220   6730  499987080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell10      0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499987084p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -6190
----------------------------------------------   --------- 
End-of-path required time (ps)                   499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell10   1240   1240  499983910  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell11      0   1240  499983910  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell11   2270   3510  499983910  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell11   3216   6726  499987084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell11      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \HB_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \HB_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499987644p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                   499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11856
-------------------------------------   ----- 
End-of-path arrival time (ps)           11856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1600   1600  499987644  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1600  499987644  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   2270   3870  499987644  RISE       1
\HB_Counter:CounterUDB:status_0\/main_0             macrocell13      2313   6183  499987644  RISE       1
\HB_Counter:CounterUDB:status_0\/q                  macrocell13      3350   9533  499987644  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4     2323  11856  499987644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell4        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \HB_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \HB_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 499989705p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                   499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  499983910  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  499983910  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  499983910  RISE       1
\HB_Counter:CounterUDB:overflow_reg_i\/main_0       macrocell48      3275   6785  499989705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:overflow_reg_i\/clock_0             macrocell48         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Tone_D:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 499989943p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell8   1240   1240  499983830  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell9      0   1240  499983830  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell9   2270   3510  499983830  RISE       1
\Tone_D:CounterUDB:overflow_reg_i\/main_0       macrocell39     3037   6547  499989943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:overflow_reg_i\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Tone_D:CounterUDB:prevCompare\/main_0
Capture Clock  : \Tone_D:CounterUDB:prevCompare\/clock_0
Path slack     : 499990067p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell8   1600   1600  499985651  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell9      0   1600  499985651  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell9   2270   3870  499985651  RISE       1
\Tone_D:CounterUDB:prevCompare\/main_0          macrocell40     2553   6423  499990067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:prevCompare\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \HB_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \HB_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 499990307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                   499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1600   1600  499987644  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1600  499987644  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   2270   3870  499987644  RISE       1
\HB_Counter:CounterUDB:prevCompare\/main_0          macrocell49      2313   6183  499990307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:prevCompare\/clock_0                macrocell49         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \HB_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \HB_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499990438p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                   499999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT      slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  499990438  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  499990438  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  499990438  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4     5562   9062  499990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell4        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Tone_D:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Tone_D:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499991915p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7585
-------------------------------------   ---- 
End-of-path arrival time (ps)           7585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  499991915  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  499991915  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  499991915  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4085   7585  499991915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Tone_D:CounterUDB:count_stored_i\/clock_0
Path slack     : 499992528p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_600/q                                  macrocell29   1250   1250  499980786  RISE       1
\Tone_D:CounterUDB:count_stored_i\/main_0  macrocell41   2712   3962  499992528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:count_stored_i\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_FreqDiv:count_0\/q
Path End       : Net_746/main_1
Capture Clock  : Net_746/clock_0
Path slack     : 499992928p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                   499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_FreqDiv:count_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT      slack  edge  Fanout
----------------------  -----------  -----  -----  ---------  ----  ------
\HB_FreqDiv:count_0\/q  macrocell47   1250   1250  499992928  RISE       1
Net_746/main_1          macrocell46   2312   3562  499992928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_746/q
Path End       : \HB_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \HB_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 499992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                   499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_746/q                                      macrocell46   1250   1250  499981120  RISE       1
\HB_Counter:CounterUDB:count_stored_i\/main_0  macrocell50   2308   3558  499992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:count_stored_i\/clock_0             macrocell50         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_FreqDiv:not_last_reset\/q
Path End       : Net_746/main_0
Capture Clock  : Net_746/clock_0
Path slack     : 499992954p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                   499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_FreqDiv:not_last_reset\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT      slack  edge  Fanout
-----------------------------  -----------  -----  -----  ---------  ----  ------
\HB_FreqDiv:not_last_reset\/q  macrocell45   1250   1250  499992954  RISE       1
Net_746/main_0                 macrocell46   2286   3536  499992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_FreqDiv:not_last_reset\/q
Path End       : \HB_FreqDiv:count_0\/main_0
Capture Clock  : \HB_FreqDiv:count_0\/clock_0
Path slack     : 499992954p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLK_2KHZ:R#1 vs. CLK_2KHZ:R#2)   500000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                   499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_FreqDiv:not_last_reset\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT      slack  edge  Fanout
-----------------------------  -----------  -----  -----  ---------  ----  ------
\HB_FreqDiv:not_last_reset\/q  macrocell45   1250   1250  499992954  RISE       1
\HB_FreqDiv:count_0\/main_0    macrocell47   2286   3536  499992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\HB_FreqDiv:count_0\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_FreqDiv:count_0\/q
Path End       : Net_600/main_1
Capture Clock  : Net_600/clock_0
Path slack     : 499992990p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_FreqDiv:count_0\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                  model name   delay     AT      slack  edge  Fanout
------------------------  -----------  -----  -----  ---------  ----  ------
\Tone_FreqDiv:count_0\/q  macrocell30   1250   1250  499992990  RISE       1
Net_600/main_1            macrocell29   2250   3500  499992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_FreqDiv:not_last_reset\/q
Path End       : Net_600/main_0
Capture Clock  : Net_600/clock_0
Path slack     : 499993000p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_FreqDiv:not_last_reset\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Tone_FreqDiv:not_last_reset\/q  macrocell28   1250   1250  499993000  RISE       1
Net_600/main_0                   macrocell29   2240   3490  499993000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_FreqDiv:not_last_reset\/q
Path End       : \Tone_FreqDiv:count_0\/main_0
Capture Clock  : \Tone_FreqDiv:count_0\/clock_0
Path slack     : 499993000p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CLK_2KHZ_1:R#1 vs. CLK_2KHZ_1:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_FreqDiv:not_last_reset\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Tone_FreqDiv:not_last_reset\/q  macrocell28   1250   1250  499993000  RISE       1
\Tone_FreqDiv:count_0\/main_0    macrocell30   2240   3490  499993000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Tone_FreqDiv:count_0\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 2730659589p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Slow_CLK:R#1 vs. Slow_CLK:R#2)   2730666667
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   2730663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_0\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT       slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer:DEBOUNCER[0]:d_sync_0\/q       macrocell42   1250   1250  2730659589  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_1\/main_0  macrocell43   2318   3568  2730659589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_991/main_0
Capture Clock  : Net_991/clock_0
Path slack     : 2730659589p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Slow_CLK:R#1 vs. Slow_CLK:R#2)   2730666667
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   2730663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_0\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer:DEBOUNCER[0]:d_sync_0\/q  macrocell42   1250   1250  2730659589  RISE       1
Net_991/main_0                       macrocell44   2318   3568  2730659589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_991/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_991/main_1
Capture Clock  : Net_991/clock_0
Path slack     : 2730659596p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Slow_CLK:R#1 vs. Slow_CLK:R#2)   2730666667
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   2730663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer:DEBOUNCER[0]:d_sync_1\/q  macrocell43   1250   1250  2730659596  RISE       1
Net_991/main_1                       macrocell44   2311   3561  2730659596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_991/clock_0                                            macrocell44         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

