@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 
@N: BN362 :"e:\pjk\mhd44tp_ir_rs232_sw_130701\hc74595.v":41:0:41:5|Removing sequential instance hc595_u.qhn0 of view:PrimLib.dffr(prim) in hierarchy view:work.IR_RS232_SW(verilog) because there are no references to its outputs 
@N: MT206 |Auto Constrain mode is enabled
@N: FX271 :"e:\pjk\mhd44tp_ir_rs232_sw_130701\ir_rs232_sw.v":351:1:351:6|Instance "bps_sel[2]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"e:\pjk\mhd44tp_ir_rs232_sw_130701\ir_rs232_sw.v":351:1:351:6|Instance "bps_sel[1]" with 7 loads replicated 1 times to improve timing 
@N: FX271 :"e:\pjk\mhd44tp_ir_rs232_sw_130701\ir_rs232_sw.v":351:1:351:6|Instance "bps_sel[0]" with 19 loads replicated 2 times to improve timing 
@N: FX164 |The option to pack flops in the IOB has not been specified 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 
@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
