# Output products list for <DDR2_CORE>
DDR2_CORE.gise
DDR2_CORE.vho
DDR2_CORE.xco
DDR2_CORE.xise
DDR2_CORE\docs\adr_cntrl_timing.xls
DDR2_CORE\docs\read_data_timing.xls
DDR2_CORE\docs\ug086.pdf
DDR2_CORE\docs\write_data_timing.xls
DDR2_CORE\docs\xapp858.url
DDR2_CORE\example_design\datasheet.txt
DDR2_CORE\example_design\log.txt
DDR2_CORE\example_design\mig.prj
DDR2_CORE\example_design\par\DDR2_CORE.cdc
DDR2_CORE\example_design\par\DDR2_CORE.ucf
DDR2_CORE\example_design\par\create_ise.bat
DDR2_CORE\example_design\par\icon4_cg.xco
DDR2_CORE\example_design\par\ise_flow.bat
DDR2_CORE\example_design\par\makeproj.bat
DDR2_CORE\example_design\par\mem_interface_top.ut
DDR2_CORE\example_design\par\readme.txt
DDR2_CORE\example_design\par\rem_files.bat
DDR2_CORE\example_design\par\set_ise_prop.tcl
DDR2_CORE\example_design\par\vio_async_in100_cg.xco
DDR2_CORE\example_design\par\vio_async_in192_cg.xco
DDR2_CORE\example_design\par\vio_async_in96_cg.xco
DDR2_CORE\example_design\par\vio_sync_out32_cg.xco
DDR2_CORE\example_design\par\xst_run.txt
DDR2_CORE\example_design\rtl\DDR2_CORE.vhd
DDR2_CORE\example_design\rtl\ddr2_chipscope.vhd
DDR2_CORE\example_design\rtl\ddr2_ctrl.vhd
DDR2_CORE\example_design\rtl\ddr2_idelay_ctrl.vhd
DDR2_CORE\example_design\rtl\ddr2_infrastructure.vhd
DDR2_CORE\example_design\rtl\ddr2_mem_if_top.vhd
DDR2_CORE\example_design\rtl\ddr2_phy_calib.vhd
DDR2_CORE\example_design\rtl\ddr2_phy_ctl_io.vhd
DDR2_CORE\example_design\rtl\ddr2_phy_dm_iob.vhd
DDR2_CORE\example_design\rtl\ddr2_phy_dq_iob.vhd
DDR2_CORE\example_design\rtl\ddr2_phy_dqs_iob.vhd
DDR2_CORE\example_design\rtl\ddr2_phy_init.vhd
DDR2_CORE\example_design\rtl\ddr2_phy_io.vhd
DDR2_CORE\example_design\rtl\ddr2_phy_top.vhd
DDR2_CORE\example_design\rtl\ddr2_phy_write.vhd
DDR2_CORE\example_design\rtl\ddr2_tb_test_addr_gen.vhd
DDR2_CORE\example_design\rtl\ddr2_tb_test_cmp.vhd
DDR2_CORE\example_design\rtl\ddr2_tb_test_data_gen.vhd
DDR2_CORE\example_design\rtl\ddr2_tb_test_gen.vhd
DDR2_CORE\example_design\rtl\ddr2_tb_top.vhd
DDR2_CORE\example_design\rtl\ddr2_top.vhd
DDR2_CORE\example_design\rtl\ddr2_usr_addr_fifo.vhd
DDR2_CORE\example_design\rtl\ddr2_usr_rd.vhd
DDR2_CORE\example_design\rtl\ddr2_usr_top.vhd
DDR2_CORE\example_design\rtl\ddr2_usr_wr.vhd
DDR2_CORE\example_design\sim\ddr2_model.v
DDR2_CORE\example_design\sim\ddr2_model_parameters.vh
DDR2_CORE\example_design\sim\sim.do
DDR2_CORE\example_design\sim\sim_tb_top.vhd
DDR2_CORE\example_design\sim\wiredly.vhd
DDR2_CORE\example_design\synth\DDR2_CORE.lso
DDR2_CORE\example_design\synth\DDR2_CORE.prj
DDR2_CORE\example_design\synth\mem_interface_top_synp.sdc
DDR2_CORE\example_design\synth\script_synp.tcl
DDR2_CORE\user_design\datasheet.txt
DDR2_CORE\user_design\log.txt
DDR2_CORE\user_design\mig.prj
DDR2_CORE\user_design\par\DDR2_CORE.cdc
DDR2_CORE\user_design\par\DDR2_CORE.ucf
DDR2_CORE\user_design\par\create_ise.bat
DDR2_CORE\user_design\par\icon4_cg.xco
DDR2_CORE\user_design\par\ise_flow.bat
DDR2_CORE\user_design\par\makeproj.bat
DDR2_CORE\user_design\par\mem_interface_top.ut
DDR2_CORE\user_design\par\readme.txt
DDR2_CORE\user_design\par\rem_files.bat
DDR2_CORE\user_design\par\set_ise_prop.tcl
DDR2_CORE\user_design\par\vio_async_in100_cg.xco
DDR2_CORE\user_design\par\vio_async_in192_cg.xco
DDR2_CORE\user_design\par\vio_async_in96_cg.xco
DDR2_CORE\user_design\par\vio_sync_out32_cg.xco
DDR2_CORE\user_design\par\xst_run.txt
DDR2_CORE\user_design\rtl\DDR2_CORE.vhd
DDR2_CORE\user_design\rtl\ddr2_chipscope.vhd
DDR2_CORE\user_design\rtl\ddr2_ctrl.vhd
DDR2_CORE\user_design\rtl\ddr2_idelay_ctrl.vhd
DDR2_CORE\user_design\rtl\ddr2_infrastructure.vhd
DDR2_CORE\user_design\rtl\ddr2_mem_if_top.vhd
DDR2_CORE\user_design\rtl\ddr2_phy_calib.vhd
DDR2_CORE\user_design\rtl\ddr2_phy_ctl_io.vhd
DDR2_CORE\user_design\rtl\ddr2_phy_dm_iob.vhd
DDR2_CORE\user_design\rtl\ddr2_phy_dq_iob.vhd
DDR2_CORE\user_design\rtl\ddr2_phy_dqs_iob.vhd
DDR2_CORE\user_design\rtl\ddr2_phy_init.vhd
DDR2_CORE\user_design\rtl\ddr2_phy_io.vhd
DDR2_CORE\user_design\rtl\ddr2_phy_top.vhd
DDR2_CORE\user_design\rtl\ddr2_phy_write.vhd
DDR2_CORE\user_design\rtl\ddr2_top.vhd
DDR2_CORE\user_design\rtl\ddr2_usr_addr_fifo.vhd
DDR2_CORE\user_design\rtl\ddr2_usr_rd.vhd
DDR2_CORE\user_design\rtl\ddr2_usr_top.vhd
DDR2_CORE\user_design\rtl\ddr2_usr_wr.vhd
DDR2_CORE\user_design\sim\ddr2_model.v
DDR2_CORE\user_design\sim\ddr2_model_parameters.vh
DDR2_CORE\user_design\sim\ddr2_tb_test_addr_gen.vhd
DDR2_CORE\user_design\sim\ddr2_tb_test_cmp.vhd
DDR2_CORE\user_design\sim\ddr2_tb_test_data_gen.vhd
DDR2_CORE\user_design\sim\ddr2_tb_test_gen.vhd
DDR2_CORE\user_design\sim\ddr2_tb_top.vhd
DDR2_CORE\user_design\sim\sim.do
DDR2_CORE\user_design\sim\sim_tb_top.vhd
DDR2_CORE\user_design\sim\wiredly.vhd
DDR2_CORE\user_design\synth\DDR2_CORE.lso
DDR2_CORE\user_design\synth\DDR2_CORE.prj
DDR2_CORE\user_design\synth\mem_interface_top_synp.sdc
DDR2_CORE\user_design\synth\script_synp.tcl
DDR2_CORE_flist.txt
DDR2_CORE_xmdf.tcl
_xmsgs\pn_parser.xmsgs
