{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513287782228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513287782232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 15:43:02 2017 " "Processing started: Thu Dec 14 15:43:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513287782232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513287782232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513287782232 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1513287782785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287794580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287794580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scrollscore.sv 3 3 " "Found 3 design units, including 3 entities, in source file scrollscore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScrollScore " "Found entity 1: ScrollScore" {  } { { "ScrollScore.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287794580 ""} { "Info" "ISGN_ENTITY_NAME" "2 GameOver " "Found entity 2: GameOver" {  } { { "ScrollScore.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287794580 ""} { "Info" "ISGN_ENTITY_NAME" "3 FinalGrade " "Found entity 3: FinalGrade" {  } { { "ScrollScore.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287794580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287794580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "size Size allBall.sv(137) " "Verilog HDL Declaration information at allBall.sv(137): object \"size\" differs only in case from object \"Size\" in the same scope" {  } { { "allBall.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287794580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allball.sv 2 2 " "Found 2 design units, including 2 entities, in source file allball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 allBall " "Found entity 1: allBall" {  } { { "allBall.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287794580 ""} { "Info" "ISGN_ENTITY_NAME" "2 ball " "Found entity 2: ball" {  } { { "allBall.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287794580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287794580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redbomb.sv 2 2 " "Found 2 design units, including 2 entities, in source file redbomb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RedBomb " "Found entity 1: RedBomb" {  } { { "RedBomb.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287794596 ""} { "Info" "ISGN_ENTITY_NAME" "2 checkPath " "Found entity 2: checkPath" {  } { { "RedBomb.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287794596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287794596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getkeycode.sv 1 1 " "Found 1 design units, including 1 entities, in source file getkeycode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getKeycode " "Found entity 1: getKeycode" {  } { { "getKeycode.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/getKeycode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287794596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287794596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file flash_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_control " "Found entity 1: Flash_control" {  } { { "Flash_control.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Flash_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287794596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287794596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795006 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cat.sv 1 1 " "Found 1 design units, including 1 entities, in source file cat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cat " "Found entity 1: cat" {  } { { "cat.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/cat.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_score.sv 3 3 " "Found 3 design units, including 3 entities, in source file print_score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 print_score " "Found entity 1: print_score" {  } { { "print_score.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/print_score.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795011 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pic " "Found entity 2: Pic" {  } { { "print_score.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/print_score.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795011 ""} { "Info" "ISGN_ENTITY_NAME" "3 Char " "Found entity 3: Char" {  } { { "print_score.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/print_score.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "apple.sv(246) " "Verilog HDL information at apple.sv(246): always construct contains both blocking and non-blocking assignments" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 246 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1513287795013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DistX distX apple.sv(312) " "Verilog HDL Declaration information at apple.sv(312): object \"DistX\" differs only in case from object \"distX\" in the same scope" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 312 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287795014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DistY distY apple.sv(312) " "Verilog HDL Declaration information at apple.sv(312): object \"DistY\" differs only in case from object \"distY\" in the same scope" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 312 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287795014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple.sv 3 3 " "Found 3 design units, including 3 entities, in source file apple.sv" { { "Info" "ISGN_ENTITY_NAME" "1 allApple " "Found entity 1: allApple" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795015 ""} { "Info" "ISGN_ENTITY_NAME" "2 apple " "Found entity 2: apple" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795015 ""} { "Info" "ISGN_ENTITY_NAME" "3 AppleAddress " "Found entity 3: AppleAddress" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spur.sv 5 5 " "Found 5 design units, including 5 entities, in source file spur.sv" { { "Info" "ISGN_ENTITY_NAME" "1 allSpur " "Found entity 1: allSpur" {  } { { "Spur.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795018 ""} { "Info" "ISGN_ENTITY_NAME" "2 Inv_Spur " "Found entity 2: Inv_Spur" {  } { { "Spur.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795018 ""} { "Info" "ISGN_ENTITY_NAME" "3 inv_SpurAddress " "Found entity 3: inv_SpurAddress" {  } { { "Spur.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795018 ""} { "Info" "ISGN_ENTITY_NAME" "4 Spur " "Found entity 4: Spur" {  } { { "Spur.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795018 ""} { "Info" "ISGN_ENTITY_NAME" "5 SpurAddress " "Found entity 5: SpurAddress" {  } { { "Spur.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_buffer " "Found entity 1: sdram_buffer" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file doublebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleBuffer " "Found entity 1: DoubleBuffer" {  } { { "DoubleBuffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC " "Found entity 1: SOC" {  } { { "SOC/synthesis/SOC.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_irq_mapper " "Found entity 1: SOC_irq_mapper" {  } { { "SOC/synthesis/submodules/SOC_irq_mapper.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0 " "Found entity 1: SOC_mm_interconnect_0" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SOC_mm_interconnect_0_avalon_st_adapter" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795049 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SOC_mm_interconnect_0_rsp_mux_001" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_mux " "Found entity 1: SOC_mm_interconnect_0_rsp_mux" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: SOC_mm_interconnect_0_rsp_demux_001" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_demux " "Found entity 1: SOC_mm_interconnect_0_rsp_demux" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: SOC_mm_interconnect_0_cmd_mux_001" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_mux " "Found entity 1: SOC_mm_interconnect_0_cmd_mux" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SOC_mm_interconnect_0_cmd_demux_001" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_demux " "Found entity 1: SOC_mm_interconnect_0_cmd_demux" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_router_003_default_decode " "Found entity 1: SOC_mm_interconnect_0_router_003_default_decode" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_router_003 " "Found entity 2: SOC_mm_interconnect_0_router_003" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: SOC_mm_interconnect_0_router_002_default_decode" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_router_002 " "Found entity 2: SOC_mm_interconnect_0_router_002" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_router_001_default_decode " "Found entity 1: SOC_mm_interconnect_0_router_001_default_decode" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_router_001 " "Found entity 2: SOC_mm_interconnect_0_router_001" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_router_default_decode " "Found entity 1: SOC_mm_interconnect_0_router_default_decode" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_router " "Found entity 2: SOC_mm_interconnect_0_router" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SOC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SOC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_sysid_qsys_0 " "Found entity 1: SOC_sysid_qsys_0" {  } { { "SOC/synthesis/submodules/SOC_sysid_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_sdram_input_efifo_module " "Found entity 1: SOC_sdram_input_efifo_module" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_sdram " "Found entity 2: SOC_sdram" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_otg_hpi_data " "Found entity 1: SOC_otg_hpi_data" {  } { { "SOC/synthesis/submodules/SOC_otg_hpi_data.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_otg_hpi_cs " "Found entity 1: SOC_otg_hpi_cs" {  } { { "SOC/synthesis/submodules/SOC_otg_hpi_cs.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_otg_hpi_address " "Found entity 1: SOC_otg_hpi_address" {  } { { "SOC/synthesis/submodules/SOC_otg_hpi_address.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_onchip_memory2_0 " "Found entity 1: SOC_onchip_memory2_0" {  } { { "SOC/synthesis/submodules/SOC_onchip_memory2_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_nios2_qsys_0_register_bank_a_module " "Found entity 1: SOC_nios2_qsys_0_register_bank_a_module" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_nios2_qsys_0_register_bank_b_module " "Found entity 2: SOC_nios2_qsys_0_register_bank_b_module" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_nios2_qsys_0_nios2_oci_debug " "Found entity 3: SOC_nios2_qsys_0_nios2_oci_debug" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: SOC_nios2_qsys_0_ociram_sp_ram_module" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOC_nios2_qsys_0_nios2_ocimem " "Found entity 5: SOC_nios2_qsys_0_nios2_ocimem" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "6 SOC_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: SOC_nios2_qsys_0_nios2_avalon_reg" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "7 SOC_nios2_qsys_0_nios2_oci_break " "Found entity 7: SOC_nios2_qsys_0_nios2_oci_break" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "8 SOC_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: SOC_nios2_qsys_0_nios2_oci_xbrk" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "9 SOC_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: SOC_nios2_qsys_0_nios2_oci_dbrk" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "10 SOC_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: SOC_nios2_qsys_0_nios2_oci_itrace" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "11 SOC_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: SOC_nios2_qsys_0_nios2_oci_td_mode" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "12 SOC_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: SOC_nios2_qsys_0_nios2_oci_dtrace" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "13 SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "14 SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "15 SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "16 SOC_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: SOC_nios2_qsys_0_nios2_oci_fifo" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "17 SOC_nios2_qsys_0_nios2_oci_pib " "Found entity 17: SOC_nios2_qsys_0_nios2_oci_pib" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "18 SOC_nios2_qsys_0_nios2_oci_im " "Found entity 18: SOC_nios2_qsys_0_nios2_oci_im" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "19 SOC_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: SOC_nios2_qsys_0_nios2_performance_monitors" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "20 SOC_nios2_qsys_0_nios2_oci " "Found entity 20: SOC_nios2_qsys_0_nios2_oci" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""} { "Info" "ISGN_ENTITY_NAME" "21 SOC_nios2_qsys_0 " "Found entity 21: SOC_nios2_qsys_0" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: SOC_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: SOC_nios2_qsys_0_jtag_debug_module_tck" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: SOC_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_nios2_qsys_0_oci_test_bench " "Found entity 1: SOC_nios2_qsys_0_oci_test_bench" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_nios2_qsys_0_test_bench " "Found entity 1: SOC_nios2_qsys_0_test_bench" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0_test_bench.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_keycode " "Found entity 1: SOC_keycode" {  } { { "SOC/synthesis/submodules/SOC_keycode.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_jtag_uart_0_sim_scfifo_w " "Found entity 1: SOC_jtag_uart_0_sim_scfifo_w" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_jtag_uart_0_scfifo_w " "Found entity 2: SOC_jtag_uart_0_scfifo_w" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_jtag_uart_0_sim_scfifo_r " "Found entity 3: SOC_jtag_uart_0_sim_scfifo_r" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_jtag_uart_0_scfifo_r " "Found entity 4: SOC_jtag_uart_0_scfifo_r" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOC_jtag_uart_0 " "Found entity 5: SOC_jtag_uart_0" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_altpll_1.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_altpll_1_dffpipe_l2c " "Found entity 1: SOC_altpll_1_dffpipe_l2c" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_altpll_1_stdsync_sv6 " "Found entity 2: SOC_altpll_1_stdsync_sv6" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_altpll_1_altpll_ska2 " "Found entity 3: SOC_altpll_1_altpll_ska2" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_altpll_1 " "Found entity 4: SOC_altpll_1" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_altpll_0_dffpipe_l2c " "Found entity 1: SOC_altpll_0_dffpipe_l2c" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_altpll_0_stdsync_sv6 " "Found entity 2: SOC_altpll_0_stdsync_sv6" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_altpll_0_altpll_hqu2 " "Found entity 3: SOC_altpll_0_altpll_hqu2" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_altpll_0 " "Found entity 4: SOC_altpll_0" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Synchronizers.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Synchronizers.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colormapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file colormapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorMapper " "Found entity 1: ColorMapper" {  } { { "ColorMapper.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ColorMapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character.sv 2 2 " "Found 2 design units, including 2 entities, in source file character.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Character " "Found entity 1: Character" {  } { { "Character.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Character.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""} { "Info" "ISGN_ENTITY_NAME" "2 characterAddress " "Found entity 2: characterAddress" {  } { { "Character.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Character.sv" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795162 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513287795163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_interface.sv 2 2 " "Found 2 design units, including 2 entities, in source file sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_interface " "Found entity 1: SRAM_interface" {  } { { "SRAM_interface.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SRAM_interface.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795166 ""} { "Info" "ISGN_ENTITY_NAME" "2 tristate " "Found entity 2: tristate" {  } { { "SRAM_interface.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SRAM_interface.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print.sv 1 1 " "Found 1 design units, including 1 entities, in source file print.sv" { { "Info" "ISGN_ENTITY_NAME" "1 print " "Found entity 1: print" {  } { { "print.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/print.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_selector.sv 5 5 " "Found 5 design units, including 5 entities, in source file address_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_selector5 " "Found entity 1: address_selector5" {  } { { "address_selector.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/address_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""} { "Info" "ISGN_ENTITY_NAME" "2 address_selector4 " "Found entity 2: address_selector4" {  } { { "address_selector.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/address_selector.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""} { "Info" "ISGN_ENTITY_NAME" "3 address_selector3 " "Found entity 3: address_selector3" {  } { { "address_selector.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/address_selector.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""} { "Info" "ISGN_ENTITY_NAME" "4 address_selector2 " "Found entity 4: address_selector2" {  } { { "address_selector.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/address_selector.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""} { "Info" "ISGN_ENTITY_NAME" "5 address_selector " "Found entity 5: address_selector" {  } { { "address_selector.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/address_selector.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wall.sv 3 3 " "Found 3 design units, including 3 entities, in source file wall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Wall_set2 " "Found entity 1: Wall_set2" {  } { { "Wall.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Wall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""} { "Info" "ISGN_ENTITY_NAME" "2 Wall_set " "Found entity 2: Wall_set" {  } { { "Wall.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Wall.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""} { "Info" "ISGN_ENTITY_NAME" "3 Wall " "Found entity 3: Wall" {  } { { "Wall.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Wall.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.sv 2 2 " "Found 2 design units, including 2 entities, in source file bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_set " "Found entity 1: bullet_set" {  } { { "bullet.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/bullet.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""} { "Info" "ISGN_ENTITY_NAME" "2 bullet " "Found entity 2: bullet" {  } { { "bullet.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/bullet.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss.sv 2 2 " "Found 2 design units, including 2 entities, in source file boss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Boss " "Found entity 1: Boss" {  } { { "Boss.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""} { "Info" "ISGN_ENTITY_NAME" "2 bullet_hit " "Found entity 2: bullet_hit" {  } { { "Boss.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages.sv 6 6 " "Found 6 design units, including 6 entities, in source file stages.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stage_exit " "Found entity 1: stage_exit" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""} { "Info" "ISGN_ENTITY_NAME" "2 stage_death " "Found entity 2: stage_death" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""} { "Info" "ISGN_ENTITY_NAME" "3 stage_final " "Found entity 3: stage_final" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""} { "Info" "ISGN_ENTITY_NAME" "4 stage2 " "Found entity 4: stage2" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""} { "Info" "ISGN_ENTITY_NAME" "5 stage0 " "Found entity 5: stage0" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""} { "Info" "ISGN_ENTITY_NAME" "6 stage1 " "Found entity 6: stage1" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "save_point.sv 1 1 " "Found 1 design units, including 1 entities, in source file save_point.sv" { { "Info" "ISGN_ENTITY_NAME" "1 save " "Found entity 1: save" {  } { { "save_point.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/save_point.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teleport.sv 1 1 " "Found 1 design units, including 1 entities, in source file teleport.sv" { { "Info" "ISGN_ENTITY_NAME" "1 teleport " "Found entity 1: teleport" {  } { { "teleport.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/teleport.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287795184 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at SOC_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513287795215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at SOC_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513287795215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at SOC_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513287795215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at SOC_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513287795215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram.v(316) " "Verilog HDL or VHDL warning at SOC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513287795215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram.v(326) " "Verilog HDL or VHDL warning at SOC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513287795215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram.v(336) " "Verilog HDL or VHDL warning at SOC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513287795215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram.v(680) " "Verilog HDL or VHDL warning at SOC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513287795215 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "stages.sv(371) " "Verilog HDL Instantiation warning at stages.sv(371): instance has no name" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 371 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1513287795284 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "stages.sv(103) " "Verilog HDL Instantiation warning at stages.sv(103): instance has no name" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1513287795284 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "stages.sv(63) " "Verilog HDL Instantiation warning at stages.sv(63): instance has no name" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1513287795284 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "stages.sv(17) " "Verilog HDL Instantiation warning at stages.sv(17): instance has no name" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1513287795284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513287795347 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Processor.sv(4) " "Output port \"HEX4\" at Processor.sv(4) has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513287795368 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Processor.sv(4) " "Output port \"HEX5\" at Processor.sv(4) has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513287795368 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Processor.sv(4) " "Output port \"HEX6\" at Processor.sv(4) has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513287795368 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Processor.sv(4) " "Output port \"HEX7\" at Processor.sv(4) has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513287795368 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sig_test Processor.sv(34) " "Output port \"sig_test\" at Processor.sv(34) has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513287795368 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:key_sync " "Elaborating entity \"sync\" for hierarchy \"sync:key_sync\"" {  } { { "Processor.sv" "key_sync" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:driver3\"" {  } { { "Processor.sv" "driver3" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC SOC:system " "Elaborating entity \"SOC\" for hierarchy \"SOC:system\"" {  } { { "Processor.sv" "system" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_0 SOC:system\|SOC_altpll_0:altpll_0 " "Elaborating entity \"SOC_altpll_0\" for hierarchy \"SOC:system\|SOC_altpll_0:altpll_0\"" {  } { { "SOC/synthesis/SOC.v" "altpll_0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_0_stdsync_sv6 SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"SOC_altpll_0_stdsync_sv6\" for hierarchy \"SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "stdsync2" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_0_dffpipe_l2c SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_stdsync_sv6:stdsync2\|SOC_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SOC_altpll_0_dffpipe_l2c\" for hierarchy \"SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_stdsync_sv6:stdsync2\|SOC_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "dffpipe3" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_0_altpll_hqu2 SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1 " "Elaborating entity \"SOC_altpll_0_altpll_hqu2\" for hierarchy \"SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\"" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "sd1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_1 SOC:system\|SOC_altpll_1:altpll_1 " "Elaborating entity \"SOC_altpll_1\" for hierarchy \"SOC:system\|SOC_altpll_1:altpll_1\"" {  } { { "SOC/synthesis/SOC.v" "altpll_1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_1_stdsync_sv6 SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_stdsync_sv6:stdsync2 " "Elaborating entity \"SOC_altpll_1_stdsync_sv6\" for hierarchy \"SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_stdsync_sv6:stdsync2\"" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "stdsync2" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_1_dffpipe_l2c SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_stdsync_sv6:stdsync2\|SOC_altpll_1_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SOC_altpll_1_dffpipe_l2c\" for hierarchy \"SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_stdsync_sv6:stdsync2\|SOC_altpll_1_dffpipe_l2c:dffpipe3\"" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "dffpipe3" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_1_altpll_ska2 SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1 " "Elaborating entity \"SOC_altpll_1_altpll_ska2\" for hierarchy \"SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\"" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "sd1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart_0 SOC:system\|SOC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SOC_jtag_uart_0\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\"" {  } { { "SOC/synthesis/SOC.v" "jtag_uart_0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart_0_scfifo_w SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w " "Elaborating entity \"SOC_jtag_uart_0_scfifo_w\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\"" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "the_SOC_jtag_uart_0_scfifo_w" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287795784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "wfifo" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287796116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796132 ""}  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287796132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287796199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287796199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287796231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287796231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287796246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287796246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287796315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287796315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287796384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287796384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287796469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287796469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287796531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287796531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart_0_scfifo_r SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r " "Elaborating entity \"SOC_jtag_uart_0_scfifo_r\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r\"" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "the_SOC_jtag_uart_0_scfifo_r" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "SOC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287796700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796700 ""}  } { { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287796700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"SOC:system\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_keycode SOC:system\|SOC_keycode:keycode " "Elaborating entity \"SOC_keycode\" for hierarchy \"SOC:system\|SOC_keycode:keycode\"" {  } { { "SOC/synthesis/SOC.v" "keycode" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0 SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"SOC_nios2_qsys_0\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\"" {  } { { "SOC/synthesis/SOC.v" "nios2_qsys_0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_test_bench SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_test_bench:the_SOC_nios2_qsys_0_test_bench " "Elaborating entity \"SOC_nios2_qsys_0_test_bench\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_test_bench:the_SOC_nios2_qsys_0_test_bench\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_test_bench" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287796985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_register_bank_a_module SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a " "Elaborating entity \"SOC_nios2_qsys_0_register_bank_a_module\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "SOC_nios2_qsys_0_register_bank_a" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"SOC_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797148 ""}  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287797148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7jg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7jg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7jg1 " "Found entity 1: altsyncram_7jg1" {  } { { "db/altsyncram_7jg1.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_7jg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287797201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287797201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7jg1 SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7jg1:auto_generated " "Elaborating entity \"altsyncram_7jg1\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7jg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_register_bank_b_module SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b " "Elaborating entity \"SOC_nios2_qsys_0_register_bank_b_module\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "SOC_nios2_qsys_0_register_bank_b" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"SOC_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797386 ""}  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287797386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8jg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8jg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8jg1 " "Found entity 1: altsyncram_8jg1" {  } { { "db/altsyncram_8jg1.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_8jg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287797433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287797433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8jg1 SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8jg1:auto_generated " "Elaborating entity \"altsyncram_8jg1\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8jg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_debug SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_debug" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287797617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797617 ""}  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287797617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_ocimem SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"SOC_nios2_qsys_0_nios2_ocimem\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_ocimem" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_ociram_sp_ram_module SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"SOC_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "SOC_nios2_qsys_0_ociram_sp_ram" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287797732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"SOC_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797732 ""}  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287797732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qp81 " "Found entity 1: altsyncram_qp81" {  } { { "db/altsyncram_qp81.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_qp81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287797786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287797786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qp81 SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qp81:auto_generated " "Elaborating entity \"altsyncram_qp81\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem\|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_avalon_reg SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"SOC_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_avalon_reg" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_break SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_break:the_SOC_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_break\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_break:the_SOC_nios2_qsys_0_nios2_oci_break\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_break" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_xbrk SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_xbrk:the_SOC_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_xbrk:the_SOC_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_dbrk SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287797986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_itrace SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_itrace:the_SOC_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_itrace:the_SOC_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_itrace" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_dtrace SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_dtrace:the_SOC_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_dtrace:the_SOC_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_td_mode SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_dtrace:the_SOC_nios2_qsys_0_nios2_oci_dtrace\|SOC_nios2_qsys_0_nios2_oci_td_mode:SOC_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_dtrace:the_SOC_nios2_qsys_0_nios2_oci_dtrace\|SOC_nios2_qsys_0_nios2_oci_td_mode:SOC_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "SOC_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_fifo SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_fifo" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo\|SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo\|SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo\|SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo\|SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo\|SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo\|SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_oci_test_bench SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo\|SOC_nios2_qsys_0_oci_test_bench:the_SOC_nios2_qsys_0_oci_test_bench " "Elaborating entity \"SOC_nios2_qsys_0_oci_test_bench\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo\|SOC_nios2_qsys_0_oci_test_bench:the_SOC_nios2_qsys_0_oci_test_bench\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_oci_test_bench" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798233 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SOC_nios2_qsys_0_oci_test_bench " "Entity \"SOC_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_oci_test_bench" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1513287798233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_pib SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_pib:the_SOC_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_pib:the_SOC_nios2_qsys_0_nios2_oci_pib\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_pib" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_nios2_oci_im SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_im:the_SOC_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"SOC_nios2_qsys_0_nios2_oci_im\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_im:the_SOC_nios2_qsys_0_nios2_oci_im\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_nios2_oci_im" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_jtag_debug_module_wrapper SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"SOC_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "the_SOC_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_jtag_debug_module_tck SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"SOC_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_SOC_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_nios2_qsys_0_jtag_debug_module_sysclk SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"SOC_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_SOC_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" "SOC_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287798449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798465 ""}  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287798465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_onchip_memory2_0 SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"SOC_onchip_memory2_0\" for hierarchy \"SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\"" {  } { { "SOC/synthesis/SOC.v" "onchip_memory2_0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "SOC/synthesis/submodules/SOC_onchip_memory2_0.v" "the_altsyncram" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "SOC/synthesis/submodules/SOC_onchip_memory2_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_onchip_memory2_0.hex " "Parameter \"init_file\" = \"SOC_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287798920 ""}  } { { "SOC/synthesis/submodules/SOC_onchip_memory2_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287798920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fpc1 " "Found entity 1: altsyncram_fpc1" {  } { { "db/altsyncram_fpc1.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_fpc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287799019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287799019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fpc1 SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fpc1:auto_generated " "Elaborating entity \"altsyncram_fpc1\" for hierarchy \"SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287799019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287800727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287800727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fpc1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fpc1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_fpc1.tdf" "decode3" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_fpc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287800727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/mux_oob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287800795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287800795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fpc1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"SOC:system\|SOC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fpc1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_fpc1.tdf" "mux2" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_fpc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287800795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_otg_hpi_address SOC:system\|SOC_otg_hpi_address:otg_hpi_address " "Elaborating entity \"SOC_otg_hpi_address\" for hierarchy \"SOC:system\|SOC_otg_hpi_address:otg_hpi_address\"" {  } { { "SOC/synthesis/SOC.v" "otg_hpi_address" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_otg_hpi_cs SOC:system\|SOC_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"SOC_otg_hpi_cs\" for hierarchy \"SOC:system\|SOC_otg_hpi_cs:otg_hpi_cs\"" {  } { { "SOC/synthesis/SOC.v" "otg_hpi_cs" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_otg_hpi_data SOC:system\|SOC_otg_hpi_data:otg_hpi_data " "Elaborating entity \"SOC_otg_hpi_data\" for hierarchy \"SOC:system\|SOC_otg_hpi_data:otg_hpi_data\"" {  } { { "SOC/synthesis/SOC.v" "otg_hpi_data" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_sdram SOC:system\|SOC_sdram:sdram " "Elaborating entity \"SOC_sdram\" for hierarchy \"SOC:system\|SOC_sdram:sdram\"" {  } { { "SOC/synthesis/SOC.v" "sdram" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_sdram_input_efifo_module SOC:system\|SOC_sdram:sdram\|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module " "Elaborating entity \"SOC_sdram_input_efifo_module\" for hierarchy \"SOC:system\|SOC_sdram:sdram\|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module\"" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "the_SOC_sdram_input_efifo_module" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_sysid_qsys_0 SOC:system\|SOC_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"SOC_sysid_qsys_0\" for hierarchy \"SOC:system\|SOC_sysid_qsys_0:sysid_qsys_0\"" {  } { { "SOC/synthesis/SOC.v" "sysid_qsys_0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0 SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SOC_mm_interconnect_0\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SOC/synthesis/SOC.v" "mm_interconnect_0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287801996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_router SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router:router " "Elaborating entity \"SOC_mm_interconnect_0_router\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router:router\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "router" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_router_default_decode SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router:router\|SOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_router_default_decode\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router:router\|SOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_router_001 SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SOC_mm_interconnect_0_router_001\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_001:router_001\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "router_001" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 3472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_router_001_default_decode SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_001:router_001\|SOC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_001:router_001\|SOC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_router_002 SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SOC_mm_interconnect_0_router_002\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_002:router_002\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "router_002" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_router_002_default_decode SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_002:router_002\|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_002:router_002\|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_router_003 SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"SOC_mm_interconnect_0_router_003\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_003:router_003\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "router_003" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 3504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_router_003_default_decode SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_003:router_003\|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_router_003:router_003\|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_demux SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SOC_mm_interconnect_0_cmd_demux\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_demux" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 3747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_demux_001 SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SOC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 3788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_mux SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SOC_mm_interconnect_0_cmd_mux\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_mux" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 3805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_mux_001 SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"SOC_mm_interconnect_0_cmd_mux_001\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 3828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_demux SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SOC_mm_interconnect_0_rsp_demux\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_demux" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 4039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_demux_001 SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"SOC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 4062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_mux SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SOC_mm_interconnect_0_rsp_mux\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_mux" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_mux_001 SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SOC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 4380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_avalon_st_adapter SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v" 4409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SOC:system\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SOC/synthesis/submodules/SOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287802998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_irq_mapper SOC:system\|SOC_irq_mapper:irq_mapper " "Elaborating entity \"SOC_irq_mapper\" for hierarchy \"SOC:system\|SOC_irq_mapper:irq_mapper\"" {  } { { "SOC/synthesis/SOC.v" "irq_mapper" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOC:system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOC:system\|altera_reset_controller:rst_controller\"" {  } { { "SOC/synthesis/SOC.v" "rst_controller" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SOC:system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SOC:system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SOC:system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SOC:system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOC:system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOC:system\|altera_reset_controller:rst_controller_001\"" {  } { { "SOC/synthesis/SOC.v" "rst_controller_001" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOC:system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOC:system\|altera_reset_controller:rst_controller_002\"" {  } { { "SOC/synthesis/SOC.v" "rst_controller_002" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_interface SRAM_interface:sram_intf " "Elaborating entity \"SRAM_interface\" for hierarchy \"SRAM_interface:sram_intf\"" {  } { { "Processor.sv" "sram_intf" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate SRAM_interface:sram_intf\|tristate:t1 " "Elaborating entity \"tristate\" for hierarchy \"SRAM_interface:sram_intf\|tristate:t1\"" {  } { { "SRAM_interface.sv" "t1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SRAM_interface.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga0 " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga0\"" {  } { { "Processor.sv" "vga0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColorMapper ColorMapper:CMP " "Elaborating entity \"ColorMapper\" for hierarchy \"ColorMapper:CMP\"" {  } { { "Processor.sv" "CMP" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_interface " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_interface\"" {  } { { "Processor.sv" "hpi_interface" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleBuffer DoubleBuffer:ADDR " "Elaborating entity \"DoubleBuffer\" for hierarchy \"DoubleBuffer:ADDR\"" {  } { { "Processor.sv" "ADDR" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print print:printer " "Elaborating entity \"print\" for hierarchy \"print:printer\"" {  } { { "Processor.sv" "printer" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_buffer sdram_buffer:queue " "Elaborating entity \"sdram_buffer\" for hierarchy \"sdram_buffer:queue\"" {  } { { "Processor.sv" "queue" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sdram_buffer.sv(89) " "Verilog HDL assignment warning at sdram_buffer.sv(89): truncated value with size 32 to match size of target (20)" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513287803399 "|Processor|sdram_buffer:queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 stage1:first_stage " "Elaborating entity \"stage1\" for hierarchy \"stage1:first_stage\"" {  } { { "Processor.sv" "first_stage" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Character stage1:first_stage\|Character:char0 " "Elaborating entity \"Character\" for hierarchy \"stage1:first_stage\|Character:char0\"" {  } { { "stages.sv" "char0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "characterAddress stage1:first_stage\|Character:char0\|characterAddress:cha0 " "Elaborating entity \"characterAddress\" for hierarchy \"stage1:first_stage\|Character:char0\|characterAddress:cha0\"" {  } { { "Character.sv" "cha0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Character.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wall_set stage1:first_stage\|Wall_set:walls " "Elaborating entity \"Wall_set\" for hierarchy \"stage1:first_stage\|Wall_set:walls\"" {  } { { "stages.sv" "walls" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wall stage1:first_stage\|Wall_set:walls\|Wall:Wall_1 " "Elaborating entity \"Wall\" for hierarchy \"stage1:first_stage\|Wall_set:walls\|Wall:Wall_1\"" {  } { { "Wall.sv" "Wall_1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Wall.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cat stage1:first_stage\|cat:cat1 " "Elaborating entity \"cat\" for hierarchy \"stage1:first_stage\|cat:cat1\"" {  } { { "stages.sv" "cat1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet_set stage1:first_stage\|bullet_set:bullets " "Elaborating entity \"bullet_set\" for hierarchy \"stage1:first_stage\|bullet_set:bullets\"" {  } { { "stages.sv" "bullets" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet stage1:first_stage\|bullet_set:bullets\|bullet:bullet_1 " "Elaborating entity \"bullet\" for hierarchy \"stage1:first_stage\|bullet_set:bullets\|bullet:bullet_1\"" {  } { { "bullet.sv" "bullet_1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/bullet.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allSpur stage1:first_stage\|allSpur:spurs " "Elaborating entity \"allSpur\" for hierarchy \"stage1:first_stage\|allSpur:spurs\"" {  } { { "stages.sv" "spurs" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Spur stage1:first_stage\|allSpur:spurs\|Spur:s0 " "Elaborating entity \"Spur\" for hierarchy \"stage1:first_stage\|allSpur:spurs\|Spur:s0\"" {  } { { "Spur.sv" "s0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpurAddress stage1:first_stage\|allSpur:spurs\|Spur:s0\|SpurAddress:SA0 " "Elaborating entity \"SpurAddress\" for hierarchy \"stage1:first_stage\|allSpur:spurs\|Spur:s0\|SpurAddress:SA0\"" {  } { { "Spur.sv" "SA0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inv_Spur stage1:first_stage\|allSpur:spurs\|Inv_Spur:s13 " "Elaborating entity \"Inv_Spur\" for hierarchy \"stage1:first_stage\|allSpur:spurs\|Inv_Spur:s13\"" {  } { { "Spur.sv" "s13" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_SpurAddress stage1:first_stage\|allSpur:spurs\|Inv_Spur:s13\|inv_SpurAddress:SA0 " "Elaborating entity \"inv_SpurAddress\" for hierarchy \"stage1:first_stage\|allSpur:spurs\|Inv_Spur:s13\|inv_SpurAddress:SA0\"" {  } { { "Spur.sv" "SA0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allApple stage1:first_stage\|allApple:apples " "Elaborating entity \"allApple\" for hierarchy \"stage1:first_stage\|allApple:apples\"" {  } { { "stages.sv" "apples" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287803978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple stage1:first_stage\|allApple:apples\|apple:a0 " "Elaborating entity \"apple\" for hierarchy \"stage1:first_stage\|allApple:apples\|apple:a0\"" {  } { { "apple.sv" "a0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AppleAddress stage1:first_stage\|allApple:apples\|apple:a0\|AppleAddress:AA " "Elaborating entity \"AppleAddress\" for hierarchy \"stage1:first_stage\|allApple:apples\|apple:a0\|AppleAddress:AA\"" {  } { { "apple.sv" "AA" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_selector stage1:first_stage\|address_selector:address_selection " "Elaborating entity \"address_selector\" for hierarchy \"stage1:first_stage\|address_selector:address_selection\"" {  } { { "stages.sv" "address_selection" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save stage1:first_stage\|save:save0 " "Elaborating entity \"save\" for hierarchy \"stage1:first_stage\|save:save0\"" {  } { { "stages.sv" "save0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teleport stage1:first_stage\|teleport:teleport0 " "Elaborating entity \"teleport\" for hierarchy \"stage1:first_stage\|teleport:teleport0\"" {  } { { "stages.sv" "teleport0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage0 stage0:title " "Elaborating entity \"stage0\" for hierarchy \"stage0:title\"" {  } { { "Processor.sv" "title" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:audio " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:audio\"" {  } { { "Processor.sv" "audio" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 stage2:second_stage " "Elaborating entity \"stage2\" for hierarchy \"stage2:second_stage\"" {  } { { "Processor.sv" "second_stage" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wall_set2 stage2:second_stage\|Wall_set2:walls " "Elaborating entity \"Wall_set2\" for hierarchy \"stage2:second_stage\|Wall_set2:walls\"" {  } { { "stages.sv" "walls" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Boss stage2:second_stage\|Boss:comb_172 " "Elaborating entity \"Boss\" for hierarchy \"stage2:second_stage\|Boss:comb_172\"" {  } { { "stages.sv" "comb_172" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direction Boss.sv(27) " "Verilog HDL or VHDL warning at Boss.sv(27): object \"direction\" assigned a value but never read" {  } { { "Boss.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513287804301 "|Processor|stage2:second_stage|Boss:comb_172"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet_hit stage2:second_stage\|Boss:comb_172\|bullet_hit:bl0 " "Elaborating entity \"bullet_hit\" for hierarchy \"stage2:second_stage\|Boss:comb_172\|bullet_hit:bl0\"" {  } { { "Boss.sv" "bl0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RedBomb stage2:second_stage\|RedBomb:redbomb0 " "Elaborating entity \"RedBomb\" for hierarchy \"stage2:second_stage\|RedBomb:redbomb0\"" {  } { { "stages.sv" "redbomb0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkPath stage2:second_stage\|RedBomb:redbomb0\|checkPath:cp0 " "Elaborating entity \"checkPath\" for hierarchy \"stage2:second_stage\|RedBomb:redbomb0\|checkPath:cp0\"" {  } { { "RedBomb.sv" "cp0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allBall stage2:second_stage\|allBall:allball0 " "Elaborating entity \"allBall\" for hierarchy \"stage2:second_stage\|allBall:allball0\"" {  } { { "stages.sv" "allball0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball stage2:second_stage\|allBall:allball0\|ball:b0 " "Elaborating entity \"ball\" for hierarchy \"stage2:second_stage\|allBall:allball0\|ball:b0\"" {  } { { "allBall.sv" "b0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_selector2 stage2:second_stage\|address_selector2:address_selection " "Elaborating entity \"address_selector2\" for hierarchy \"stage2:second_stage\|address_selector2:address_selection\"" {  } { { "stages.sv" "address_selection" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_final stage_final:finals " "Elaborating entity \"stage_final\" for hierarchy \"stage_final:finals\"" {  } { { "Processor.sv" "finals" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScrollScore stage_final:finals\|ScrollScore:scores " "Elaborating entity \"ScrollScore\" for hierarchy \"stage_final:finals\|ScrollScore:scores\"" {  } { { "stages.sv" "scores" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ScrollScore.sv(23) " "Verilog HDL assignment warning at ScrollScore.sv(23): truncated value with size 32 to match size of target (25)" {  } { { "ScrollScore.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513287804601 "|Processor|stage_final:finals|ScrollScore:scores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_selector3 stage_final:finals\|address_selector3:comb_3 " "Elaborating entity \"address_selector3\" for hierarchy \"stage_final:finals\|address_selector3:comb_3\"" {  } { { "stages.sv" "comb_3" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalGrade stage_final:finals\|FinalGrade:letters " "Elaborating entity \"FinalGrade\" for hierarchy \"stage_final:finals\|FinalGrade:letters\"" {  } { { "stages.sv" "letters" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_death stage_death:dead_state " "Elaborating entity \"stage_death\" for hierarchy \"stage_death:dead_state\"" {  } { { "Processor.sv" "dead_state" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameOver stage_death:dead_state\|GameOver:GO " "Elaborating entity \"GameOver\" for hierarchy \"stage_death:dead_state\|GameOver:GO\"" {  } { { "stages.sv" "GO" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_score stage_death:dead_state\|print_score:PS " "Elaborating entity \"print_score\" for hierarchy \"stage_death:dead_state\|print_score:PS\"" {  } { { "stages.sv" "PS" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pic stage_death:dead_state\|print_score:PS\|Pic:kid " "Elaborating entity \"Pic\" for hierarchy \"stage_death:dead_state\|print_score:PS\|Pic:kid\"" {  } { { "print_score.sv" "kid" { Text "C:/altera/15.0/FinalProject_v0.7_restored/print_score.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Char stage_death:dead_state\|print_score:PS\|Char:colon " "Elaborating entity \"Char\" for hierarchy \"stage_death:dead_state\|print_score:PS\|Char:colon\"" {  } { { "print_score.sv" "colon" { Text "C:/altera/15.0/FinalProject_v0.7_restored/print_score.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom stage_death:dead_state\|print_score:PS\|Char:colon\|font_rom:fr0 " "Elaborating entity \"font_rom\" for hierarchy \"stage_death:dead_state\|print_score:PS\|Char:colon\|font_rom:fr0\"" {  } { { "print_score.sv" "fr0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/print_score.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287804817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_selector4 stage_death:dead_state\|address_selector4:comb_3 " "Elaborating entity \"address_selector4\" for hierarchy \"stage_death:dead_state\|address_selector4:comb_3\"" {  } { { "stages.sv" "comb_3" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287805001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_control Flash_control:flash " "Elaborating entity \"Flash_control\" for hierarchy \"Flash_control:flash\"" {  } { { "Processor.sv" "flash" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287805033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getKeycode getKeycode:gk0 " "Elaborating entity \"getKeycode\" for hierarchy \"getKeycode:gk0\"" {  } { { "Processor.sv" "gk0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287805064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_exit stage_exit:SE " "Elaborating entity \"stage_exit\" for hierarchy \"stage_exit:SE\"" {  } { { "Processor.sv" "SE" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287805117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_selector5 stage_exit:SE\|address_selector5:comb_76 " "Elaborating entity \"address_selector5\" for hierarchy \"stage_exit:SE\|address_selector5:comb_76\"" {  } { { "stages.sv" "comb_76" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287805133 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1513287808063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.14.15:43:33 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl " "2017.12.14.15:43:33 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513287813501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513287816460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513287816806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513287818093 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513287818124 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513287818140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513287818209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513287818226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513287818226 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1513287819002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld40590b26/alt_sld_fab.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287819134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287819134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287819181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287819181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287819181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287819181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287819202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287819202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287819234 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287819234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287819234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287819250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287819250 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "38 " "Inferred 38 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DoubleBuffer:ADDR\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DoubleBuffer:ADDR\|Mult0\"" {  } { { "DoubleBuffer.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sdram_buffer:queue\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sdram_buffer:queue\|Mult0\"" {  } { { "sdram_buffer.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 89 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a0\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a0\|Mult1\"" {  } { { "apple.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a1\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a1\|Mult1\"" {  } { { "apple.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a2\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a2\|Mult1\"" {  } { { "apple.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a3\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a3\|Mult1\"" {  } { { "apple.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a4\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a4\|Mult1\"" {  } { { "apple.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a5\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a5\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a5\|Mult1\"" {  } { { "apple.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a6\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a6\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a6\|Mult1\"" {  } { { "apple.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|Boss:comb_172\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|Boss:comb_172\|Mult0\"" {  } { { "Boss.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|Boss:comb_172\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|Boss:comb_172\|Mult1\"" {  } { { "Boss.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|RedBomb:redbomb0\|checkPath:cp0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|RedBomb:redbomb0\|checkPath:cp0\|Mult0\"" {  } { { "RedBomb.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|RedBomb:redbomb0\|checkPath:cp0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|RedBomb:redbomb0\|checkPath:cp0\|Mult1\"" {  } { { "RedBomb.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|allBall:allball0\|ball:b0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|allBall:allball0\|ball:b0\|Mult0\"" {  } { { "allBall.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|allBall:allball0\|ball:b0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|allBall:allball0\|ball:b0\|Mult1\"" {  } { { "allBall.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|allBall:allball0\|ball:b1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|allBall:allball0\|ball:b1\|Mult1\"" {  } { { "allBall.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|allBall:allball0\|ball:b2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|allBall:allball0\|ball:b2\|Mult1\"" {  } { { "allBall.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|allBall:allball0\|ball:b3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|allBall:allball0\|ball:b3\|Mult0\"" {  } { { "allBall.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|allBall:allball0\|ball:b4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|allBall:allball0\|ball:b4\|Mult0\"" {  } { { "allBall.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a0\|AppleAddress:AA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a0\|AppleAddress:AA\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a2\|AppleAddress:AA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a2\|AppleAddress:AA\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a3\|AppleAddress:AA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a3\|AppleAddress:AA\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a4\|AppleAddress:AA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a4\|AppleAddress:AA\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a5\|AppleAddress:AA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a5\|AppleAddress:AA\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage1:first_stage\|allApple:apples\|apple:a6\|AppleAddress:AA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage1:first_stage\|allApple:apples\|apple:a6\|AppleAddress:AA\|Mult0\"" {  } { { "apple.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|Boss:comb_172\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|Boss:comb_172\|Mult2\"" {  } { { "Boss.sv" "Mult2" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 130 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|Boss:comb_172\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|Boss:comb_172\|Mult3\"" {  } { { "Boss.sv" "Mult3" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 130 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|RedBomb:redbomb0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|RedBomb:redbomb0\|Mult0\"" {  } { { "RedBomb.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage2:second_stage\|RedBomb:redbomb0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage2:second_stage\|RedBomb:redbomb0\|Mult1\"" {  } { { "RedBomb.sv" "Mult1" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stage_final:finals\|ScrollScore:scores\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stage_final:finals\|ScrollScore:scores\|Mult0\"" {  } { { "ScrollScore.sv" "Mult0" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861095 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1513287861095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DoubleBuffer:ADDR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\"" {  } { { "DoubleBuffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DoubleBuffer:ADDR\|lpm_mult:Mult0 " "Instantiated megafunction \"DoubleBuffer:ADDR\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861257 ""}  } { { "DoubleBuffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287861257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DoubleBuffer:ADDR\|lpm_mult:Mult0\|multcore:mult_core DoubleBuffer:ADDR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DoubleBuffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DoubleBuffer:ADDR\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder DoubleBuffer:ADDR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DoubleBuffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DoubleBuffer:ADDR\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] DoubleBuffer:ADDR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "DoubleBuffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l9h " "Found entity 1: add_sub_l9h" {  } { { "db/add_sub_l9h.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/add_sub_l9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287861553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287861553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DoubleBuffer:ADDR\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add DoubleBuffer:ADDR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DoubleBuffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DoubleBuffer:ADDR\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] DoubleBuffer:ADDR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "DoubleBuffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jkh " "Found entity 1: add_sub_jkh" {  } { { "db/add_sub_jkh.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/add_sub_jkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287861677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287861677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DoubleBuffer:ADDR\|lpm_mult:Mult0\|altshift:external_latency_ffs DoubleBuffer:ADDR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"DoubleBuffer:ADDR\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DoubleBuffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_buffer:queue\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sdram_buffer:queue\|lpm_mult:Mult0\"" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_buffer:queue\|lpm_mult:Mult0 " "Instantiated megafunction \"sdram_buffer:queue\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861777 ""}  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287861777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage1:first_stage\|allApple:apples\|apple:a0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a0\|lpm_mult:Mult0\"" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage1:first_stage\|allApple:apples\|apple:a0\|lpm_mult:Mult0 " "Instantiated megafunction \"stage1:first_stage\|allApple:apples\|apple:a0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861854 ""}  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287861854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/mult_16t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287861922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287861922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage1:first_stage\|allApple:apples\|apple:a0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a0\|lpm_mult:Mult1\"" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287861970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage1:first_stage\|allApple:apples\|apple:a0\|lpm_mult:Mult1 " "Instantiated megafunction \"stage1:first_stage\|allApple:apples\|apple:a0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287861970 ""}  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287861970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage1:first_stage\|allApple:apples\|apple:a3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a3\|lpm_mult:Mult0\"" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287862034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage1:first_stage\|allApple:apples\|apple:a3\|lpm_mult:Mult0 " "Instantiated megafunction \"stage1:first_stage\|allApple:apples\|apple:a3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862038 ""}  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 386 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287862038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/mult_t5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287862097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287862097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage2:second_stage\|Boss:comb_172\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage2:second_stage\|Boss:comb_172\|lpm_mult:Mult0\"" {  } { { "Boss.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287862201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage2:second_stage\|Boss:comb_172\|lpm_mult:Mult0 " "Instantiated megafunction \"stage2:second_stage\|Boss:comb_172\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862201 ""}  } { { "Boss.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287862201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/mult_p5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287862265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287862265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage2:second_stage\|RedBomb:redbomb0\|checkPath:cp0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage2:second_stage\|RedBomb:redbomb0\|checkPath:cp0\|lpm_mult:Mult0\"" {  } { { "RedBomb.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 180 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287862322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage2:second_stage\|RedBomb:redbomb0\|checkPath:cp0\|lpm_mult:Mult0 " "Instantiated megafunction \"stage2:second_stage\|RedBomb:redbomb0\|checkPath:cp0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862322 ""}  } { { "RedBomb.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 180 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287862322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\"" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287862426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0 " "Instantiated megafunction \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862426 ""}  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287862426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|multcore:mult_core stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862454 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9h " "Found entity 1: add_sub_g9h" {  } { { "db/add_sub_g9h.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/add_sub_g9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287862562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287862562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862599 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/db/add_sub_ekh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513287862710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513287862710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|altshift:external_latency_ffs stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a1\|AppleAddress:AA\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage1:first_stage\|allApple:apples\|apple:a0\|AppleAddress:AA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a0\|AppleAddress:AA\|lpm_mult:Mult0\"" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287862778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage1:first_stage\|allApple:apples\|apple:a0\|AppleAddress:AA\|lpm_mult:Mult0 " "Instantiated megafunction \"stage1:first_stage\|allApple:apples\|apple:a0\|AppleAddress:AA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862782 ""}  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287862782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage1:first_stage\|allApple:apples\|apple:a4\|AppleAddress:AA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage1:first_stage\|allApple:apples\|apple:a4\|AppleAddress:AA\|lpm_mult:Mult0\"" {  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287862922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage1:first_stage\|allApple:apples\|apple:a4\|AppleAddress:AA\|lpm_mult:Mult0 " "Instantiated megafunction \"stage1:first_stage\|allApple:apples\|apple:a4\|AppleAddress:AA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287862922 ""}  } { { "apple.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/apple.sv" 412 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287862922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage2:second_stage\|RedBomb:redbomb0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stage2:second_stage\|RedBomb:redbomb0\|lpm_mult:Mult1\"" {  } { { "RedBomb.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287863042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage2:second_stage\|RedBomb:redbomb0\|lpm_mult:Mult1 " "Instantiated megafunction \"stage2:second_stage\|RedBomb:redbomb0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863046 ""}  } { { "RedBomb.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287863046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\"" {  } { { "ScrollScore.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287863094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0 " "Instantiated megafunction \"stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863095 ""}  } { { "ScrollScore.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513287863095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\|multcore:mult_core stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ScrollScore.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ScrollScore.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\|altshift:external_latency_ffs stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"stage_final:finals\|ScrollScore:scores\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ScrollScore.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513287863178 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 0 " "Ignored assignment(s) for \"OTG_INT\[0\]\" because \"OTG_INT\" is not a bus or array" {  } { { "Processor.sv" "OTG_INT" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1513287867522 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 1 " "Ignored assignment(s) for \"OTG_INT\[1\]\" because \"OTG_INT\" is not a bus or array" {  } { { "Processor.sv" "OTG_INT" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1513287867522 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 0 " "Ignored assignment(s) for \"OTG_INT\[0\]\" because \"OTG_INT\" is not a bus or array" {  } { { "Processor.sv" "OTG_INT" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1513287867522 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 1 " "Ignored assignment(s) for \"OTG_INT\[1\]\" because \"OTG_INT\" is not a bus or array" {  } { { "Processor.sv" "OTG_INT" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1513287867522 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1513287867882 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513287868415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513287868415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513287868415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513287868415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513287868415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513287868415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513287868415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513287868415 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1513287868415 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 440 -1 0 } } { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 354 -1 0 } } { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 3205 -1 0 } } { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 4172 -1 0 } } { "SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 348 -1 0 } } { "SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SOC/synthesis/submodules/SOC_jtag_uart_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v" 393 -1 0 } } { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 3780 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 611 -1 0 } } { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 267 -1 0 } } { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 249 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1513287868807 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1513287868811 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SOC:system\|SOC_sdram:sdram\|zs_dq\[0\]~synth " "Node \"SOC:system\|SOC_sdram:sdram\|zs_dq\[0\]~synth\"" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 193 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287886059 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SOC:system\|SOC_sdram:sdram\|zs_dq\[2\]~synth " "Node \"SOC:system\|SOC_sdram:sdram\|zs_dq\[2\]~synth\"" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 193 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287886059 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SOC:system\|SOC_sdram:sdram\|zs_dq\[6\]~synth " "Node \"SOC:system\|SOC_sdram:sdram\|zs_dq\[6\]~synth\"" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 193 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287886059 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SOC:system\|SOC_sdram:sdram\|zs_dq\[8\]~synth " "Node \"SOC:system\|SOC_sdram:sdram\|zs_dq\[8\]~synth\"" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 193 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287886059 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SOC:system\|SOC_sdram:sdram\|zs_dq\[9\]~synth " "Node \"SOC:system\|SOC_sdram:sdram\|zs_dq\[9\]~synth\"" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 193 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287886059 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SOC:system\|SOC_sdram:sdram\|zs_dq\[13\]~synth " "Node \"SOC:system\|SOC_sdram:sdram\|zs_dq\[13\]~synth\"" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 193 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287886059 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SOC:system\|SOC_sdram:sdram\|zs_dq\[16\]~synth " "Node \"SOC:system\|SOC_sdram:sdram\|zs_dq\[16\]~synth\"" {  } { { "SOC/synthesis/submodules/SOC_sdram.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v" 193 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287886059 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1513287886059 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N VCC " "Pin \"OTG_RST_N\" is stuck at VCC" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_test GND " "Pin \"sig_test\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|sig_test"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513287886065 "|Processor|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1513287886065 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287887065 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio\|Bcount\[1\] High " "Register audio_interface:audio\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1513287888048 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio\|Bcount\[0\] High " "Register audio_interface:audio\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1513287888048 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio\|Bcount\[3\] High " "Register audio_interface:audio\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1513287888048 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio\|Bcount\[2\] High " "Register audio_interface:audio\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1513287888048 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1513287888048 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "137 " "137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513287928273 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "stage1:first_stage\|allSpur:spurs\|Spur:s6\|Add15~16 " "Logic cell \"stage1:first_stage\|allSpur:spurs\|Spur:s6\|Add15~16\"" {  } { { "Spur.sv" "Add15~16" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 473 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287928389 ""} { "Info" "ISCL_SCL_CELL_NAME" "stage1:first_stage\|allSpur:spurs\|Spur:s7\|Add15~16 " "Logic cell \"stage1:first_stage\|allSpur:spurs\|Spur:s7\|Add15~16\"" {  } { { "Spur.sv" "Add15~16" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 473 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287928389 ""} { "Info" "ISCL_SCL_CELL_NAME" "stage1:first_stage\|allSpur:spurs\|Spur:s8\|Add15~16 " "Logic cell \"stage1:first_stage\|allSpur:spurs\|Spur:s8\|Add15~16\"" {  } { { "Spur.sv" "Add15~16" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 473 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287928389 ""} { "Info" "ISCL_SCL_CELL_NAME" "stage1:first_stage\|allSpur:spurs\|Spur:s9\|Add15~16 " "Logic cell \"stage1:first_stage\|allSpur:spurs\|Spur:s9\|Add15~16\"" {  } { { "Spur.sv" "Add15~16" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 473 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287928389 ""} { "Info" "ISCL_SCL_CELL_NAME" "stage1:first_stage\|allSpur:spurs\|Spur:s10\|Add15~16 " "Logic cell \"stage1:first_stage\|allSpur:spurs\|Spur:s10\|Add15~16\"" {  } { { "Spur.sv" "Add15~16" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv" 473 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287928389 ""} { "Info" "ISCL_SCL_CELL_NAME" "stage2:second_stage\|Boss:comb_172\|Add19~18 " "Logic cell \"stage2:second_stage\|Boss:comb_172\|Add19~18\"" {  } { { "Boss.sv" "Add19~18" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 200 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287928389 ""} { "Info" "ISCL_SCL_CELL_NAME" "stage2:second_stage\|Boss:comb_172\|Add22~18 " "Logic cell \"stage2:second_stage\|Boss:comb_172\|Add22~18\"" {  } { { "Boss.sv" "Add22~18" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv" 300 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287928389 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1513287928389 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1513287928821 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1513287928821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287929075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/15.0/FinalProject_v0.7_restored/output_files/FinalProject.map.smsg " "Generated suppressed messages file C:/altera/15.0/FinalProject_v0.7_restored/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1513287930184 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513287933674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287933674 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 151 -1 0 } } { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 271 0 0 } } { "SOC/synthesis/SOC.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 157 0 0 } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 137 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1513287934322 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 151 -1 0 } } { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 271 0 0 } } { "SOC/synthesis/SOC.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 157 0 0 } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 137 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1513287934322 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513287935309 "|Processor|AUD_ADCLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1513287935309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18641 " "Implemented 18641 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513287935309 ""} { "Info" "ICUT_CUT_TM_OPINS" "176 " "Implemented 176 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513287935309 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1513287935309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17934 " "Implemented 17934 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513287935309 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1513287935309 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1513287935309 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "56 " "Implemented 56 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1513287935309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513287935309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513287935509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 15:45:35 2017 " "Processing ended: Thu Dec 14 15:45:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513287935509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513287935509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:59 " "Total CPU time (on all processors): 00:02:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513287935509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513287935509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513287938574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513287938595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 15:45:37 2017 " "Processing started: Thu Dec 14 15:45:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513287938595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513287938595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513287938596 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513287939862 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1513287939862 ""}
{ "Info" "0" "" "Revision = FinalProject" {  } {  } 0 0 "Revision = FinalProject" 0 0 "Fitter" 0 0 1513287939877 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1513287940275 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513287940491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513287940575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513287940575 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[0\] port" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6659 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513287940744 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[1\] 1 1 -126 -7000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -126 degrees (-7000 ps) for SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[1\] port" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6660 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513287940744 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[2\] 1 2 -18 -2000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -18 degrees (-2000 ps) for SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[2\] port" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6661 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513287940744 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[3\] port" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6662 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513287940744 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[4\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[4\] port" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6663 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513287940744 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6659 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513287940744 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7 clock1 " "Compensate clock of PLL \"SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7\" has been set to clock1" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 151 -1 0 } } { "" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6624 9698 10655 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1513287940744 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|wire_pll7_clk\[1\] 1 8 0 0 " "Implementing clock multiplication of 1, clock division of 8, and phase shift of 0 degrees (0 ps) for SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|wire_pll7_clk\[1\] port" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 151 -1 0 } } { "" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6625 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513287940760 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 151 -1 0 } } { "" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6624 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513287940760 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513287941612 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513287941629 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513287942149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513287942149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513287942149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513287942149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513287942149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513287942149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513287942149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513287942149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513287942149 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513287942149 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 40739 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513287942211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 40741 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513287942211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 40743 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513287942211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 40745 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513287942211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 40747 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513287942211 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513287942211 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513287942227 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513287945764 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 276 " "No exact pin location assignment(s) for 31 pins of 276 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513287947735 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7 SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|pll7 " "The input ports of the PLL SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7 and the PLL SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7 SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|pll7 ARESET " "PLL SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7 and PLL SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6624 9698 10655 0 0 ""} { 0 { 0 ""} 0 6659 9698 10655 0 0 ""}  }  } } { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 193 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1513287947957 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6624 9698 10655 0 0 ""} { 0 { 0 ""} 0 6659 9698 10655 0 0 ""}  }  } } { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 193 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1513287947957 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7 0 Pin_Y2 " "PLL \"SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|pll7\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 137 0 0 } } { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6624 9698 10655 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1513287948157 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513287951257 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1513287951257 ""}
{ "Info" "ISTA_SDC_FOUND" "SOC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SOC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513287951373 ""}
{ "Info" "ISTA_SDC_FOUND" "SOC/synthesis/submodules/SOC_nios2_qsys_0.sdc " "Reading SDC File: 'SOC/synthesis/submodules/SOC_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513287951389 ""}
{ "Info" "ISTA_SDC_FOUND" "time_constraint_kb.sdc " "Reading SDC File: 'time_constraint_kb.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513287951405 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1513287951405 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga0\|new_frame " "Node: VGA_controller:vga0\|new_frame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage_select\[1\] VGA_controller:vga0\|new_frame " "Register stage_select\[1\] is being clocked by VGA_controller:vga0\|new_frame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513287951489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513287951489 "|Processor|VGA_controller:vga0|new_frame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stage1:first_stage\|status_clk " "Node: stage1:first_stage\|status_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage1:first_stage\|Character:char0\|PositionX\[3\] stage1:first_stage\|status_clk " "Register stage1:first_stage\|Character:char0\|PositionX\[3\] is being clocked by stage1:first_stage\|status_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513287951489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513287951489 "|Processor|stage1:first_stage|status_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stage2:second_stage\|status_clk " "Node: stage2:second_stage\|status_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage2:second_stage\|allBall:allball0\|hitBall stage2:second_stage\|status_clk " "Register stage2:second_stage\|allBall:allball0\|hitBall is being clocked by stage2:second_stage\|status_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513287951489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513287951489 "|Processor|stage2:second_stage|status_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio\|i2c_counter\[9\] " "Node: audio_interface:audio\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio\|word_count\[0\] audio_interface:audio\|i2c_counter\[9\] " "Register audio_interface:audio\|word_count\[0\] is being clocked by audio_interface:audio\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513287951489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513287951489 "|Processor|audio_interface:audio|i2c_counter[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio\|flag1 " "Node: audio_interface:audio\|flag1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Flash_control:flash\|LDATA\[10\] audio_interface:audio\|flag1 " "Register Flash_control:flash\|LDATA\[10\] is being clocked by audio_interface:audio\|flag1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513287951489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513287951489 "|Processor|audio_interface:audio|flag1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951898 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951898 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951898 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951898 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951898 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_1\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_1\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951898 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1513287951898 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513287951902 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513287951902 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513287951902 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513287951902 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513287951902 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1513287951902 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1513287951902 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513287951902 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1513287951902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 40705 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[0\] (placed in counter C4 of PLL_1) " "Automatically promoted node SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[0\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6659 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6659 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6659 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6659 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[4\] (placed in counter C0 of PLL_1) " "Automatically promoted node SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|wire_pll7_clk\[4\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6659 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node SOC:system\|SOC_altpll_1:altpll_1\|SOC_altpll_1_altpll_ska2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6624 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stage2:second_stage\|status_clk  " "Automatically promoted node stage2:second_stage\|status_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage2:second_stage\|status_clk~0 " "Destination node stage2:second_stage\|status_clk~0" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 33728 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 1876 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_controller:vga0\|new_frame  " "Automatically promoted node VGA_controller:vga0\|new_frame " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_buffer:queue\|always0~0 " "Destination node sdram_buffer:queue\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12187 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_buffer:queue\|registers~128 " "Destination node sdram_buffer:queue\|registers~128" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12750 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_buffer:queue\|registers~133 " "Destination node sdram_buffer:queue\|registers~133" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12794 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_buffer:queue\|registers~134 " "Destination node sdram_buffer:queue\|registers~134" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12795 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_buffer:queue\|registers~135 " "Destination node sdram_buffer:queue\|registers~135" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12796 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_buffer:queue\|registers~136 " "Destination node sdram_buffer:queue\|registers~136" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12797 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_buffer:queue\|registers~137 " "Destination node sdram_buffer:queue\|registers~137" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12798 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_buffer:queue\|registers~138 " "Destination node sdram_buffer:queue\|registers~138" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12799 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_buffer:queue\|registers~139 " "Destination node sdram_buffer:queue\|registers~139" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12800 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_buffer:queue\|registers~140 " "Destination node sdram_buffer:queue\|registers~140" {  } { { "sdram_buffer.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12801 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513287953978 ""}  } { { "VGA_controller.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/VGA_controller.sv" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 4288 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 40004 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stage1:first_stage\|status_clk  " "Automatically promoted node stage1:first_stage\|status_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage1:first_stage\|status_clk~0 " "Destination node stage1:first_stage\|status_clk~0" {  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 561 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 33729 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } { { "stages.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/stages.sv" 561 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 2906 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:audio\|flag1  " "Automatically promoted node audio_interface:audio\|flag1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Flash_control:flash\|address0\[4\]~18 " "Destination node Flash_control:flash\|address0\[4\]~18" {  } { { "Flash_control.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Flash_control.sv" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12308 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Flash_control:flash\|curr_state~7 " "Destination node Flash_control:flash\|curr_state~7" {  } { { "Flash_control.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Flash_control.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12364 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Flash_control:flash\|curr_state~8 " "Destination node Flash_control:flash\|curr_state~8" {  } { { "Flash_control.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Flash_control.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12890 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio\|flag1~0 " "Destination node audio_interface:audio\|flag1~0" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12896 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 1919 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:audio\|I2C_SCLK  " "Automatically promoted node audio_interface:audio\|I2C_SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio\|sck0 " "Destination node audio_interface:audio\|sck0" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 1920 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio\|Selector0~1 " "Destination node audio_interface:audio\|Selector0~1" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 205 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12919 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio\|next_state.b_stop1~0 " "Destination node audio_interface:audio\|next_state.b_stop1~0" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12922 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio\|Selector29~0 " "Destination node audio_interface:audio\|Selector29~0" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 205 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 27167 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio\|Selector1~0 " "Destination node audio_interface:audio\|Selector1~0" {  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 205 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 32405 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_SCLK~output " "Destination node I2C_SCLK~output" {  } { { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 40632 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } { { "audio_interface.vhd" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 1971 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node SOC:system\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOC:system\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node SOC:system\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "SOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 13153 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 3740 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6317 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 5476 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } { { "SOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 4345 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SOC:system\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } { { "SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 8256 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:audio\|word_counter~0  " "Automatically promoted node audio_interface:audio\|word_counter~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 12915 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } { { "SOC/synthesis/submodules/SOC_nios2_qsys_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v" 184 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOC:system\|SOC_nios2_qsys_0:nios2_qsys_0\|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci\|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 5481 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|SOC_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node SOC:system\|SOC_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOC:system\|SOC_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node SOC:system\|SOC_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 32451 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6690 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:system\|SOC_altpll_1:altpll_1\|prev_reset  " "Automatically promoted node SOC:system\|SOC_altpll_1:altpll_1\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOC:system\|SOC_altpll_1:altpll_1\|readdata\[0\]~1 " "Destination node SOC:system\|SOC_altpll_1:altpll_1\|readdata\[0\]~1" {  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 32453 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513287953982 ""}  } { { "SOC/synthesis/submodules/SOC_altpll_1.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v" 251 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 6655 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513287953982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513287958039 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513287958054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513287958054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513287958092 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513287958154 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1513287958154 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1513287958154 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1513287958154 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1513287958154 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1513287958154 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1513287958154 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1513287958154 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1513287958154 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1513287958154 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1513287958154 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1513287958154 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513287958154 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513287958192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513287962149 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1513287962165 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1513287962165 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 I/O Output Buffer " "Packed 26 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1513287962165 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "10 " "Created 10 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1513287962165 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513287962165 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 2.5V 1 30 0 " "Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 1 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1513287962449 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1513287962449 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513287962449 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 42 18 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 42 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513287962449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 63 0 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 63 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513287962449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 62 11 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513287962449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 66 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513287962449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513287962449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513287962449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513287962449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 36 35 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513287962449 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1513287962449 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513287962449 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|pll7 clk\[2\] VGA_CLK~output " "PLL \"SOC:system\|SOC_altpll_0:altpll_0\|SOC_altpll_0_altpll_hqu2:sd1\|pll7\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 151 -1 0 } } { "SOC/synthesis/submodules/SOC_altpll_0.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v" 289 0 0 } } { "SOC/synthesis/SOC.v" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v" 142 0 0 } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 137 0 0 } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 9 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513287963588 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513287966894 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513287966932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513287976330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513287992520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513287992816 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513288079893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:27 " "Fitter placement operations ending: elapsed time is 00:01:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513288079893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513288084852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1513288109109 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513288109109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513288125085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1513288125093 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513288125093 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.55 " "Total time spent on timing analysis during the Fitter is 20.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513288125773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513288126022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513288129429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513288129577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513288132863 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513288138702 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513288144070 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "80 Cyclone IV E " "80 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 2.5 V E14 " "Pin OTG_INT uses I/O standard 2.5 V at E14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 647 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 664 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 668 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 670 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 673 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 502 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 503 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 504 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 505 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 506 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 507 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 508 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 509 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 510 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 511 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 512 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 513 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 514 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 515 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 516 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 532 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 533 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 534 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 535 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 536 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 537 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 538 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 539 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 540 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 541 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 542 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 543 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 544 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 545 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 546 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 547 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 548 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 549 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 552 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 553 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 555 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 557 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 559 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 560 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 561 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 562 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 563 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 590 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 591 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 592 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 593 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 594 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 595 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 596 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 597 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 598 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 599 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 600 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 601 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 602 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 603 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 604 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 605 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 629 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 630 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 631 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 632 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 633 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 634 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 635 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 636 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 637 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 669 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 667 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513288144740 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1513288144740 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "40 " "Following 40 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 532 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 533 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 534 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 535 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 536 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 537 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 538 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 539 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 540 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 541 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 542 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 543 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 544 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 545 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 546 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 547 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 548 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 549 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 552 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 553 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 555 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 557 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 559 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 560 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 561 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 562 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 563 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 629 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 630 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 631 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 632 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 633 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 634 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 635 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "Processor.sv" "" { Text "C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/FinalProject_v0.7_restored/" { { 0 { 0 ""} 0 636 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1513288144746 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1513288144746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/15.0/FinalProject_v0.7_restored/output_files/FinalProject.fit.smsg " "Generated suppressed messages file C:/altera/15.0/FinalProject_v0.7_restored/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513288146567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1375 " "Peak virtual memory: 1375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513288152389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 15:49:12 2017 " "Processing ended: Thu Dec 14 15:49:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513288152389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:35 " "Elapsed time: 00:03:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513288152389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:28 " "Total CPU time (on all processors): 00:03:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513288152389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513288152389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513288155467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513288155473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 15:49:15 2017 " "Processing started: Thu Dec 14 15:49:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513288155473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513288155473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513288155474 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513288161375 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513288161588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513288163705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 15:49:23 2017 " "Processing ended: Thu Dec 14 15:49:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513288163705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513288163705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513288163705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513288163705 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513288164455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513288166826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513288166826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 15:49:26 2017 " "Processing started: Thu Dec 14 15:49:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513288166826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513288166826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513288166826 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1513288167058 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1513288167775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513288167844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513288167844 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513288169461 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1513288169461 ""}
{ "Info" "ISTA_SDC_FOUND" "SOC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SOC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1513288169577 ""}
{ "Info" "ISTA_SDC_FOUND" "SOC/synthesis/submodules/SOC_nios2_qsys_0.sdc " "Reading SDC File: 'SOC/synthesis/submodules/SOC_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1513288169631 ""}
{ "Info" "ISTA_SDC_FOUND" "time_constraint_kb.sdc " "Reading SDC File: 'time_constraint_kb.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1513288169646 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1513288169646 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga0\|new_frame " "Node: VGA_controller:vga0\|new_frame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage0:title\|state.exit VGA_controller:vga0\|new_frame " "Register stage0:title\|state.exit is being clocked by VGA_controller:vga0\|new_frame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288169731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288169731 "|Processor|VGA_controller:vga0|new_frame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stage2:second_stage\|status_clk " "Node: stage2:second_stage\|status_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage2:second_stage\|Boss:comb_172\|curr_state.dead stage2:second_stage\|status_clk " "Register stage2:second_stage\|Boss:comb_172\|curr_state.dead is being clocked by stage2:second_stage\|status_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288169731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288169731 "|Processor|stage2:second_stage|status_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stage1:first_stage\|status_clk " "Node: stage1:first_stage\|status_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage1:first_stage\|Character:char0\|PositionX\[1\] stage1:first_stage\|status_clk " "Register stage1:first_stage\|Character:char0\|PositionX\[1\] is being clocked by stage1:first_stage\|status_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288169731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288169731 "|Processor|stage1:first_stage|status_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio\|i2c_counter\[9\] " "Node: audio_interface:audio\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio\|word_count\[0\] audio_interface:audio\|i2c_counter\[9\] " "Register audio_interface:audio\|word_count\[0\] is being clocked by audio_interface:audio\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288169731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288169731 "|Processor|audio_interface:audio|i2c_counter[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio\|flag1 " "Node: audio_interface:audio\|flag1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Flash_control:flash\|LDATA\[10\] audio_interface:audio\|flag1 " "Register Flash_control:flash\|LDATA\[10\] is being clocked by audio_interface:audio\|flag1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288169731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288169731 "|Processor|audio_interface:audio|flag1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170217 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170217 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170217 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170217 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170217 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_1\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_1\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170217 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170217 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288170217 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288170217 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288170217 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288170217 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288170217 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1513288170217 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1513288170248 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1513288170317 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1513288170918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1513288170918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.263 " "Worst-case setup slack is -0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263              -0.526 main_clk_50  " "   -0.263              -0.526 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.008               0.000 altera_reserved_tck  " "   47.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288170934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288170934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.646 " "Worst-case hold slack is -0.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -0.646 main_clk_50  " "   -0.646              -0.646 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288171070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.673 " "Worst-case recovery slack is 12.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.673               0.000 main_clk_50  " "   12.673               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.752               0.000 altera_reserved_tck  " "   47.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288171101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.002 " "Worst-case removal slack is 1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 altera_reserved_tck  " "    1.002               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051               0.000 main_clk_50  " "    1.051               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288171134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.548 " "Worst-case minimum pulse width slack is 9.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.548               0.000 main_clk_50  " "    9.548               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.719               0.000 altera_reserved_tck  " "   49.719               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288171134 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.400 ns " "Worst Case Available Settling Time: 37.400 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171967 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288171967 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1513288171983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1513288172076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1513288175700 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga0\|new_frame " "Node: VGA_controller:vga0\|new_frame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage0:title\|state.exit VGA_controller:vga0\|new_frame " "Register stage0:title\|state.exit is being clocked by VGA_controller:vga0\|new_frame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288176743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288176743 "|Processor|VGA_controller:vga0|new_frame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stage2:second_stage\|status_clk " "Node: stage2:second_stage\|status_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage2:second_stage\|Boss:comb_172\|curr_state.dead stage2:second_stage\|status_clk " "Register stage2:second_stage\|Boss:comb_172\|curr_state.dead is being clocked by stage2:second_stage\|status_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288176743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288176743 "|Processor|stage2:second_stage|status_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stage1:first_stage\|status_clk " "Node: stage1:first_stage\|status_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage1:first_stage\|Character:char0\|PositionX\[1\] stage1:first_stage\|status_clk " "Register stage1:first_stage\|Character:char0\|PositionX\[1\] is being clocked by stage1:first_stage\|status_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288176743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288176743 "|Processor|stage1:first_stage|status_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio\|i2c_counter\[9\] " "Node: audio_interface:audio\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio\|word_count\[0\] audio_interface:audio\|i2c_counter\[9\] " "Register audio_interface:audio\|word_count\[0\] is being clocked by audio_interface:audio\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288176743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288176743 "|Processor|audio_interface:audio|i2c_counter[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio\|flag1 " "Node: audio_interface:audio\|flag1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Flash_control:flash\|LDATA\[10\] audio_interface:audio\|flag1 " "Register Flash_control:flash\|LDATA\[10\] is being clocked by audio_interface:audio\|flag1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288176743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288176743 "|Processor|audio_interface:audio|flag1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288176768 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288176768 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288176768 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288176768 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288176768 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_1\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_1\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288176768 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288176768 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288176769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288176769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288176769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288176769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288176769 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1513288176769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.512 " "Worst-case setup slack is 1.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 main_clk_50  " "    1.512               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.326               0.000 altera_reserved_tck  " "   47.326               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288177269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1513288177371 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1513288177371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.581 " "Worst-case hold slack is -0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581              -0.581 main_clk_50  " "   -0.581              -0.581 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288177388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.513 " "Worst-case recovery slack is 13.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.513               0.000 main_clk_50  " "   13.513               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.044               0.000 altera_reserved_tck  " "   48.044               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288177420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.907 " "Worst-case removal slack is 0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 altera_reserved_tck  " "    0.907               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 main_clk_50  " "    0.959               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288177466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.555 " "Worst-case minimum pulse width slack is 9.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.555               0.000 main_clk_50  " "    9.555               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.627               0.000 altera_reserved_tck  " "   49.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288177479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288177479 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288178492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288178492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288178492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288178492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.656 ns " "Worst Case Available Settling Time: 37.656 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288178492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288178492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288178492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288178492 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288178492 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1513288178516 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga0\|new_frame " "Node: VGA_controller:vga0\|new_frame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage0:title\|state.exit VGA_controller:vga0\|new_frame " "Register stage0:title\|state.exit is being clocked by VGA_controller:vga0\|new_frame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288179505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288179505 "|Processor|VGA_controller:vga0|new_frame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stage2:second_stage\|status_clk " "Node: stage2:second_stage\|status_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage2:second_stage\|Boss:comb_172\|curr_state.dead stage2:second_stage\|status_clk " "Register stage2:second_stage\|Boss:comb_172\|curr_state.dead is being clocked by stage2:second_stage\|status_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288179505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288179505 "|Processor|stage2:second_stage|status_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stage1:first_stage\|status_clk " "Node: stage1:first_stage\|status_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stage1:first_stage\|Character:char0\|PositionX\[1\] stage1:first_stage\|status_clk " "Register stage1:first_stage\|Character:char0\|PositionX\[1\] is being clocked by stage1:first_stage\|status_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288179509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288179509 "|Processor|stage1:first_stage|status_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio\|i2c_counter\[9\] " "Node: audio_interface:audio\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio\|word_count\[0\] audio_interface:audio\|i2c_counter\[9\] " "Register audio_interface:audio\|word_count\[0\] is being clocked by audio_interface:audio\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288179509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288179509 "|Processor|audio_interface:audio|i2c_counter[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio\|flag1 " "Node: audio_interface:audio\|flag1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Flash_control:flash\|LDATA\[10\] audio_interface:audio\|flag1 " "Register Flash_control:flash\|LDATA\[10\] is being clocked by audio_interface:audio\|flag1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513288179509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513288179509 "|Processor|audio_interface:audio|flag1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system\|altpll_1\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system\|altpll_1\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179529 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179529 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288179529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288179529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288179529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288179529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513288179529 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1513288179529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.107 " "Worst-case setup slack is 7.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.107               0.000 main_clk_50  " "    7.107               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.845               0.000 altera_reserved_tck  " "   48.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288179693 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1513288179805 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1513288179805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.340 " "Worst-case hold slack is -0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -0.340 main_clk_50  " "   -0.340              -0.340 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 altera_reserved_tck  " "    0.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288179849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.036 " "Worst-case recovery slack is 16.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.036               0.000 main_clk_50  " "   16.036               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.170               0.000 altera_reserved_tck  " "   49.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288179909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 altera_reserved_tck  " "    0.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 main_clk_50  " "    0.500               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288179962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.189 " "Worst-case minimum pulse width slack is 9.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.189               0.000 main_clk_50  " "    9.189               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.433               0.000 altera_reserved_tck  " "   49.433               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513288179981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513288179981 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288180901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288180901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288180901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288180901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.776 ns " "Worst Case Available Settling Time: 38.776 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288180901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288180901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288180901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288180901 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1513288180901 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513288181854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513288181858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513288182727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 15:49:42 2017 " "Processing ended: Thu Dec 14 15:49:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513288182727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513288182727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513288182727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513288182727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513288185498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513288185498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 15:49:45 2017 " "Processing started: Thu Dec 14 15:49:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513288185498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513288185498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513288185498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_7_1200mv_85c_slow.svo C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/ simulation " "Generated file FinalProject_7_1200mv_85c_slow.svo in folder \"C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513288190537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_7_1200mv_0c_slow.svo C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/ simulation " "Generated file FinalProject_7_1200mv_0c_slow.svo in folder \"C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513288193605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_min_1200mv_0c_fast.svo C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/ simulation " "Generated file FinalProject_min_1200mv_0c_fast.svo in folder \"C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513288196501 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject.svo C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/ simulation " "Generated file FinalProject.svo in folder \"C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513288199003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_7_1200mv_85c_v_slow.sdo C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/ simulation " "Generated file FinalProject_7_1200mv_85c_v_slow.sdo in folder \"C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513288201211 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_7_1200mv_0c_v_slow.sdo C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/ simulation " "Generated file FinalProject_7_1200mv_0c_v_slow.sdo in folder \"C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513288203588 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_min_1200mv_0c_v_fast.sdo C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/ simulation " "Generated file FinalProject_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513288205978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_v.sdo C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/ simulation " "Generated file FinalProject_v.sdo in folder \"C:/altera/15.0/FinalProject_v0.7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513288208403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513288208996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 15:50:08 2017 " "Processing ended: Thu Dec 14 15:50:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513288208996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513288208996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513288208996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513288208996 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 203 s " "Quartus II Full Compilation was successful. 0 errors, 203 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513288209665 ""}
