INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gtye4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtye4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtye4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gtye4_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtye4_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtye4_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtwizard_gtye4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/ip_repo/adc16G4X_datarx/src/gty_wrapper_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gty_wrapper_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sources_1/imports/src/sync_it.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_it
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sim_1/imports/sim/gty_wrapper_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gty_wrapper_t
