assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 51)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 51)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 51)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 19)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 18)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 18)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 18)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 18)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 18)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 9)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 9)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 9)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 9)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 9)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 8)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 10) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 6)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 6)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 4)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 4)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 4)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##4 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 6)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 6)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 187) && (uartTrans_::din <= 255)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 10) ##3 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 10) ##4 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 10) ##2 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1) ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1) ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1) ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1) ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 9) && (uartTrans_::sReg <= 12)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 12)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 11) ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 11) ##2 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 11)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 11) ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 8) && (uartTrans_::sNext <= 11) ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 2)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 12) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 62) && (uartTrans_::din <= 126)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 6)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 3) && (uartTrans_::sReg <= 6)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 127) && (uartTrans_::din <= 186)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 61)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 2)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 2)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 2)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 2) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 1) && (uartTrans_::nReg <= 2)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 2) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 2) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 1) && (uartTrans_::nReg <= 2) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 81)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 2) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 2) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 1) && (uartTrans_::nReg <= 2) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 1) && (uartTrans_::nReg <= 2) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 81)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 2) ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 2) ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 1) && (uartTrans_::nReg <= 2) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 1) && (uartTrans_::nReg <= 2) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 1) && (uartTrans_::nReg <= 2) ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 1) && (uartTrans_::nReg <= 2) ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 52) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 43) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 52) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 36) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 56)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 43) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 18) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 18) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 52)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 34) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 25) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 56)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 25) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 18) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 34) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 18) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 208) && (uartTrans_::din <= 255)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 27) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 18) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 27)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 18) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 2) && (uartTrans_::nReg <= 3)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 2) && (uartTrans_::nNext <= 3)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 9) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 9)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 27) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 9) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 18) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 209) && (uartTrans_::din <= 255)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 9)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 9)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 9) ##3 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 27)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 60)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 60)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 9) && (uartTrans_::bNext <= 27)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 9) && (uartTrans_::bReg <= 27)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 38) && (uartTrans_::din <= 83)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && uartTrans_::txReg ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && uartTrans_::tx ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && uartTrans_::txReg ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && uartTrans_::tx ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && uartTrans_::txReg) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 uartTrans_::tx) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 uartTrans_::txReg) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 uartTrans_::txReg) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 uartTrans_::tx) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && uartTrans_::txNext ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && uartTrans_::txNext ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && uartTrans_::txNext) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 13) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 13) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 uartTrans_::txNext) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 uartTrans_::txNext) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 13) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 13) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 38) && (uartTrans_::din <= 80)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 7)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 8) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 1) && (uartTrans_::sReg <= 3) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 1) && (uartTrans_::sReg <= 3)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 1) && (uartTrans_::sNext <= 3)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 6)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 10) && (uartTrans_::sNext <= 12)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 10) && (uartTrans_::sNext <= 12)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 208)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 207)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 5) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 5) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 5) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 5) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 5)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 124) && (uartTrans_::din <= 167)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 81) && (uartTrans_::din <= 126)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 15)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 11) && (uartTrans_::bNext <= 27)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 11) && (uartTrans_::bReg <= 27)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 127) && (uartTrans_::din <= 165)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4) ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4) ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4) ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4) ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4) ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4) ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 123)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 7) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 5) && (uartTrans_::bReg <= 13)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 5) && (uartTrans_::bNext <= 13)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && uartTrans_::sTick ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 75) && (uartTrans_::bNext <= 139)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 5) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 5) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 219) && (uartTrans_::din <= 255)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 88) && (uartTrans_::din <= 126)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5) ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5) ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 5) ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 5) ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::sTick ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 5) && (uartTrans_::bReg <= 13)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 5) && (uartTrans_::bNext <= 13)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##3 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##4 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 !uartTrans_::txStart) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 21) && (uartTrans_::bNext <= 47)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && uartTrans_::txStart) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 73) && (uartTrans_::bNext <= 123)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 15)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::nNext == 0) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::nNext == 0) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 54) && (uartTrans_::din <= 87)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::din >= 0) && (uartTrans_::din <= 131)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::nNext == 0) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::nNext == 0) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 !uartTrans_::sTick) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 198) && (uartTrans_::din <= 225)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 !uartTrans_::sTick) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 189) && (uartTrans_::din <= 218)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::nNext == 0)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 199) && (uartTrans_::din <= 226)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 9)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 9)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 14) && (uartTrans_::sReg <= 15)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 3) && (uartTrans_::sReg <= 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 9) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 37)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 4) && (uartTrans_::sNext <= 7) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 11) && (uartTrans_::bReg <= 27)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 11) && (uartTrans_::bNext <= 27)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 9)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 8) && (uartTrans_::sNext <= 9) ##3 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 9)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 37)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 11) && (uartTrans_::bNext <= 27)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 5)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 9) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 10) ##3 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 5)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 5) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 106)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 143) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 143) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 127) && (uartTrans_::din <= 156)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 237)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 237)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 8) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 197)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 72) && (uartTrans_::bNext <= 106)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 54) && (uartTrans_::din <= 83)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 237) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 8)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 237) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 8)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 8)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 237)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::stateNext == 2)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::stateNext == 2)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 237)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 3) ##1 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 3) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 3)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::stateReg == 2)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::stateReg == 2)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 12)) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 12)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 12)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::stateNext == 2) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::stateNext == 2) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 5) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::stateReg == 2) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::stateNext == 2) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::stateNext == 2) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::stateReg == 2) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 9) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 157) && (uartTrans_::din <= 188)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::stateReg == 2) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 5) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 5) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::stateReg == 2) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 12)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 7)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 7)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 7)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 7)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 7) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 11) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 12) && (uartTrans_::sReg <= 13)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 12) && (uartTrans_::sNext <= 13)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 113) && (uartTrans_::din <= 138)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 7) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 1) && (uartTrans_::sReg <= 2) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 6)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 1) && (uartTrans_::sNext <= 2)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 1) && (uartTrans_::sReg <= 2)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 11)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 14)) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 182)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 182)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 12) && (uartTrans_::sReg <= 13)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 13) && (uartTrans_::sNext <= 14)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 14)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 226) && (uartTrans_::din <= 255)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 3) && (uartTrans_::bNext <= 6)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 10) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 1)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 123)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 14)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 14)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 1)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 10) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 127) && (uartTrans_::din <= 150)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 1) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 227) && (uartTrans_::din <= 255)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 1) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 1) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 2) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 2) ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 2) ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 2) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 2) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2) ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 2) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 2) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 2)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2) ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 170) && (uartTrans_::din <= 255) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 1) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1) ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 1) ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 1) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 1) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 3) && (uartTrans_::sReg <= 8) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 112)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 174) && (uartTrans_::din <= 198)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 1) ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 1) ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 25) && (uartTrans_::din <= 53)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 209) && (uartTrans_::din <= 230)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 32) && (uartTrans_::bReg <= 52)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 113)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 112)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 27)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 34) && (uartTrans_::bReg <= 52)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 139) && (uartTrans_::din <= 167)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 4) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 4) && (uartTrans_::sNext <= 9)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) && uartTrans_::sTick ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 141) && (uartTrans_::din <= 167)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 9)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 187) && (uartTrans_::din <= 208)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 9) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 4) && (uartTrans_::sNext <= 9) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 10) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 188) && (uartTrans_::bReg <= 255)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 28) && (uartTrans_::din <= 53)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 231) && (uartTrans_::din <= 255)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 159) && (uartTrans_::bReg <= 202) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 159) && (uartTrans_::bReg <= 202) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 0)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 120) && (uartTrans_::din <= 139)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 0)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 168) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 3)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 6)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 3)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 192)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 192)) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 192)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##3 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 24)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##3 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 3) && (uartTrans_::sReg <= 7) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 7) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##4 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 6) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 6) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##4 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 192)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 192)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 199) && (uartTrans_::din <= 216)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::din >= 81) && (uartTrans_::din <= 166)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::din >= 81) && (uartTrans_::din <= 166)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 16) && (uartTrans_::bReg <= 32)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 7) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 255)) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 255)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 99) && (uartTrans_::din <= 119)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 217) && (uartTrans_::din <= 235)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 8) && (uartTrans_::bNext <= 13)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 16) && (uartTrans_::bNext <= 27)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 8) && (uartTrans_::sNext <= 12) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 8) && (uartTrans_::sNext <= 12) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 15) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 15) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 5)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 !uartTrans_::sTick) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 182)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 201) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 uartTrans_::sTick ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 uartTrans_::sTick ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 !uartTrans_::sTick ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 16) && (uartTrans_::bReg <= 32)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 16) && (uartTrans_::bNext <= 32)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 11)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 11)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 52) && (uartTrans_::bNext <= 101)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 182)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 182)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 11) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 11) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 186)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4) ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 82) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 150) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 52) && (uartTrans_::bReg <= 101)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 uartTrans_::sTick) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 uartTrans_::sTick) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::din >= 0) && (uartTrans_::din <= 80)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::din >= 97) && (uartTrans_::din <= 170)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 127) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 127) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 3) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 3)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 3) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 3) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3)) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3)) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##2 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3)) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##2 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3)) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3)) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##2 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3)) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##2 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 uartTrans_::sTick ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 !uartTrans_::txStart ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 uartTrans_::sTick ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 !uartTrans_::txStart ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 32) && (uartTrans_::bNext <= 65)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 32) && (uartTrans_::bNext <= 47)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 !uartTrans_::txStart ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 !uartTrans_::txStart ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 6) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 6)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 6) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 6) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 6) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 32) && (uartTrans_::bNext <= 65)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 65) && (uartTrans_::bNext <= 101)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 120) && (uartTrans_::bReg <= 189) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 120) && (uartTrans_::bReg <= 189) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 101)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 3) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 15)) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 72) && (uartTrans_::bNext <= 101)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 32) && (uartTrans_::bNext <= 60)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 15)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 15)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 189) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 !uartTrans_::txStart) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 189) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 3) && (uartTrans_::sReg <= 6)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 6)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 !uartTrans_::txStart) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 3) && (uartTrans_::sReg <= 6) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 3) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 3) && (uartTrans_::sReg <= 6) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 3) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 15)) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 15)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 9)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 9)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 9)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 9)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 9)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 9)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 189)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 189)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 12)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 34) && (uartTrans_::bNext <= 60)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 32) && (uartTrans_::bReg <= 60)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 189) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 182) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 189) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 127) && (uartTrans_::bReg <= 190) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 189) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 127) && (uartTrans_::bReg <= 190) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 182) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 189) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 182) && (uartTrans_::din <= 198)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 189)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 188) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 189) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 189)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 189) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 188) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 34) && (uartTrans_::bReg <= 60)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 236) && (uartTrans_::din <= 255)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 9)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 9) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 9) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 9) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 210) && (uartTrans_::din <= 223)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 151) && (uartTrans_::din <= 173)) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 9) && (uartTrans_::sReg <= 12)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 12)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 101) && (uartTrans_::bReg <= 139)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 182)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && uartTrans_::txStart ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && uartTrans_::txStart ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 182)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 7) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 7) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 7) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 5) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 5) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 5) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 5) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 5) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 5) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 9)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 15)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 4)) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 9)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 9)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 4)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 224) && (uartTrans_::din <= 238)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 4)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 4)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 4)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 4) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 195) && (uartTrans_::din <= 209)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 7)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 7) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 7)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 7)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 7) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 12) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 7)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 4) && (uartTrans_::sNext <= 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sNext >= 4) && (uartTrans_::sNext <= 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 3)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 3) ##1 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 3) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 3)) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 3)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 148) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 148) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 3)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 3) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 97) && (uartTrans_::bNext <= 123)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 12)) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 12)) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 12) ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 12) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 12)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 12)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 12) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 12)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 12)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 3)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 3) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::din >= 2) && (uartTrans_::din <= 121) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 2)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 2)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::din >= 2) && (uartTrans_::din <= 121) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 2) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 2) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 2) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 2) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 2) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 2) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 5)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 5) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 5)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 2) && (uartTrans_::din <= 121) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 121) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 121) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 2) && (uartTrans_::din <= 121) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 5) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 5) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 5)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 5)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 8) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 8)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 8)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 8)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 8)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 8)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 8)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 5)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 5) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 208) && (uartTrans_::din <= 255) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14)) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 14)) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 14) ##1 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 14)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 14) ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 14)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 7)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 181) && (uartTrans_::din <= 194)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 7)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 8)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 10)) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 10) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 10)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 10)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 10)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 5) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 188) && (uartTrans_::bReg <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 5) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 188) && (uartTrans_::bReg <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 106) && (uartTrans_::din <= 155) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 165)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 11)) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 11)) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 11) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2) ##1 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2)) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 11)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 11) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 11)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 11)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 2)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 208) && (uartTrans_::din <= 255) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::din >= 2) && (uartTrans_::din <= 116)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 181)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::din >= 2) && (uartTrans_::din <= 116)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 12)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 12)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 2)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 2) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 97) && (uartTrans_::bNext <= 113)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 1) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 2) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 2) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 2)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 2) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 2) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 2) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 2) ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 239) && (uartTrans_::din <= 255)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 192) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 192) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 212) && (uartTrans_::din <= 255) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 97) && (uartTrans_::bReg <= 113)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 97) && (uartTrans_::bReg <= 113)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 8)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 8)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 8)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 8)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##3 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 1) ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 182) && (uartTrans_::bReg <= 237) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 210) && (uartTrans_::din <= 255) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 154) && (uartTrans_::din <= 208) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 182) && (uartTrans_::bReg <= 237) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 2) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 8)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 8) ##3 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 8)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::din >= 39) && (uartTrans_::din <= 95)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 7) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 7) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 180)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 7) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 7) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 10) && (uartTrans_::sNext <= 12) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 10) && (uartTrans_::sNext <= 12) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 152) && (uartTrans_::din <= 206) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 2) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 11)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 7) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 95) && (uartTrans_::din <= 171) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 7) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 95) && (uartTrans_::din <= 171) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 159) && (uartTrans_::din <= 208) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 159) && (uartTrans_::din <= 208) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 10)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 10)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 13)) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 13) ##2 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 216) && (uartTrans_::bReg <= 255)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 13) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 13)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 13) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 13)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 13) ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 13)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 13)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 237) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 89) && (uartTrans_::din <= 166) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 237)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 237) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 89) && (uartTrans_::din <= 166) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 237)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 11)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 216) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 216) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 11)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 216) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 216) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 4)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 83) && (uartTrans_::bNext <= 160) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 4)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 83) && (uartTrans_::bNext <= 160) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 2) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 1) && (uartTrans_::sReg <= 3) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 2) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 1) && (uartTrans_::sReg <= 3) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 10) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 8) && (uartTrans_::sNext <= 10) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 11)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 9) && (uartTrans_::sReg <= 11)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 237) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 237)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 86) && (uartTrans_::din <= 166) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 86) && (uartTrans_::din <= 166) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 237) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 237)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 11)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 9) && (uartTrans_::sReg <= 11)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext >= 13) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 6) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 9) && (uartTrans_::sReg <= 11) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 6) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 9) && (uartTrans_::sReg <= 11) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 165)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 83) && (uartTrans_::bReg <= 160) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 83) && (uartTrans_::bReg <= 160) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 47) && (uartTrans_::din <= 95) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 55) && (uartTrans_::din <= 105) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 122) && (uartTrans_::din <= 164) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 164) && (uartTrans_::din <= 208) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 164) && (uartTrans_::din <= 208) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 97) && (uartTrans_::bReg <= 106)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 97) && (uartTrans_::bNext <= 106)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 98)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 4) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 167) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 9) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::din >= 175) && (uartTrans_::din <= 254) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 167) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::din >= 175) && (uartTrans_::din <= 254) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 9) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 83) && (uartTrans_::din <= 160) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 83) && (uartTrans_::din <= 160) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 94)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 94)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 169)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 94)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 143) && (uartTrans_::bReg <= 165)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 13)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 13)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 175) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 175) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext >= 13) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 165)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 177) && (uartTrans_::bNext <= 198)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 165)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::din >= 175) && (uartTrans_::din <= 254)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::din >= 175) && (uartTrans_::din <= 254)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 90) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 90) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 90) ##4 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 169)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 98) && (uartTrans_::bReg <= 159) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 98) && (uartTrans_::bNext <= 159) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 98) && (uartTrans_::bReg <= 159) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 98) && (uartTrans_::bNext <= 159) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 39) && (uartTrans_::din <= 78) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 165)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 169) && (uartTrans_::bReg <= 190)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::din >= 55) && (uartTrans_::din <= 109)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 6) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 113) && (uartTrans_::din <= 175) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::din >= 2) && (uartTrans_::din <= 86)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 6) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::din >= 2) && (uartTrans_::din <= 86)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 113) && (uartTrans_::din <= 175) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 169) && (uartTrans_::bNext <= 190)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 169) && (uartTrans_::bNext <= 190)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 169) && (uartTrans_::bNext <= 190)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 169) && (uartTrans_::bNext <= 190)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 2) && (uartTrans_::din <= 83) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::din >= 2) && (uartTrans_::din <= 83) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 112) && (uartTrans_::bReg <= 160) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 2) && (uartTrans_::din <= 83) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 112) && (uartTrans_::bReg <= 160) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::din >= 2) && (uartTrans_::din <= 83) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 177) && (uartTrans_::bNext <= 190)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 216) && (uartTrans_::bReg <= 232)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 16) && (uartTrans_::bReg <= 32)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 9) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 9) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 3) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 3) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 82) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 82) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 9) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 9) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 216) && (uartTrans_::bNext <= 232)) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 216) && (uartTrans_::bNext <= 232)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 188) && (uartTrans_::bReg <= 212)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 16) && (uartTrans_::bNext <= 32)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 8) && (uartTrans_::bReg <= 13)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 45) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 45) ##4 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 45) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 212)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 212)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 255) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 255) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 59) && (uartTrans_::bNext <= 160) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 8) && (uartTrans_::bNext <= 13)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 159) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 160) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 159)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 uartTrans_::txNext) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 120) && (uartTrans_::bNext <= 160) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 159) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 159)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 uartTrans_::txNext) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 120) && (uartTrans_::bNext <= 160) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 160) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 120) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bNext >= 118) && (uartTrans_::bNext <= 248)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 248)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 113) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 128) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 6) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 10) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 uartTrans_::txNext ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 159)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 160) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 3) && (uartTrans_::sReg <= 6)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 uartTrans_::tx) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 uartTrans_::txReg) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 6)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 159) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 159) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 159) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 159) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 uartTrans_::txNext ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 6) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 10) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 160) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 3) && (uartTrans_::sReg <= 6)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 3) && (uartTrans_::sNext <= 6)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 159)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 uartTrans_::tx) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 uartTrans_::txReg) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 169) && (uartTrans_::bNext <= 182)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 74)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 5) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 5) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 7) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 4) && (uartTrans_::sReg <= 7) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 60) && (uartTrans_::bReg <= 160) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bReg >= 139) && (uartTrans_::bReg <= 248)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bNext >= 139) && (uartTrans_::bNext <= 248)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 uartTrans_::tx ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 uartTrans_::txNext ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 uartTrans_::txReg ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 uartTrans_::tx ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 uartTrans_::txReg ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 uartTrans_::txNext ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 72)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 192) && (uartTrans_::bReg <= 212)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 uartTrans_::txReg ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 uartTrans_::tx ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 8) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 8) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && uartTrans_::tx ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && uartTrans_::txNext ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && uartTrans_::txReg ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && uartTrans_::txNext ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && uartTrans_::txReg ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && uartTrans_::tx ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 212)) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 uartTrans_::txReg ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 uartTrans_::tx ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 212)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 65)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 212)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 212)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::sNext >= 8) && (uartTrans_::sNext <= 10)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bNext >= 59) && (uartTrans_::bNext <= 159)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bNext >= 59) && (uartTrans_::bNext <= 159)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 19) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 19) ##4 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 19) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 60)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 60)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4) ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 6) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 6) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 132) && (uartTrans_::din <= 180) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 83)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 132) && (uartTrans_::din <= 180) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 uartTrans_::sTick ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6) ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 6)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 6) ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 189) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 9) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 189) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 4) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 9) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 189) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 189) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 3) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 3) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 97) && (uartTrans_::bNext <= 169) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bReg >= 60) && (uartTrans_::bReg <= 159)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 189) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 2) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 25) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 25) ##4 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 25) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 65) && (uartTrans_::bNext <= 83)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 65) && (uartTrans_::bNext <= 83)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 189)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 189) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 2) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 189)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 3) ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bReg >= 60) && (uartTrans_::bReg <= 159)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 165) && (uartTrans_::bReg <= 255) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 77) && (uartTrans_::din <= 115) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 uartTrans_::sTick ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 50) && (uartTrans_::bReg <= 138) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 83)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 72) && (uartTrans_::bNext <= 83)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 52)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 139)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 143)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 189)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 237) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 189)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 uartTrans_::sTick) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 169) && (uartTrans_::bNext <= 255) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 50) && (uartTrans_::bReg <= 123) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 237) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 237) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 237)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 237) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 237) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 237)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 177) && (uartTrans_::bReg <= 255) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 39) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 39) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 56) && (uartTrans_::bNext <= 143) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 139)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 237) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 56) && (uartTrans_::din <= 105) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 2)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 237)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 2)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 56) && (uartTrans_::din <= 105) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 237) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 237)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 2)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 2)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 !uartTrans_::sTick) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 uartTrans_::txStart ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 35) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bNext >= 74) && (uartTrans_::bNext <= 131)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bReg >= 74) && (uartTrans_::bReg <= 131)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bNext >= 74) && (uartTrans_::bNext <= 139) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bReg >= 74) && (uartTrans_::bReg <= 139) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 139) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 139) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 138) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 56) && (uartTrans_::bNext <= 138) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 111) && (uartTrans_::bReg <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 111) && (uartTrans_::bNext <= 139)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 50) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 50) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 50) ##4 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 !uartTrans_::sTick ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 uartTrans_::sTick ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 uartTrans_::sTick) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 169) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bNext >= 94) && (uartTrans_::bNext <= 169)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bReg >= 74) && (uartTrans_::bReg <= 118)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bNext >= 74) && (uartTrans_::bNext <= 118)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 34) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 128) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg == 224)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 207) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 207) && (uartTrans_::din <= 255) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 212) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg == 224)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 212) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bReg >= 94) && (uartTrans_::bReg <= 169)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bNext >= 97) && (uartTrans_::bNext <= 169)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bReg >= 94) && (uartTrans_::bReg <= 169)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bNext >= 74) && (uartTrans_::bNext <= 118) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bReg >= 74) && (uartTrans_::bReg <= 118) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 128) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 22) ##4 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 22) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 22) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 36) && (uartTrans_::din <= 78) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 2) && (uartTrans_::din <= 50) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext == 224)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 207) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 207) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 2) && (uartTrans_::din <= 50) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 207) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 207) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 36) && (uartTrans_::din <= 78) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext == 224)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 189) && (uartTrans_::bReg <= 255) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 43) && (uartTrans_::bNext <= 47)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 188) && (uartTrans_::bReg <= 207) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 212) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 188) && (uartTrans_::bReg <= 207) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 212) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 85) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 190) && (uartTrans_::bNext <= 255) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 255) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 138) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 138) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 127) && (uartTrans_::bReg <= 190) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 118) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 118) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bNext >= 94) && (uartTrans_::bNext <= 151)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 207) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 83) && (uartTrans_::din <= 127) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 32) && (uartTrans_::bNext <= 39)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 207)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 83) && (uartTrans_::din <= 127) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 207) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 207)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 79) ##4 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 79) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 79) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 207) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 207) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 120)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 207)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 207) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 207) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 207)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 120)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 255) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 169) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 189) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 44) && (uartTrans_::bReg <= 132) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 120) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 207)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 !uartTrans_::sTick ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 !uartTrans_::sTick ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 120) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 207)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 113) && (uartTrans_::bNext <= 139)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 190) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 120) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::din >= 91) && (uartTrans_::din <= 171) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 120) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 212) && (uartTrans_::bReg <= 255) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 160) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 118) && (uartTrans_::bNext <= 139)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 189) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 113) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 113) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 235) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 235) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 101) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::sNext == 2)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 108) && (uartTrans_::din <= 177) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 2) && (uartTrans_::bReg <= 120)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 2) && (uartTrans_::bReg <= 120)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 34) && (uartTrans_::bNext <= 94) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 122) && (uartTrans_::bReg <= 159) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 122) && (uartTrans_::bNext <= 159) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 1) && (uartTrans_::din <= 71) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 198) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 189) && (uartTrans_::din <= 255) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 2) && (uartTrans_::bReg <= 113)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 120)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 2) && (uartTrans_::bReg <= 120) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 120)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 2) && (uartTrans_::bReg <= 120) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 2) && (uartTrans_::bReg <= 113)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 206) && (uartTrans_::bReg <= 255) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 190) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::din >= 118) && (uartTrans_::din <= 171) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 (uartTrans_::sNext == 9) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 79) ##4 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 79) ##4 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 120) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::bNext >= 99) && (uartTrans_::bNext <= 252) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::bReg >= 99) && (uartTrans_::bReg <= 252) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 138) && (uartTrans_::din <= 160) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::din >= 7) && (uartTrans_::din <= 73)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 120) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 113) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 138) && (uartTrans_::din <= 160) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 27) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) && (uartTrans_::sNext == 12)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 111) && (uartTrans_::bNext <= 123)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 3)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::din >= 88) && (uartTrans_::din <= 168) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 59) && (uartTrans_::bNext <= 120) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 2) && (uartTrans_::din <= 32) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 113) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 120) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg == 0)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 248)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 118) && (uartTrans_::bNext <= 248)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::din >= 7) && (uartTrans_::din <= 66)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 59) && (uartTrans_::bNext <= 120) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 120) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din >= 2) && (uartTrans_::din <= 32) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 113) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sReg == 0)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 113) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 202) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 202) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 26) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 112) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 127) && (uartTrans_::bReg <= 143)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg && (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 127) && (uartTrans_::bReg <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx && (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 15)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 111) && (uartTrans_::bReg <= 123)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txDoneTick ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txNext ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txNext ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 9) && (uartTrans_::bNext <= 25)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 9) && (uartTrans_::bReg <= 25)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::sNext == 8) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 164) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 122) && (uartTrans_::bReg <= 248) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 122) && (uartTrans_::bNext <= 248) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::din >= 1) && (uartTrans_::din <= 53) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 59) && (uartTrans_::bReg <= 120)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 120) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 120) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 59) && (uartTrans_::bReg <= 120)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext == 0)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 128) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) && (uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 123) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txNext ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txNext ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bReg >= 83) && (uartTrans_::bReg <= 159) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bNext >= 83) && (uartTrans_::bNext <= 159) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 1) && (uartTrans_::din <= 53) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 159) && (uartTrans_::bNext <= 248) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 159) && (uartTrans_::bReg <= 248) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 252) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 252) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 235) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 235) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::din >= 80) && (uartTrans_::din <= 150) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::din >= 199) && (uartTrans_::din <= 252) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 248)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 248)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 120)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 120) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 113) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 113) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 120) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 120)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bReg >= 202) && (uartTrans_::bReg <= 248)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bNext >= 202) && (uartTrans_::bNext <= 248)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 128) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 235) && (uartTrans_::bReg <= 255)) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 235) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 127) && (uartTrans_::bReg <= 139)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##3 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 235) && (uartTrans_::bNext <= 255)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 235) && (uartTrans_::bReg <= 255)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 235) && (uartTrans_::bReg <= 255)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 6) && (uartTrans_::bReg <= 13)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 6) && (uartTrans_::bNext <= 13)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 (uartTrans_::din >= 204) && (uartTrans_::din <= 252) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 135) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::din >= 7) && (uartTrans_::din <= 48) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 139) && (uartTrans_::bReg <= 202)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 139) && (uartTrans_::bNext <= 202)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bNext >= 34) && (uartTrans_::bNext <= 94)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 60) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 24) && (uartTrans_::bReg <= 60) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 (uartTrans_::din >= 2) && (uartTrans_::din <= 42) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##2 (uartTrans_::sReg == 5)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::din >= 118) && (uartTrans_::din <= 168) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 202) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 202) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 202)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 202)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::din >= 150) && (uartTrans_::din <= 206)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 59) && (uartTrans_::bReg <= 120) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 59) && (uartTrans_::bReg <= 120) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bNext >= 34) && (uartTrans_::bNext <= 81)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 139) && (uartTrans_::bReg <= 192)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 9) && (uartTrans_::bReg <= 13)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 9) && (uartTrans_::bNext <= 13)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::sNext == 10)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 139) && (uartTrans_::bNext <= 192)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 189) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 189) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 3) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 159) && (uartTrans_::bReg <= 202)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 159) && (uartTrans_::bNext <= 202)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 98) && (uartTrans_::bNext <= 120)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 98) && (uartTrans_::bNext <= 120)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 65) && (uartTrans_::bNext <= 90)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (uartTrans_::sTick ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sReg == 12)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::sNext == 12)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bReg >= 8) && (uartTrans_::bReg <= 25)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bNext >= 8) && (uartTrans_::bNext <= 25)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 9) && (uartTrans_::bReg <= 12) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 9) && (uartTrans_::bNext <= 12) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 189) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bNext >= 83) && (uartTrans_::bNext <= 131) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 229) && (uartTrans_::din <= 255) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 189) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bReg >= 83) && (uartTrans_::bReg <= 131) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 90)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 202) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 202) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 45) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 45) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 139)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 139)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 120) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 120) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bReg >= 34) && (uartTrans_::bReg <= 81)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 127) && (uartTrans_::bReg <= 135)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 143) && (uartTrans_::bReg <= 151)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 10) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 10) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart && (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 127) && (uartTrans_::bReg <= 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg >= 9) && (uartTrans_::sReg <= 15)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din >= 127) && (uartTrans_::din <= 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 11)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (uartTrans_::sTick ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 10) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 7) ##1 (uartTrans_::bReg >= 34) && (uartTrans_::bReg <= 81)) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 202)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 202)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 45)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 45)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 159) && (uartTrans_::bNext <= 189) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 22) && (uartTrans_::bReg <= 45) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bReg >= 83) && (uartTrans_::bReg <= 118) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 22) && (uartTrans_::bNext <= 45) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 159) && (uartTrans_::bReg <= 189) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bNext >= 83) && (uartTrans_::bNext <= 118) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 122) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 122) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 128) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 45) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 45) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::sNext == 6) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 101) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 101) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 180) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 180) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 101) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 101) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 118)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 118)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 98) && (uartTrans_::bReg <= 120) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 83) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 83) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 83) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 83) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 98) && (uartTrans_::bReg <= 120) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 143)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din >= 138) && (uartTrans_::din <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 8)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 10) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 32) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 26) && (uartTrans_::bNext <= 65) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 2) && (uartTrans_::nReg <= 3) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 2) && (uartTrans_::nNext <= 3) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::nNext >= 2) && (uartTrans_::nNext <= 3) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::nReg >= 2) && (uartTrans_::nReg <= 3) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::nNext >= 2) && (uartTrans_::nNext <= 3)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::nReg >= 2) && (uartTrans_::nReg <= 3)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::nReg >= 3) && (uartTrans_::nReg <= 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::nNext >= 3) && (uartTrans_::nNext <= 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::stateReg == 1)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::stateNext == 1)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 189) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::bReg >= 139) && (uartTrans_::bReg <= 159) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::bNext >= 139) && (uartTrans_::bNext <= 159) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 202) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 101) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 159) && (uartTrans_::bReg <= 180) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) && (uartTrans_::stateReg == 1) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 139) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 202) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::stateNext == 1) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) && (uartTrans_::stateNext == 1) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 139) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::stateReg == 1) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 159) && (uartTrans_::bNext <= 180) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 101) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::stateReg == 1) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::stateNext == 1) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) && (uartTrans_::stateReg == 1) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::din >= 23) && (uartTrans_::din <= 109) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) && (uartTrans_::stateNext == 1) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::stateReg == 1) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::stateNext == 1) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::din >= 132) && (uartTrans_::din <= 247) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 159) && (uartTrans_::bReg <= 202) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::din >= 133) && (uartTrans_::din <= 247) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::stateReg == 1)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 202)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 101)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 202)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 101)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::stateNext == 1)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext == 1)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 59) && (uartTrans_::bReg <= 120) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 59) && (uartTrans_::bReg <= 120) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 59) && (uartTrans_::bNext <= 120) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 59) && (uartTrans_::bNext <= 120) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::sNext == 1)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 151)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 188) && (uartTrans_::bNext <= 190)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 188) && (uartTrans_::bReg <= 190)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 9) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din >= 131) && (uartTrans_::din <= 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 9) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 9) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 56) && (uartTrans_::bNext <= 65)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##2 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bNext >= 22) && (uartTrans_::bNext <= 50)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bReg >= 22) && (uartTrans_::bReg <= 50)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 101)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 101)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 192)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 192)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 32) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 32) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 159) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 159) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 101) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 202) && (uartTrans_::bNext <= 248) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 101) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 202) && (uartTrans_::bReg <= 248) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 190) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 198) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::din >= 169) && (uartTrans_::din <= 255) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 139) && (uartTrans_::bNext <= 159)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 139) && (uartTrans_::bReg <= 159)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 106) && (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 90)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 83) && (uartTrans_::bNext <= 120) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 36) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 83) && (uartTrans_::bNext <= 120) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 32) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 36) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 32) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 90)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg >= 9) && (uartTrans_::sReg <= 10)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && uartTrans_::sTick) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 139)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 139)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din >= 138) && (uartTrans_::din <= 139)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 5) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 10) && (uartTrans_::sNext <= 12) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 131) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 83) && (uartTrans_::din <= 164) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) ##3 (uartTrans_::sNext == 2) && uartTrans_::txStart ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 189) ##2 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 169) && (uartTrans_::bNext <= 208) ##2 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##2 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) && (uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 190) ##2 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) && (uartTrans_::stateReg == 3) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 26) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 26) && (uartTrans_::bNext <= 65) ##2 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::stateReg == 3) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::stateNext == 3) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::stateNext == 3)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 202)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::stateReg == 3)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 202)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 139) && (uartTrans_::bReg <= 159)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 25)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 25)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 139) && (uartTrans_::bNext <= 159)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 4) && (uartTrans_::din <= 23) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 94) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 25) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 25) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 25) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 94) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 189) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 189) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 uartTrans_::txStart) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 25) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 11) && (uartTrans_::bReg <= 27) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 252) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 252) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 uartTrans_::txStart ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 101) && (uartTrans_::bNext <= 139)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 79) && (uartTrans_::bNext <= 90)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 101) && (uartTrans_::bReg <= 139)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 90)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 52) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 47) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 47) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 52) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 98) && (uartTrans_::bReg <= 101) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 59) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 98) && (uartTrans_::bReg <= 101) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 74) && (uartTrans_::bReg <= 78) ##4 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 59) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 5) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 4) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 5) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din >= 131) && (uartTrans_::din <= 132)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::nNext == 0)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg == 15)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 4) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg == 10)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 8)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::nReg == 0)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 4) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 132)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 60)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 139)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 139)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din == 139)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 132)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::din >= 155) && (uartTrans_::din <= 238) ##1 (uartTrans_::stateNext == 3) ##3 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 4) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 2) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 2) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 2) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::stateReg == 2) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 4) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::stateNext == 2) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::nReg == 0) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##2 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 2) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 3) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::nNext == 0) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 101) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 (uartTrans_::stateReg == 2)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 101) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::nReg == 0) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 (uartTrans_::stateNext == 2)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##1 (uartTrans_::din >= 31) && (uartTrans_::din <= 186) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##1 (uartTrans_::stateNext == 2) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) && (uartTrans_::stateNext == 2) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##1 (uartTrans_::nReg == 0) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 (uartTrans_::nReg == 0)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 189) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::nNext == 0) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##1 (uartTrans_::nNext == 0) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 26) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 (uartTrans_::nNext == 0)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##1 (uartTrans_::stateReg == 2) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) && (uartTrans_::stateReg == 2) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 5) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 !uartTrans_::txStart ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::bReg >= 122) && (uartTrans_::bReg <= 243) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::bNext >= 122) && (uartTrans_::bNext <= 243) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 uartTrans_::sTick ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::nReg == 2) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::nNext == 4) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::nReg == 3) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::nReg == 4) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::nNext == 3) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##1 (uartTrans_::nNext == 2) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart && (uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 4) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 3) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 19) && (uartTrans_::bNext <= 60) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 50)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::nReg == 2)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 159)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::nNext == 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::nReg == 3)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::nNext == 3)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::nNext == 2)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::nReg == 4)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 159)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bNext >= 39) && (uartTrans_::bNext <= 50)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 207) && (uartTrans_::bReg <= 228)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 45)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 22) && (uartTrans_::bReg <= 25)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext == 180)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 207) && (uartTrans_::bNext <= 228)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext == 90)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg == 90)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 22) && (uartTrans_::bNext <= 25)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg == 159)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::stateNext == 3)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg == 180)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::stateReg == 3)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 39) && (uartTrans_::bNext <= 45)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext == 159)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 159) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 159) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 248) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 248) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 45) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 39) && (uartTrans_::bNext <= 45) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 39) && (uartTrans_::bNext <= 45) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 22) && (uartTrans_::bNext <= 25) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 248) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::bNext >= 39) && (uartTrans_::bNext <= 45) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bNext >= 39) && (uartTrans_::bNext <= 45) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 248) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nReg >= 5) && (uartTrans_::nReg <= 7)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::stateNext == 3) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 (uartTrans_::stateNext == 3) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 252) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 180) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 159) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 45) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 !uartTrans_::txNext) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 159) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 !uartTrans_::txReg) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 45) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) && (uartTrans_::stateNext == 3) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 45) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 22) && (uartTrans_::bReg <= 25) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) && (uartTrans_::stateReg == 3) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::stateReg == 3) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::stateReg == 3) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 (uartTrans_::stateReg == 3) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 252) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 !uartTrans_::tx) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 180) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 !uartTrans_::txReg && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 !uartTrans_::txNext ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 !uartTrans_::txNext && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::nReg >= 5) && (uartTrans_::nReg <= 7) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::din >= 205) && (uartTrans_::din <= 243) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::din >= 23) && (uartTrans_::din <= 50) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 !uartTrans_::tx ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 !uartTrans_::tx && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nReg >= 5) && (uartTrans_::nReg <= 7) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 !uartTrans_::txReg ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::din >= 103) && (uartTrans_::din <= 109) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 !uartTrans_::txNext ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 !uartTrans_::txReg ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 !uartTrans_::tx ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::nReg >= 5) && (uartTrans_::nReg <= 7) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bNext >= 189) && (uartTrans_::bNext <= 202) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bReg >= 189) && (uartTrans_::bReg <= 202) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 150)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 101) && (uartTrans_::bNext <= 118)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 101) && (uartTrans_::bReg <= 118)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 45)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 118) && (uartTrans_::bNext <= 150)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 39) && (uartTrans_::bNext <= 45)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txNext && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 5) && (uartTrans_::nReg <= 7) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 25) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 25) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 9) && (uartTrans_::bNext <= 32) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 36) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 32) ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 59) && (uartTrans_::bNext <= 83)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 59)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 21) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 21) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 32) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 36) ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139) ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 4) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 127) && (uartTrans_::bReg <= 128)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din >= 134) && (uartTrans_::din <= 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 131)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din == 131)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din >= 127) && (uartTrans_::din <= 128)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 134) && (uartTrans_::bReg <= 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 10) && (uartTrans_::sNext <= 12) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 134) && (uartTrans_::bNext <= 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 131)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 128)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg == 7)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg >= 3) && (uartTrans_::sReg <= 4)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din == 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sNext == 15)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 59)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 59) && (uartTrans_::bNext <= 83)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txNext ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txNext ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txNext ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::sTick ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::sReg == 14) ##3 uartTrans_::sTick ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::sReg == 14) ##3 (uartTrans_::sNext == 2) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::sReg == 14) ##3 (uartTrans_::sReg == 1) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::din >= 155) && (uartTrans_::din <= 238) && (uartTrans_::sReg == 14) ##4 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::sReg == 14) && uartTrans_::txStart ##4 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::sReg == 14) ##1 (uartTrans_::din >= 85) && (uartTrans_::din <= 235) ##3 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::sReg == 14) ##3 (uartTrans_::din >= 13) && (uartTrans_::din <= 67) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 180) && (uartTrans_::bReg <= 182) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 177) && (uartTrans_::bReg <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 177) && (uartTrans_::bReg <= 182) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 169) && (uartTrans_::bReg <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 169) && (uartTrans_::bNext <= 182) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 169) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 177) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 177) && (uartTrans_::bNext <= 182) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 180) && (uartTrans_::bNext <= 182) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 169) && (uartTrans_::bReg <= 182) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::din >= 126) && (uartTrans_::din <= 186) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::tx && (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##1 uartTrans_::txStart ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txNext ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txReg && (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##1 (uartTrans_::din >= 31) && (uartTrans_::din <= 59) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) && uartTrans_::txStart ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 (uartTrans_::din >= 120) && (uartTrans_::din <= 161)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::bNext >= 132) && (uartTrans_::bNext <= 243) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::din >= 132) && (uartTrans_::din <= 252) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 !uartTrans_::txStart ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::bReg >= 132) && (uartTrans_::bReg <= 243) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bReg == 202)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bNext == 202)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bNext == 180)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 1) ##2 (uartTrans_::bReg == 180)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 (uartTrans_::sNext == 6) && (uartTrans_::stateReg == 3) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 189) && (uartTrans_::bNext <= 192)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext == 101)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 189) && (uartTrans_::bReg <= 192)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg == 101)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext == 45)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 228)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 228)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg == 45)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) && (uartTrans_::stateReg == 3) ##1 (uartTrans_::din >= 2) && (uartTrans_::din <= 168) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##1 (uartTrans_::din >= 77) && (uartTrans_::din <= 86) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 49) && (uartTrans_::din <= 56) && (uartTrans_::sNext == 3) ##2 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bNext >= 3) && (uartTrans_::bNext <= 6)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 45) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 101) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 248) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 248) && (uartTrans_::bNext <= 252) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##1 (uartTrans_::din == 248) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) && (uartTrans_::sNext == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 6)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 248) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 248) && (uartTrans_::bReg <= 252) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 101) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bReg >= 3) && (uartTrans_::bReg <= 6)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nReg >= 5) && (uartTrans_::nReg <= 6)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 45) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bNext >= 159) && (uartTrans_::bNext <= 243) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bNext >= 3) && (uartTrans_::bNext <= 6) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::nReg >= 5) && (uartTrans_::nReg <= 6) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nReg >= 5) && (uartTrans_::nReg <= 6) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 (uartTrans_::sNext == 6) ##1 (uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::din >= 108) && (uartTrans_::din <= 109) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 6) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::bNext >= 3) && (uartTrans_::bNext <= 6) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bReg >= 159) && (uartTrans_::bReg <= 243) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bReg >= 3) && (uartTrans_::bReg <= 6) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 6) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::bReg >= 3) && (uartTrans_::bReg <= 6) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##4 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##2 (uartTrans_::din >= 66) && (uartTrans_::din <= 71)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 19) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::din == 168) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::din >= 2) && (uartTrans_::din <= 168) && (uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 9) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0)) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 235) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 235) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::din >= 200) && (uartTrans_::din <= 255) ##1 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bNext >= 224) && (uartTrans_::bNext <= 248)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::din >= 162) && (uartTrans_::din <= 164)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::bReg >= 224) && (uartTrans_::bReg <= 248)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0)) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0) ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0)) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0) ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 85) && (uartTrans_::din <= 164) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 84) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 255) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 255) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 2) && (uartTrans_::bReg <= 32) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 26) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 26) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 2) && (uartTrans_::bReg <= 32)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 83) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 32)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart && (uartTrans_::bReg == 0) && (uartTrans_::din == 0)) |-> uartTrans_::reset);
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart && (uartTrans_::bNext == 0) && (uartTrans_::din == 0)) |-> uartTrans_::reset);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##4 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 0) && (uartTrans_::nReg == 0)) |-> uartTrans_::reset);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 0) && (uartTrans_::stateNext == 0)) |-> uartTrans_::reset);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 0) && (uartTrans_::nNext == 0)) |-> uartTrans_::reset);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 0) && (uartTrans_::stateReg == 0)) |-> uartTrans_::reset);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && (uartTrans_::stateNext == 1)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##4 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 0) && (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::txNext) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && (uartTrans_::sNext == 0)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::txReg) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##4 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::tx) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15) ##4 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15) ##4 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && (uartTrans_::nNext == 7)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7) ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7) ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7) ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && (uartTrans_::nReg == 7)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7) ##4 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15) ##4 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15) ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15) ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15) ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15) ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15) ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 15) ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15) ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15) ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 15) ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && (uartTrans_::sReg == 15)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##4 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && (uartTrans_::stateReg == 0)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 15) ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 7) ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::sTick) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 0) && (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::sTick ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15) ##4 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15) ##4 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15) ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15) ##3 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##2 (uartTrans_::din == 22)) |-> uartTrans_::txDoneTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1)) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 2)) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##1 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##1 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1)) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 1)) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##2 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208)) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##1 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##2 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##1 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 130) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##1 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) ##1 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##1 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1)) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 170) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139) ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 170) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##2 (uartTrans_::bNext >= 52) && (uartTrans_::bNext <= 99) ##1 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 0) ##3 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##4 (uartTrans_::din == 13)) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##3 (uartTrans_::din == 101) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##2 (uartTrans_::din == 99) ##2 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##2 (uartTrans_::nReg == 0) ##2 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##3 (uartTrans_::bReg == 101) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##4 (uartTrans_::sReg == 3)) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 0) && (uartTrans_::stateReg == 0) ##4 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##3 (uartTrans_::nNext == 0) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##2 (uartTrans_::nNext == 0) ##2 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) && (uartTrans_::stateReg == 0) ##4 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##4 (uartTrans_::nReg == 0)) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##3 (uartTrans_::nReg == 0) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##1 (uartTrans_::din >= 36) && (uartTrans_::din <= 59) ##2 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 0) && (uartTrans_::stateReg == 0) ##3 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##1 (uartTrans_::din >= 36) && (uartTrans_::din <= 64) ##2 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##2 (uartTrans_::din >= 52) && (uartTrans_::din <= 99) ##1 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##3 !uartTrans_::txStart && (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##3 (uartTrans_::sNext == 3) ##1 !uartTrans_::txStart) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##4 (uartTrans_::sNext == 4)) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##3 (uartTrans_::bNext == 101) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##4 (uartTrans_::bNext == 13)) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) && (uartTrans_::stateReg == 0) ##4 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##1 (uartTrans_::nReg == 0) ##3 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 22) && (uartTrans_::stateReg == 0) ##3 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##3 (uartTrans_::sNext == 3) ##1 uartTrans_::sTick) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##2 (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 99) ##1 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##2 (uartTrans_::bReg >= 52) && (uartTrans_::bReg <= 99) ##1 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##2 (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 99) ##1 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##1 (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 59) ##2 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##1 (uartTrans_::bNext >= 36) && (uartTrans_::bNext <= 59) ##2 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 0) && (uartTrans_::stateReg == 0) ##4 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##4 (uartTrans_::bReg == 13)) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) ##1 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 0) ##1 (uartTrans_::stateNext == 1) ##2 (uartTrans_::sNext == 3) ##1 true) |-> (uartTrans_::nNext == 0));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateReg == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::din == 206)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txReg) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateNext == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 2) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txNext) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::tx) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 1) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 130) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 4) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din == 138)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 134)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 128)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 138)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 10) && (uartTrans_::sNext <= 12) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 127)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 128)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 132)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 132)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 138)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg == 2)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg == 4)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg == 3)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 127)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::stateNext == 2)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##2 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din == 134)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din == 132)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din == 128)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din == 135)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 134)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg == 8)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::sReg == 9)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143) && (uartTrans_::din == 127)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 1) ##3 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 1) ##1 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##4 (uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 143)) |-> (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 2) && (uartTrans_::bReg <= 32) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 85) ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 85) ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 45) && (uartTrans_::bReg <= 50) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 50) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::sTick ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 2) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15) ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 50) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15) ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15) ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15) ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 25) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) ##1 (uartTrans_::bNext == 50) ##1 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) ##2 (uartTrans_::bReg == 50)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 50) && (uartTrans_::nNext == 3) ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 3) ##1 (uartTrans_::bReg == 50) ##1 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208) ##1 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##2 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::tx) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0) ##2 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 1) ##1 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sReg == 1)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##3 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15) ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15) ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 22) && (uartTrans_::bNext <= 25) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg ##1 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateNext == 1)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15) ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##2 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::din == 206)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateReg == 1)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##2 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##2 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##2 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 2) ##1 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##3 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext ##1 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sNext == 1)) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txNext) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txReg) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx ##1 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##2 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15) ##3 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 8) && (uartTrans_::sReg <= 15) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 15) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208)) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::sTick ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15) ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##1 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##1 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##2 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##2 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 1)) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1)) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1)) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 2)) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##1 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##1 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15) ##4 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 223) && (uartTrans_::din <= 252) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::din == 132) ##2 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##2 (uartTrans_::din == 101) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##2 (uartTrans_::din == 18) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::din >= 185) && (uartTrans_::din <= 252) ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::din >= 132) && (uartTrans_::din <= 252) ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 2) && (uartTrans_::din <= 121) && (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 66) && (uartTrans_::din <= 121) && (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::din >= 176) && (uartTrans_::din <= 190) ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15) ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::sNext >= 8) && (uartTrans_::sNext <= 9) ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 8) ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 8) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 9) ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::din >= 176) && (uartTrans_::din <= 220) ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 2) && (uartTrans_::din <= 97) && (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) && (uartTrans_::sReg == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::din == 185) ##2 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 uartTrans_::sTick ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick && (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 uartTrans_::sTick) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 148) && (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 136) && (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 66) && (uartTrans_::din <= 106) && (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::din >= 176) && (uartTrans_::din <= 255) ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 91) ##3 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 200) && (uartTrans_::sNext == 7) ##3 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 !uartTrans_::txStart) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::din >= 132) && (uartTrans_::din <= 255) ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 1) && (uartTrans_::din <= 106) && (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 (uartTrans_::din >= 169) && (uartTrans_::din <= 211) ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##1 uartTrans_::txStart ##1 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 81) ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##3 (uartTrans_::din == 208)) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 7) ##3 (uartTrans_::din == 153)) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 212) && (uartTrans_::din <= 252) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 192) && (uartTrans_::din <= 252) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184)) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 85) ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::bNext == 0)) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##1 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##1 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##1 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) ##1 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##1 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 160) && (uartTrans_::din <= 252) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 141) && (uartTrans_::din <= 252) ##2 (uartTrans_::din == 75)) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14) ##1 (uartTrans_::din == 235) ##3 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14) ##1 (uartTrans_::din == 85) ##3 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14) ##2 (uartTrans_::din == 139) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 86) && (uartTrans_::din <= 170) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::sReg == 14) ##1 !uartTrans_::txStart ##3 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 238) && (uartTrans_::sReg == 14) ##4 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::sReg == 14) ##3 !uartTrans_::txStart ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 155) ##2 (uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 155) ##3 (uartTrans_::bNext == 0) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14) ##3 (uartTrans_::din == 67) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14) ##3 (uartTrans_::din == 13) ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14) ##2 (uartTrans_::din == 46) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 164) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 155) && (uartTrans_::sReg == 14) ##4 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14) ##4 (uartTrans_::din == 240)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 14) ##4 (uartTrans_::din == 10)) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 1) && (uartTrans_::sReg == 14) ##4 uartTrans_::txStart) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext >= 2) && (uartTrans_::bNext <= 32)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bReg >= 2) && (uartTrans_::bReg <= 32)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 83) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 130) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sReg == 1)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx ##1 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208) ##1 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##2 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##2 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##3 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##3 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 1) ##1 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0) ##2 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::tx) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txReg) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txNext) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg ##1 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::din == 206)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateReg == 1)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##2 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##2 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 2) ##1 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sNext == 1)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##2 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##2 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateNext == 1)) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext ##1 true) |-> (uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 1)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##1 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##1 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##2 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##2 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##1 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 2)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 170) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##1 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1)) |-> (uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 139));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 8) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10) ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10) ##1 (uartTrans_::sNext == 7) ##2 (uartTrans_::bReg == 9) ##1 true) |-> (uartTrans_::sReg >= 10) && (uartTrans_::sReg <= 12));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##2 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 131) ##2 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 222) && (uartTrans_::din <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 229) && (uartTrans_::din <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 225) && (uartTrans_::din <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 210) && (uartTrans_::din <= 255) ##1 (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::din >= 7) && (uartTrans_::din <= 71) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::din >= 7) && (uartTrans_::din <= 89) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::din >= 7) && (uartTrans_::din <= 105) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##1 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208)) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 159) && (uartTrans_::bNext <= 160) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && uartTrans_::txNext ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::din >= 89) && (uartTrans_::din <= 121) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::din >= 202) && (uartTrans_::din <= 254) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::din >= 213) && (uartTrans_::din <= 254) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && uartTrans_::sTick ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 159) && (uartTrans_::bReg <= 160) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 1)) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##2 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##1 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##2 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##1 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1)) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##1 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1)) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 159) && (uartTrans_::bReg <= 169) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) && uartTrans_::txNext ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sNext == 1) && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 165) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 169) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 159) && (uartTrans_::bNext <= 169) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) && uartTrans_::txReg ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) && (uartTrans_::din >= 171) && (uartTrans_::din <= 254) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 !uartTrans_::sTick && (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 169) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 165) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 165) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) && uartTrans_::tx ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart && (uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##1 uartTrans_::tx ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##1 uartTrans_::txNext ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##1 uartTrans_::txReg ##1 true) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 uartTrans_::txNext) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 uartTrans_::txReg) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 131) && (uartTrans_::bNext <= 192) ##1 (uartTrans_::sReg == 1) ##2 uartTrans_::tx) |-> (uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 132) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 132) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::din >= 168) && (uartTrans_::din <= 252) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::din >= 190) && (uartTrans_::din <= 252) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 86) && (uartTrans_::din <= 170) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 7) && (uartTrans_::din <= 144) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 96) && (uartTrans_::din <= 168) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 125) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::txNext) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 0) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 0) ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::din == 64)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 15) ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txNext ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192) ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 127) && (uartTrans_::bNext <= 190) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bNext == 0) ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::txReg) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 118) && (uartTrans_::bReg <= 189) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::tx ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::tx) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15) ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bReg == 0) ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txReg ##1 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::bReg == 0)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 0) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::bNext == 0)) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::bNext == 0) ##2 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##3 true) |-> (uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 135) && (uartTrans_::bReg <= 255) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 105) && (uartTrans_::bReg <= 255) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 7) && (uartTrans_::din <= 89) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 255) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg == 139)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext == 19)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext == 39)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext == 139)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::din == 192)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg == 192)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::txReg) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 0) ##2 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateReg == 0)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##2 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext ##2 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 15) ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txNext ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::txNext) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::bNext == 0) ##2 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bNext == 0) ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::bNext == 0)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 0) ##2 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txReg ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 224) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg == 19)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bReg == 39)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 192) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 82) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##4 (uartTrans_::bNext == 192)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) (uartTrans_::sTick ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 90) && (uartTrans_::bNext <= 224) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192) ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::tx ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::tx) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15) ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::din == 64)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 0) ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##2 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184) ##2 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::bReg == 0)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bReg == 0) ##1 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sReg == 15)) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##2 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 131) && (uartTrans_::bReg <= 192) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 127) && (uartTrans_::bReg <= 190) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 150) && (uartTrans_::bReg <= 224) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 224) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##3 true) |-> (uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 224) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 150) && (uartTrans_::bNext <= 224) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 255) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 182) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##1 (uartTrans_::din == 86) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 3) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 198) && (uartTrans_::sNext == 3) ##2 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 2) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 223) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 96) && (uartTrans_::sNext == 3) ##2 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 61) && (uartTrans_::sNext == 3) ##2 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 56) && (uartTrans_::sNext == 3) ##2 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 49) && (uartTrans_::sNext == 3) ##2 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##1 (uartTrans_::din == 219) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##1 (uartTrans_::din == 77) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 2) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 105) && (uartTrans_::bNext <= 182) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 2) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 1) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 1) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg >= 2) && (uartTrans_::stateReg <= 3) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 2) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txNext ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 134) && (uartTrans_::sNext == 3) ##2 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 123) && (uartTrans_::sNext == 3) ##2 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg == 0) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##1 (uartTrans_::din == 31) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) && (uartTrans_::stateReg == 3) && uartTrans_::txStart ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 23) && (uartTrans_::sNext == 6) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 86) && (uartTrans_::din <= 170) ##1 (uartTrans_::sNext == 6) && (uartTrans_::stateReg == 3) ##3 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 223) ##1 (uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##1 (uartTrans_::din == 26) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##1 (uartTrans_::din == 63) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 198) && (uartTrans_::sNext == 3) ##2 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 213) && (uartTrans_::sNext == 3) ##2 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext >= 2) && (uartTrans_::stateNext <= 3) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 2) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txReg ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::tx ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 2) ##1 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) ##3 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 165) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) && (uartTrans_::stateReg == 3) ##2 !uartTrans_::txStart ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) && (uartTrans_::stateReg == 3) ##3 !uartTrans_::txStart) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) && (uartTrans_::sReg == 6) ##4 uartTrans_::txStart) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) ##3 (uartTrans_::nReg == 7) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) ##4 (uartTrans_::nNext == 7)) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) ##2 (uartTrans_::nNext == 7) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) ##2 (uartTrans_::nReg == 7) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 224) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 32) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 39) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) ##1 (uartTrans_::nNext == 7) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::stateReg == 1)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nReg == 5)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 19) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 32) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bNext == 6)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bNext == 150) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 (uartTrans_::bNext == 189) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::stateNext == 1)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) && (uartTrans_::nReg == 7) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) ##1 (uartTrans_::nReg == 7) ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick && (uartTrans_::bNext == 202) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 (uartTrans_::din == 189) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 19) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) && (uartTrans_::nNext == 7) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::bReg == 6)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::bReg == 150) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nNext == 5)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 (uartTrans_::nNext == 7)) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 39) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 224) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##3 (uartTrans_::bReg == 189) ##1 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 202) && (uartTrans_::sReg == 6) ##4 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) && (uartTrans_::sReg == 6) ##1 uartTrans_::txStart ##3 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg == 6) ##2 (uartTrans_::din == 150) ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 202) && (uartTrans_::sReg == 6) ##2 !uartTrans_::txStart ##2 true) |-> (uartTrans_::sReg >= 5) && (uartTrans_::sReg <= 9));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::nNext == 5) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nReg == 5) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) && (uartTrans_::stateNext == 1) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nReg == 7) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::nReg == 5) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::nNext == 7) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::nNext == 5) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::bNext == 6) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 !uartTrans_::txStart ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bNext == 6) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) && (uartTrans_::stateReg == 1) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::bReg == 6) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##1 (uartTrans_::bReg == 6) ##1 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 86) && (uartTrans_::din <= 170) ##1 (uartTrans_::sNext == 6) ##1 (uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::nReg == 7) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::din == 109) && (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 82) && (uartTrans_::din <= 168) ##1 (uartTrans_::sNext == 6) ##1 (uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 162) ##1 (uartTrans_::sNext == 6) ##1 (uartTrans_::stateNext == 3) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##2 (uartTrans_::din == 242)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##2 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##2 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::tx) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::tx ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::txReg) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15) ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateNext == 0)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txReg ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bNext == 0) ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::bNext == 0)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 0) ##2 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bReg == 0) ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##3 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sReg == 15)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::bNext == 0) ##2 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext ##2 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 0) ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##2 (uartTrans_::din == 205)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateReg == 0)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##2 (uartTrans_::din == 178)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##2 (uartTrans_::din == 163)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::bReg == 0)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 124) ##3 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 0) ##2 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sNext == 15)) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txNext ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 15) ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184) ##2 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##2 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192) ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 3) ##2 (uartTrans_::din == 233)) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::txNext) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 83));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1)) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##1 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) ##1 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##1 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##1 (uartTrans_::din == 2) ##2 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::din == 190) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##2 (uartTrans_::din == 48) ##1 true) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txNext) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateReg == 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txReg) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::tx) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##3 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##3 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::din == 206)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateNext == 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext == 6) ##3 (uartTrans_::din == 164)) |-> (uartTrans_::sReg >= 6) && (uartTrans_::sReg <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0)) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 130) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0)) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0)) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 149) && (uartTrans_::bReg <= 255) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 149) && (uartTrans_::bNext <= 255) && (uartTrans_::sNext >= 9) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 8) ##2 true) |-> (uartTrans_::sNext >= 5) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 112) && (uartTrans_::bReg <= 120) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 90) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txNext) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##3 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##3 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sReg == 1)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateReg == 1)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::tx) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateNext == 1)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txReg) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sNext == 1)) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 32) && (uartTrans_::bNext <= 59) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 32) && (uartTrans_::bNext <= 59) && (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0) ##2 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##2 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##2 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 2) ##1 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext ##1 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##2 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##2 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 1) ##1 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##2 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx ##1 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg ##1 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##2 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208) ##1 true) |-> (uartTrans_::din >= 168) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##2 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 26) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 26) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::nNext == 0) ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 112) && (uartTrans_::bReg <= 120) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::bReg >= 79) && (uartTrans_::bReg <= 90) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 4) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bNext >= 39) && (uartTrans_::bNext <= 118) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 143) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bNext >= 9) && (uartTrans_::bNext <= 118) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bNext >= 9) && (uartTrans_::bNext <= 143) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 118) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::din >= 201) && (uartTrans_::din <= 252) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bReg >= 9) && (uartTrans_::bReg <= 118) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##3 (uartTrans_::din >= 132) && (uartTrans_::din <= 255) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::din >= 60) && (uartTrans_::din <= 123) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##3 !uartTrans_::sTick ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bNext >= 11) && (uartTrans_::bNext <= 143) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::din >= 6) && (uartTrans_::din <= 123) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::din >= 28) && (uartTrans_::din <= 118) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bReg >= 22) && (uartTrans_::bReg <= 143) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::din >= 0) && (uartTrans_::din <= 129) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 32) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 24) && (uartTrans_::bReg <= 27) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 27) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 (uartTrans_::stateNext == 2) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##2 (uartTrans_::bNext == 112) ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) && (uartTrans_::stateNext == 2) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##3 (uartTrans_::bNext == 112)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 (uartTrans_::bNext == 112) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##2 !uartTrans_::sTick ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##3 (uartTrans_::bReg == 112)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##3 (uartTrans_::sNext == 0)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##2 (uartTrans_::sNext == 0) ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 (uartTrans_::sNext == 0) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##3 (uartTrans_::stateReg == 2)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##2 (uartTrans_::stateReg == 2) ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 (uartTrans_::stateReg == 2) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) && (uartTrans_::stateReg == 2) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 (uartTrans_::din >= 191) && (uartTrans_::din <= 227) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##3 (uartTrans_::stateNext == 2)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##2 (uartTrans_::stateNext == 2) ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##2 (uartTrans_::din >= 191) && (uartTrans_::din <= 194) ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 uartTrans_::txStart ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##3 (uartTrans_::din == 194)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##2 (uartTrans_::bReg == 112) ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) && (uartTrans_::din >= 152) && (uartTrans_::din <= 227) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 !uartTrans_::sTick ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 (uartTrans_::bReg == 112) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##3 (uartTrans_::sReg == 0)) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##2 (uartTrans_::sReg == 0) ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 (uartTrans_::sReg == 0) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) && (uartTrans_::sReg == 0) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##2 (uartTrans_::nNext == 1) ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 (uartTrans_::nNext == 1) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##2 (uartTrans_::din == 191) ##1 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateReg == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 (uartTrans_::bReg == 112) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) ##1 (uartTrans_::din == 227) ##2 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::tx) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txReg) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateNext == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::din == 206)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txNext) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 5));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart && (uartTrans_::bReg == 112) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg == 112) && (uartTrans_::din == 152) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3) ##1 (uartTrans_::bReg == 112) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##1 (uartTrans_::bReg == 112) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 13) && (uartTrans_::sReg <= 15) ##1 (uartTrans_::bReg == 112) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15) ##1 (uartTrans_::bReg == 112) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 11) && (uartTrans_::sReg <= 15) ##1 (uartTrans_::bReg == 112) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::bReg == 112) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 11) && (uartTrans_::sNext <= 15) ##1 (uartTrans_::bReg == 112) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sReg >= 2) && (uartTrans_::sReg <= 5) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::bReg == 112) ##3 true) |-> (uartTrans_::nNext >= 1) && (uartTrans_::nNext <= 4));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::sNext >= 2) && (uartTrans_::sNext <= 5) ##3 (uartTrans_::din == 250) ##1 true) |-> (uartTrans_::sNext >= 6) && (uartTrans_::sNext <= 10));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::din == 56) ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::din == 56) ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 32) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##4 (uartTrans_::bNext >= 192) && (uartTrans_::bNext <= 202)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##4 (uartTrans_::bReg >= 192) && (uartTrans_::bReg <= 202)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##4 (uartTrans_::din >= 192) && (uartTrans_::din <= 202) && (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::din >= 98) && (uartTrans_::din <= 118) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##3 (uartTrans_::din >= 180) && (uartTrans_::din <= 255) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##3 (uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##3 (uartTrans_::din >= 203) && (uartTrans_::din <= 255) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bNext >= 98) && (uartTrans_::bNext <= 143) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bNext >= 98) && (uartTrans_::bNext <= 118) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bReg >= 98) && (uartTrans_::bReg <= 143) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bReg >= 98) && (uartTrans_::bReg <= 118) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 32) && (uartTrans_::bReg <= 39) ##4 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 170) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##3 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##3 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::tx) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txReg) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateNext == 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::din == 206)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::stateReg == 1)) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 !uartTrans_::txNext) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::sNext >= 0) && (uartTrans_::sNext <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) && uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 137) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 84) && (uartTrans_::din <= 167));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txStart ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 208)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::tx) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##2 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txNext) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 1)) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0) ##1 true) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 !uartTrans_::txReg) |-> (uartTrans_::sReg >= 0) && (uartTrans_::sReg <= 6));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext == 59)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::din == 224)) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::bNext == 59)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::din == 224)) |-> (uartTrans_::nReg >= 0) && (uartTrans_::nReg <= 3));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 164) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 89) && (uartTrans_::din <= 154) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bReg >= 39) && (uartTrans_::bReg <= 83) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##3 (uartTrans_::din >= 143) && (uartTrans_::din <= 236) ##1 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::sNext == 14) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::bNext >= 39) && (uartTrans_::bNext <= 83) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::din >= 51) && (uartTrans_::din <= 98) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##1 (uartTrans_::din >= 155) && (uartTrans_::din <= 200) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::sNext >= 14) && (uartTrans_::sNext <= 15) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 19) && (uartTrans_::bReg <= 60) ##2 (uartTrans_::din >= 0) && (uartTrans_::din <= 83) ##2 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 5) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 83) && (uartTrans_::din <= 164) ##2 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##2 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 2) && (uartTrans_::din <= 254) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 11) && (uartTrans_::bReg <= 27) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 173) ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 (uartTrans_::din == 201) ##1 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick ##1 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 0)) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 0)) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 1)) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txNext) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 1)) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 164) ##3 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##2 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 2) && (uartTrans_::din <= 254) ##3 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 170) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 255) ##1 uartTrans_::txDoneTick ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 122) && (uartTrans_::din <= 254) ##3 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##3 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 166) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 133) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 131) ##2 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 83) && (uartTrans_::din <= 164) ##2 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 130) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##2 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 132) && (uartTrans_::din <= 255) ##3 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 89) && (uartTrans_::din <= 154) ##3 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 126) && (uartTrans_::din <= 255) ##2 uartTrans_::txDoneTick ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 115) && (uartTrans_::din <= 178) ##3 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##3 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 128) && (uartTrans_::din <= 255) ##3 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 !uartTrans_::sTick) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 0) ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 15)) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::bNext == 0) ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 0) ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::tx) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15)) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192)) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184) ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txReg) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bReg == 0)) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 15)) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192)) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txNext) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15)) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15)) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 15)) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192)) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 132) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##2 uartTrans_::txReg ##1 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##2 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txNext) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184) ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::sTick ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 132) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##2 uartTrans_::txReg ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##2 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::txDoneTick ##3 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184) ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##2 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 132) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##2 uartTrans_::txReg ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##1 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 165) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) && uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 165) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::tx);
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txNext);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 165) ##1 uartTrans_::txDoneTick ##3 true) |-> uartTrans_::txReg);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext == 0) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##4 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##3 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 56) && (uartTrans_::bReg <= 143) ##1 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 138) ##1 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##1 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 237) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 143) && (uartTrans_::bReg <= 237) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 237) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 237) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 50) && (uartTrans_::bNext <= 123) ##1 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 115) && (uartTrans_::din <= 178) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 132) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 143) && (uartTrans_::bReg <= 237) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 123) && (uartTrans_::din <= 254) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 254) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nReg >= 4) && (uartTrans_::nReg <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 138) && (uartTrans_::bReg <= 237) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 138) && (uartTrans_::bNext <= 237) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 143) && (uartTrans_::bNext <= 237) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184) ##2 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 0) ##2 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::bNext == 0)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::bNext == 0) ##2 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::txNext) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 0) ##2 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txNext ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext ##2 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 0) ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##2 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bNext == 0) ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::din == 64)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##2 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::bReg == 0)) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bReg == 0) ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15) ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##2 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::tx) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::tx ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 15) ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::txReg) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txReg ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192) ##1 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##3 true) |-> (uartTrans_::sReg >= 7) && (uartTrans_::sReg <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 168) && (uartTrans_::din <= 254) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::stateReg == 0)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 0) ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 123) && (uartTrans_::din <= 254) && (uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 true) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184) ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::tx) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txReg) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::bNext == 0) ##1 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bNext == 0)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txNext) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bReg == 0)) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##2 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 165) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::sNext >= 7) && (uartTrans_::sNext <= 15));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 (uartTrans_::stateReg == 1)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##2 (uartTrans_::nNext == 7) ##1 (uartTrans_::sReg == 15)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::nNext >= 0) && (uartTrans_::nNext <= 3) ##3 (uartTrans_::nReg == 7)) |-> (uartTrans_::nNext >= 4) && (uartTrans_::nNext <= 7));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 26) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 131) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 49) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 83) && (uartTrans_::din <= 164) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 90) && (uartTrans_::bReg <= 94)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 94) && (uartTrans_::bReg <= 101)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 86) && (uartTrans_::din <= 170) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 164) ##2 uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 47));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext >= 94) && (uartTrans_::bNext <= 101)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 97) && (uartTrans_::bReg <= 101)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 132) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txNext) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::tx) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txReg) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 15)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bNext == 137)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::din == 184) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 165) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 52));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 77) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 81) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 82) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 89) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 122) && (uartTrans_::din <= 254) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 132) && (uartTrans_::din <= 255) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::bReg >= 72) && (uartTrans_::bReg <= 83)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 128) && (uartTrans_::din <= 255) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 0) && (uartTrans_::din <= 126));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::txStart ##1 uartTrans_::txDoneTick ##2 true) |-> uartTrans_::txStart);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 115) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 131) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) (!uartTrans_::sTick ##3 uartTrans_::txDoneTick ##1 true) |-> uartTrans_::sTick);
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateNext == 0)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 126) ##3 uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::din >= 127) && (uartTrans_::din <= 255));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 0) && (uartTrans_::din <= 132) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::stateReg == 0)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txStart ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::tx) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::tx ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::txReg) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txReg ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sNext == 15)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 (uartTrans_::sReg == 15)) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txNext ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 15) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bReg == 0) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192) ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##4 uartTrans_::txNext) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din == 22) ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 0) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 0) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::bNext == 0) ##2 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::bReg >= 0) && (uartTrans_::bReg <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txNext) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sNext == 15) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateReg == 0) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 uartTrans_::txNext ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sNext == 15)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::sReg == 15) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::sReg == 15)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::bNext == 0) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 (uartTrans_::stateNext == 0) ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::txReg) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 uartTrans_::tx) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::din == 192)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##2 !uartTrans_::txStart ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##3 (uartTrans_::bReg == 0)) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##1 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::txDoneTick ##1 uartTrans_::sTick ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##4 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) (uartTrans_::reset ##2 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 80) && (uartTrans_::din <= 165) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
assert property(@(posedge uartTrans_::clk) ((uartTrans_::din >= 84) && (uartTrans_::din <= 167) ##1 uartTrans_::txDoneTick ##3 true) |-> (uartTrans_::bNext >= 0) && (uartTrans_::bNext <= 101));
