/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_13z;
  reg [7:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [18:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  reg [3:0] celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [27:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  reg [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((in_data[69] | in_data[65]) & (celloutsig_0_1z[0] | celloutsig_0_0z[4]));
  assign celloutsig_0_21z = ~((celloutsig_0_8z | celloutsig_0_6z) & (celloutsig_0_0z[1] | celloutsig_0_13z[9]));
  assign celloutsig_1_5z = celloutsig_1_0z[0] | celloutsig_1_2z;
  assign celloutsig_1_3z = celloutsig_1_2z ^ in_data[140];
  assign celloutsig_1_11z = ~(celloutsig_1_8z[2] ^ celloutsig_1_8z[3]);
  assign celloutsig_1_14z = { celloutsig_1_1z[9:1], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z } + { in_data[159], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z[2], celloutsig_1_12z[1:0], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_0z = in_data[132:129] / { 1'h1, in_data[114:112] };
  assign celloutsig_1_7z = celloutsig_1_1z[9:5] > { in_data[122:121], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_30z = celloutsig_0_13z[7:4] <= celloutsig_0_0z[8:5];
  assign celloutsig_1_10z = { celloutsig_1_8z[2:0], celloutsig_1_9z, celloutsig_1_5z } <= { in_data[184:181], celloutsig_1_9z };
  assign celloutsig_0_76z = ! celloutsig_0_13z;
  assign celloutsig_1_2z = celloutsig_1_0z[2:0] < celloutsig_1_1z[14:12];
  assign celloutsig_1_6z = in_data[157] & ~(celloutsig_1_0z[1]);
  assign celloutsig_0_3z = in_data[27] ? in_data[49:40] : { celloutsig_0_0z[4:3], celloutsig_0_1z };
  assign celloutsig_1_12z[1:0] = celloutsig_1_2z ? { celloutsig_1_7z, celloutsig_1_7z } : celloutsig_1_8z[1:0];
  assign celloutsig_1_19z = celloutsig_1_17z[1] ? { celloutsig_1_1z[6:4], celloutsig_1_0z } : { celloutsig_1_18z[7:2], celloutsig_1_5z };
  assign celloutsig_1_17z = ~ celloutsig_1_8z;
  assign celloutsig_1_8z = { in_data[171], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z } | { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = | { celloutsig_0_3z[1:0], celloutsig_0_6z };
  assign celloutsig_1_9z = celloutsig_1_3z & celloutsig_1_6z;
  assign celloutsig_0_6z = ^ celloutsig_0_2z[14:1];
  assign celloutsig_0_0z = in_data[65:54] >> in_data[79:68];
  assign celloutsig_1_18z = celloutsig_1_14z[17:10] ~^ { celloutsig_1_14z[16:10], celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z } ~^ in_data[62:53];
  always_latch
    if (!clkin_data[32]) celloutsig_0_75z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_75z = { celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_4z };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_1_1z = { in_data[170:162], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 8'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_1z = in_data[7:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 19'h00000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_2z = in_data[37:19];
  assign celloutsig_1_12z[2] = celloutsig_1_8z[2];
  assign { out_data[135:128], out_data[102:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
