{"vcs1":{"timestamp_begin":1731389524.803864436, "rt":2.08, "ut":1.03, "st":0.26}}
{"vcselab":{"timestamp_begin":1731389526.963465440, "rt":1.72, "ut":0.30, "st":0.12}}
{"link":{"timestamp_begin":1731389528.755398275, "rt":0.37, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731389524.127460631}
{"VCS_COMP_START_TIME": 1731389524.127460631}
{"VCS_COMP_END_TIME": 1731389530.833209529}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334060}}
{"stitch_vcselab": {"peak_mem": 231580}}
