================================================================================ 
Commit: 15e63e84264265849014d075ceea03b39a1c5ced 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:27 2020 -0700 
-------------------------------------------------------------------------------- 
CPU Mailbox: Fix debug print value for VR mailbox PSI 1/2/3/4 coding error in debug print
This is turning to be critical for PO debug after previous VR Mailbox fix [I7ce2beecbf898eccd967d8ce83bb6b08af9000ea]
Without this change, the debug prints garbage values [actually struct offset than actual content value]
(MAILBOX) Mailbox Write Command = WRITE_PSI_CUTOFF_CMD
(MAILBOX) Psi1Threshold         = 1016152070 (1/4 Amp)
(MAILBOX) Psi2Threshold         = 1016152080 (1/4 Amp)
(MAILBOX) Psi3Threshold         = 1016152090 (1/4 Amp)
(MAILBOX) Psi3Enable            = 1016152140, Psi4Enable            = 1016152145
Change-Id: I3ea89a16a3059cd50af77eb8c787578f02745f55


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 93e5abfaf73225852e2495ecdcfe51b1fdc48502 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:20 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file
Add SerialIoUartAutoFlow Upd to partial header.
Change-Id: Ib66e384d51625a41d03bf295ba4ea120201c28cd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: ede89f859a42b9d329b4b5d4074bb5ac5f41d823 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Feb 25 01:33:01 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e988cfdcbb5b280032c94bf3137fa5bbd4c7aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:13 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Clean up file headers
File headers missing Intel Confidential tag.
Updating to standard header at same time.
Change-Id: I7a71f35e99d12eb1554f24c83f0cd7536fd0c9a4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FiaMuxPolicy.h
ClientOneSiliconPkg/Include/IpStatusHob.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
ClientOneSiliconPkg/Include/Library/SmbiosProcessorLib.h
ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PciLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PciSegmentLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PciSegmentLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
ClientOneSiliconPkg/Tools/GenNvs/Setup.py

================================================================================ 
Commit: a4dd3446b21bd661f7f4b78afec8043c0ffe0b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:59 2020 -0700 
-------------------------------------------------------------------------------- 
KW fixes
Change-Id: I05d339a3f1c861c4b24afc7eb65695bbb05bec41


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: eeefbfcc9706171e7a63008580908edabc99bdc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I0ef8728f60c149d4db5a86bafba008ed2b48947d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7a5a25ec1d7f9fb49a87451d71205fd356f874b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3091_00
Change-Id: Ibbb0be3b4b05941dfce1b7a756a46ea9d9b030b5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 617e8b60d8d852250f84f7cce02c3396e7a548f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:41 2020 -0700 
-------------------------------------------------------------------------------- 
1809975306: [ME] HSIO Lane Assignment (FiaMux) - PeiFiaMuxConfigInit () is not working on EGS (part 2)
Use common interface in MeUtils in Pei and Dxe
Change-Id: I10b0166b0db0bda9afee053f7f05d673c7880888


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.inf

================================================================================ 
Commit: 68022f1a9563ade12cb289a1964ad8586714e592 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add retimer presence detect configuration for SIP16 root ports
Added a function to PcieSipCommonInitLib which will enable
retimer presence detect and two retimers presence detect
on the supported SIP root ports. Currently all known
integrations need this to be unconditionally set
so we do not allow any extra configuration.
Change-Id: I67d2b5158f60b4c0da28eb39d8cc281a629970b5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 72b8789c93590f2234c71736d46c005b391ba976 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:32 2020 -0700 
-------------------------------------------------------------------------------- 
Removing extra added debug messgaes.
Impact Platforms: TGL
Change-Id: Ibd2f1252a4e3dcfbb3e40ea28561fb406fd3bf6f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 5a204738769a00a45d49033f97efc9bd9a39496b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:31 2020 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1307250168][][RKL MRC][Update setup options and MRC inputs for RKL]
Update MRC setup options to match RKL.
Remove TGL and legacy setup options:
- DisableDimmMc0Ch0..Mc1Ch3
- BerEnable
- BerAddress[0..3]
- DCTT menu and options
Add ICL setup options:
- DisableDimmChannel0/1
- MrcTrainOnWarm
- MemTestOnWarmBoot
- LowSupplyEnData
- LowSupplyEnCcc
- Lp4DqsOscEn
- RMTBIT
- MarginLimitCheck
- CMDSR
- CMDDSEQ
- CMDNORM
- EWRDSEQ
- RDVC1D
- DIMMODTCA
- DCC
Safe settings for Power on:
- SaGv            = Disabled
- DdrFreqLimit    = 2133
- SaGvHighGear2   = 1
- DdrSpeedControl = 1
- ERDMPRTC2D = 1
- EWRTC2D    = 1
- ERDTC2D    = 1
- DIMMODTT   = 0
- DIMMRONT   = 0
- WRDSEQT    = 0
- WRSRT      = 0
- RDODTT     = 0
- RDEQT      = 0
- RDAPT      = 0
- RDVC2D     = 1
- RTL        = 0
- RCVENC1D   = 1
- MarginLimitCheck = 0
Change-Id: I5357033fda12cb6a24b533ec7582377a7deed1cf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: d6d50fad8c90b3a27df51e0b0ad5549c0b753759 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL -GCS] Auto restart when putting the SUT to CS
Correct clock request number to modify S3 resume fail(BSOD:Critical process dead)
Change-Id: I084e0e4d9eca79b1ada04cf4ebe2c8bd63cb3185


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 159050be5e756e34ee0ee41171e76944541d7f39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:23 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg-Step2-Fix missing part
1. Move SmbiosProcessorLib.h to C1S from ClientCommonPkg.
Impact Platforms: TGL, JSL, RKL, ADL
Change-Id: I82910e217a810851739538bc03e3e0d86ecf18d7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SmbiosProcessorLib.h

================================================================================ 
Commit: c74e506457917bcd31c78d9e19e71b667ca5e6aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:18 2020 -0700 
-------------------------------------------------------------------------------- 
Overclocking: HT Enable/Disable including per core HT disable (Asym HT)
Add PerCoreHtDisable variable/UPD and policy update for ADL and TGL
Change-Id: I01c091a3649a106b922e1261045bab08402bd661


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 26029128d779d13e1ebd42e3054e52a519a24b66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:07 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S]: Cleanup unused registers and duplicates from CpuRegs.h
Cleanup unused registers and duplicates from CpuRegs.h
Change-Id: I10063e038de4ea249b985330fe2e4b4fa823bc8d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: d23e9941380a7a7184571e881f40b7ec8cf3c681 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:03 2020 -0700 
-------------------------------------------------------------------------------- 
[Board][CPU][PCH] Remove obsolete PCD for TGL ERB PO specific
We shouln't exist any PCH_BUILD_OPTIONS and CPU_FLAGS on Board and Platform.
It exist only on Intel\ClientOneSiliconPkg\Product\<Project>
Change-Id: I577bc2b60f5c14a94f0610fa0f766c640e3346e0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgBuildOption.dsc
TigerLakePlatSamplePkg/PlatformPkgBuildOption.dsc

================================================================================ 
Commit: 728eccda4f84440084f33aa88bc49fc0c05d1f12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:01 2020 -0700 
-------------------------------------------------------------------------------- 
Package/Module: C1S sv restricted code removal phase#1
C1S sv restricted code removal phase#1 - remove code no longer needed.
Change-Id: I49a38736730e9e4fe7e69027a005345501ea1f42


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c

================================================================================ 
Commit: b99e9556662a1929deab06adbf2bab23f92400e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:57 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkgPcd DSC: Correct unclear comments in FDF and DSC
- Rewords unclear comment for Temporary RAM size in BoardPkgPcd.dsc.
- Added comments in FlashMapInclude FDF to make sure the IBB/OBB definitions
to avoid unnecessary confusions.
Change-Id: I9dd7556189f5ab0641ef8ddaa975f1e538bd66d3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 9df4fea3470dbf8c5d754fbbbb785bfc6b74b645 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:55 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BiosInfo: BIOS_INFO MCU entry correction and add helpful notes
This commit makes corrections in BIOS_INFO entries, also leaves
detail description for BIOS_INFO to avoid any further bugs and confusion
for the future.
- BIOS_INFO entry for MCU are duplicated. This commit removes the wrong
entry for MCU and keeps type 01 entry one.
Change-Id: Idbec72cfc2ac701f780e8d8e94f874c90b2c5b1e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c

================================================================================ 
Commit: 4471d0da25a0d9a1a130c7ad6dddad702ba15dc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:49 2020 -0700 
-------------------------------------------------------------------------------- 
BiG: Match GUID for Bx/PO BiG modules
Change-Id: I9b64e471a80bfdb6b186b808b69366216488c3e6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: f1a9dbfc014665e31077fbe792c9d853dbb7c356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I82777428f85d427d23a708fa0b630aa9a78775f0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ee3f56558c62c7ca5affb3ba25fb2baa8ee019c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: I43ef16295506ef19867a13c32618aeb4a6abefd6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: edb55cf4a416766d70af60f42d53318e0d52d4b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3087_00
Change-Id: I1b3042f1ca8ed1d385af457a7a6f0367c822e98b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 30d685a4092ef8f1bc0559c956b5037973f12cae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientSiliconPkg: Clean up file headers
File headers missing Intel Confidential tag.
Updating to standard header at same time.
Change-Id: I587e0593747c8d7b329235923da4586b3eb0039a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dsc
ClientSiliconPkg/Include/ConfigBlock.h
ClientSiliconPkg/Include/FirmwareVersionInfoHob.h
ClientSiliconPkg/Include/Library/ConfigBlockLib.h
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.c
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.inf

================================================================================ 
Commit: f95718cce98190ed383a5edccae41629103b52ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I2c67f4bed41808704daa4f1beeb33e1b5216b9e7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3eeb7d48de580bd470e40d1e696cedcaf058cf7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3086_00
Change-Id: Iaaad5da8565152c191026db1f4f32bdac350c23e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 210f70aee5e5050e6aeb6c74b63aa38c2f306bfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ia94e2d80761c85ccc6df14953c6043c12f9249a6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: df4c81ecbc57e855eb0f3ac5b00ed652a90a4d6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3085_00
Change-Id: I6706fb380907e8c6844e151de55a74b7af9ed482


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c340088b1746e11c204e5039d1d68095bbd7876c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:39 2020 -0700 
-------------------------------------------------------------------------------- 
18010394358: [PPR_SIGHTING] S5 exit is not working after s3->s4 on linux on EGS: ME SOL device enable/disable in Auto mode
Change-Id: I8efbd82d2f90e375452e67aa187c123357427abc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h

================================================================================ 
Commit: bd339b428c8f0e5c5f9b8c662e5780ebfe375e02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:31 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkg DSC: Relocate PCD DSC include
This change moves the include of BoardPkgPcd.dsc to the top of
BoardPkg.dsc to improve visibility and align the include
location with other board DSC files.
Change-Id: I288b3b412c7e00aa66f7c11e124b96aafe024a95


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: e542de9ba92c9c731ffccedb21a3fc997e3271fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_U CRB BIOS[TGL_U A2]]: unable to change the boot order of SSD devices connected over type c port.
Connect TCSS XHCI controller by ConnectSequence function in PlatformBootManagerLib.
Change-Id: I062d43dce22c1359ab588cc1a1c7429117121893


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c

================================================================================ 
Commit: a1d423ea123a1b032149555da0ce6a1d883bdba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:13 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkg DSC FDF: Clean up unused Firmware Volume description and DXE drivers
- This commit cleans up unused DXE drivers which decompress
firmware volume. Those lines have been commented out
since the drivers are not used. Firmware volumes are installed
in PEI. No DXE drivers are needed.
- This commit cleans up unused FvSecurity definition from
BoargPkg.fdf.
Change-Id: Ifcf339a07fe801a801da7fce6d6c9adae87451fd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f2e10b1c9bd91381e87fda01ab9b1ae86ec2f646 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:11 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL][RKL][TGL]: Build error when code optimization build disable with /Od in the INF file.
Bitwise shift operations are replaced with LShiftU64().
Change-Id: I98b85615103ec233db38d25c5799b19f0a9508a7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.c
TigerLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c

================================================================================ 
Commit: da1f02b1a66948fb4c62760b9694581c24cd473f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:45:53 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake: Change Ffs GUID for MicrocodeArray.data
Change Ffs GUID from B53105F3-3B4E-41FB-8310-108F64F0E297 to
197DB236-F856-4924-90F8-CDF12FB875F3. The ACM tool/XmlCli have
assumption on the later GUID.
After we change the Microcode layout in BoardPkg.fdf, we also
change the MicrocodeFv.fdf as the same rule.
Change-Id: I7d68fd6b7f3d23bf5e57ea427c832f011f986209


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/microcode_padding.py
TigerLakeBoardPkg/postbuild.bat
TigerLakeBoardPkg/prep.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 6e3d2c51e06c71f740f1449b871e124bd8badbe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:45:36 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO:  slps0 to PS_ON timer value  to be programmed to correct value
Change-Id: I525185e0697ffdb13c0b0212b55e02c704b73e54


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: f494dad9c89f897f937400d8dec9e2a01490d35d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:45:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I34fa2642b46cc65045f9e2bd6245f0252d7a19bd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b308a91049e987eb84afb482da2a3ca563ff2e8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:45:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3084_00
Change-Id: Ib3b737e787c3e9629f24b3cbac4b189eddae0a4c


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b04d033b0770ade4fe9c28171db9d88cf2a8e82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:45:00 2020 -0700 
-------------------------------------------------------------------------------- 
Remove PG2 for RKL
-Moving PG2 and PG3 to Fru Folder
Change-Id: I159b570ba96fe229c43aeb76092d47d06576601c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.inf
ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 6fe5055f9afb8ec4f0ce5aa5863024984ef246ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:58 2020 -0700 
-------------------------------------------------------------------------------- 
BaseSpiCommonLib: Fix for erase granularity check
Fixing issue where SPI component supported erase granularity was read
from invalid VSCC on systems with only 1 SPI Flash Component
Change-Id: I2fa32ce44a9c2cd9fc49108e0e0934309efc000c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/SpiCommon.c

================================================================================ 
Commit: 595fb92e435663c5d98eb95cfdbcb94645a06c0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:56 2020 -0700 
-------------------------------------------------------------------------------- 
Minimal Allowed & Executing Anti-Rollback SVN are Enumerating as Not Applicable under Antirollback SVN configuration
Issue: Anti-Rollback SVN entity increased.
Resolution: Re-allocate memory based on the returned entry number.
Impacted: All C1S projects.
Change-Id: I51e208efb96535094a61e56c986716c4fbf1c9d8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 447899ccbe9e8c147ac727d157d8682ca0dc45f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:54 2020 -0700 
-------------------------------------------------------------------------------- 
Change-Id: I1042f8651b0e11a6827ce359d5d7b62a889e8088


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: 129a1dd1736922a10006bda8302b3cb294ef088a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:45 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/SimpleBootFlagDxe: Remove it
SimpleBootFlag was only used in old platform.
We do not support it now, so remove it.
Remove the following:
ClientCommonPkg/Include/SimpleBootFlag.h
ClientCommonPkg/Universal/SimpleBootFlagDxe/*
Also modify the BoardPkg/Library/PeiBootModeLib/ for this change.
Change-Id: I84756825c09489e6a51a62c2db6909273d667709


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/SimpleBootFlag.h
ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlag.c
ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlag.inf
ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlagInternal.h
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLibInternal.h
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 2b1c38ef68fde96dcd9c9a7d50c6881f34216242 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:32 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Add 10 bit tag support
Added 10-bit tag support. It is disabled for PCH SIP17 but BIOS need to clear the bits.
Change-Id: I78cc4855a56bfaff91c6ce05431e799f460daf4c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 92bb96a2fa5e7c167ec6cf81ebaa44ab39315ea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:30 2020 -0700 
-------------------------------------------------------------------------------- 
Fix some build errors of ADL with prep sle.
The old code will report error about can't find CpuAcpiTables.inf
and gEfiAcpiTableProtocolGuid, add them to resolve the issue.
Change-Id: I87ae921e1e84c5bc15e719a087527d93d70d8904


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf

================================================================================ 
Commit: ffec1d935fceac7917b1f849f032a80486774431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:27 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientCommonPkg/Library/DxeKeyboardLedsLib/ and related codes
DxeKeyboardLedsLib is not used by platform, we can start to remove
DxeKeyboardLedsLib and related header files in ClientCommonPkg:
ClientCommonPkg/Include/Library/KeyboardLedsLib.h
ClientCommonPkg/Include/Protocol/KeyboardLeds.h
ClientCommonPkg/Library/DxeKeyboardLedsLib/
and clean up related codes in ClientCommonPkg/ClientCommonPkg.dec
Change-Id: Ie8d513cd4dc2cae1ba84067d821302a61c25d298


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/KeyboardLedsLib.h
ClientCommonPkg/Include/Protocol/KeyboardLeds.h
ClientCommonPkg/Library/DxeKeyboardLedsLib/DxeKeyboardLedsLib.c
ClientCommonPkg/Library/DxeKeyboardLedsLib/DxeKeyboardLedsLib.inf

================================================================================ 
Commit: 4c980aa78d7f67f8f1089e73dc533e92b1074159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:43:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Fusa\LibraryPrivate\PeiFusaE2eCtcLib: Added support for TGL E2E Check the Checker
to remove the debug code that force diagnostic mode that checked in by mistake
Change-Id: Ie0c00185fb5c44fbf9083892b32a7e27794ae5a8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c

================================================================================ 
Commit: 2739abd09f51bf364c868d577a64914624559b78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:43:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Iea16837038d4ee326b5f69a6b4a5dcd96b30628f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1d05ca3b393786db22925a52e6c0472a324740cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:43:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3083_00
Change-Id: I10ec3444138504ec6b3007c1b10cfedc18f3653a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a1132f090d2fcbb46911636f1a5ad61483089826 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:43:41 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg\Fdf: Embedded Build Fails
updated flash map for embedded build
Change-Id: I51912c50c924079ca7e5c3e40df1ea02e18f48f3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 28e0ca960864045eacfdad32c59989ca64f53c9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:43:30 2020 -0700 
-------------------------------------------------------------------------------- 
1809975730: [ME] Not use PEI Policy definition in Dxe
Change-Id: I431f79f00968ecf0e728b6836797fd8e9719b398


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsCommonConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h

================================================================================ 
Commit: 870c59afb298978d527794c36e976a1bcf6ccffb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:51 2020 -0700 
-------------------------------------------------------------------------------- 
Enable Device 10 by default for B0 silicon
After confirmation on B0 silicon, enabling Device 10 [Crashlog + Telemetry]
Change-Id: Ie5ed77fd31545af149af7804d87992bac428f4e5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: b7f7229e5ebf68d0b80c6f44a6b211e3c68f3476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:50 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS does not retain overridden IMON slope/offset values.
- In order to pass non-zero value to VR Strap Read, the response buffer must be defined.
Currently the VrTopology.Fields only define 32bit [Lower DWORD].
This limitation for exercising Data=3 condition.
Change-Id: I7ce2beecbf898eccd967d8ce83bb6b08af9000ea


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: f56e6c5d67e8390b1e3f57a903a32300285057d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ic00bfbc16e46483f5858fb2a4de878cae1acd92e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b8849b0cbe72582fc7b350c661435de0f614c284 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3082_00
Change-Id: I7ccc71b38805a094b0f2d08eaf912368554890e6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 58683509541e2f7e5eda50f8d88b9b6415bff7a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Disabling ADSP bar by PSF not by HDAudio subsystem logic.
There is a bug found on cAVS 2.x that Audio DSP subsystem disabled case will prevent S0i3.4 entry and causing power problem.
Remove clearing ADSPD bit in FNCFG register. ADSP is still turn on and system are able to entering S0i3.4.
Set PCR[PSF_x] + "AGNT_T0_SHDW_PCIEN"[HDA][21, 20] to [1, 1] to disable Audio DSP BAR. DSP Bar is hide and driver is not able to install on ADSP device.
Change-Id: I55d52063e803fd024e285a332018277cd47c3c9b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsPsf.h

================================================================================ 
Commit: 62ad24851c675c3ced02b96a563af7e8f275d9c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:23 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Updated EBG SKU mapping with available Device IDs
Added EBG eSPI device ID to list in header and PchInfoLib
Change-Id: I8e61a3abc8e8ebf4c4945a998a5f846dbfa4c488


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: 523199e0f6b54130e7399ff12f880c1f74dc70ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:22 2020 -0700 
-------------------------------------------------------------------------------- 
PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.
- By default, 1MB of PRMRR Size is set in Config Block even if C6DRAM is disabled in Setup.
Change-Id: I6c7d0dd425430a18772ad759187064795445cb62


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: acdec8e281292b2018ce9f343cd7c1ad2b398a7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PCH] Remove obsolete PCD for TGL ERB PO specific
Remove PcdTglPchEnable dependency on TGL, because TGL is itself.
Change-Id: Ib5a503982c9c56af1681e650d5e2428d52cdb4a3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgConfig.dsc
TigerLakePlatSamplePkg/PlatformPkgBuildOption.dsc

================================================================================ 
Commit: 925d0c23fde2704479a033c1f0fe7740ded65132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:15 2020 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/SpsDxe: [EGS] Add support for 255 P-states
The following changes were done:
1. Added method OSRD in SPS ACPI.
2. Added MKHI_MSG_NM_HOST_CFG_REQ in ver2 (added support for up to 255 P-states).
3. In case of Simics environment (ME BB model), the BIOS must send HECI messages
in smaller portions. Otherwise the Simics encounters some problems and terminates.
Change-Id: I56c1aa806493a8acd3eb36c085bb596e1c6c32fd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf

================================================================================ 
Commit: ec92ff856511310be8aac33a9942fb877d8ecd5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:03 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S][FSP][Platform] Remove obsolete PCD for TGL ERB PO specific
1. Remove PcdCflCpuEnable
2. Remove PcdCflSimicsEnable
Change-Id: I38be8b0415291bc24baf002432f7a41895e51ce0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat

================================================================================ 
Commit: b9abb8a10c0030c46de4bdbd837e720dc3f567db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/HddPassword: Remove it.
Modify RKL to use the SecurityPkg/HddPassword/ in edk2.
Remove the following:
ClientCommonPkg/Include/Guid/HddPasswordSecurityVariable.h
ClientCommonPkg/Include/Protocol/HddPasswordNotify.h
ClientCommonPkg/Universal/HddPassword/*
Change-Id: Idcc81ac74c86f3adbd2694989209f674dfddb492


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Guid/HddPasswordSecurityVariable.h
ClientCommonPkg/Include/Protocol/HddPasswordNotify.h
ClientCommonPkg/Universal/HddPassword/Dxe/HddPassword.vfr
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.h
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.inf
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordNVDataStruc.h
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
ClientCommonPkg/Universal/HddPassword/Smm/AhciMode.c
ClientCommonPkg/Universal/HddPassword/Smm/AhciMode.h
ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.c
ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.h
ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.inf
ClientCommonPkg/Universal/HddPassword/Smm/Ia32/Lfence.nasm
ClientCommonPkg/Universal/HddPassword/Smm/IdeMode.c
ClientCommonPkg/Universal/HddPassword/Smm/IdeMode.h
ClientCommonPkg/Universal/HddPassword/Smm/X64/Lfence.nasm

================================================================================ 
Commit: ea03503eac88daa981e4ddad2f986c5fb1efe9fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:55 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S][Platform] Remove obsolete PCD for TGL ERB PO specific
1. PcdIclPowerOn and ICL_PO_FLAG were used for ICL power on in past.
2. PcdTglPowerOnChange was used for TGL power on in past.
Change-Id: If305fb084b3f671a8eff22298d2e6f95f684e24f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/PciSegmentLib.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiMiscPolicyUpdatePreMem.c
TigerLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiMiscPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/TcgSetup.hfr

================================================================================ 
Commit: 240750afda7890e502364a4594f8fcfbd097e00c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/FindPcd: Remove it
Now check the pcd directly.
Change-Id: Iab598a03851c92a87e1ece3a35b145174eaf9e16


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FindPcd/Bin/FindPCD.exe
ClientCommonPkg/Tools/FindPcd/Bin/_bz2.pyd
ClientCommonPkg/Tools/FindPcd/Bin/python34.dll
ClientCommonPkg/Tools/FindPcd/Bin/unicodedata.pyd
ClientCommonPkg/Tools/FindPcd/Python/FindPCD.py
ClientCommonPkg/Tools/FindPcd/Python/README.txt
ClientCommonPkg/Tools/FindPcd/Python/version.py

================================================================================ 
Commit: a0b3b4ccb4f5bf77f4a647288b628664331aba54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U/Y B0][PCIe] PEG 60: Cannot exit from windows sleep and PCIe link stuck @LTSSM 0x48 (L2.exit) for Gen1/Gen2/Gen3 with certain 3rd party NVM/SSD
Programming scratch pad reg bit 0 instead of 7.
Change-Id: I768671182b0dc514166312c55edfe5ab8c3e72f3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: f445be410065ddc1bf2670da7558e513ec5dd196 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:42 2020 -0700 
-------------------------------------------------------------------------------- 
AlderLake: Ability to disable Big Cores and Atom Core
This patch provides the ability to disable Big Cores and
Atom Core for ADL.
Change-Id: Ie80d80cd5ff7d0876d308dc367a1d89552db81f2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 380c4fa646f1ef8352eca5247d64cc9240db3690 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Id94765719140b345f346d2e354a10f1cd1065309


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2ec09063cc6fc2aca7905f44a5724fc376689b83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3081_00
Change-Id: I4d215eb2b842817f1c3ac06a6b8be7f733f3899d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4ed52b3f70050670be663569266f807bb74d89c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:19 2020 -0700 
-------------------------------------------------------------------------------- 
Unable to change FIVR switching frequency (RFI frequency) from TGL BIOS
- FFC FIVR LOW Bits are from 13:11.
ffcrfivcorefloxnnnl_pf3 (13:11) -- 3 LSBs of VCO reference code
Corrected this BIT fields.
Change-Id: I3ebd7bba52b7234be70eea8e8fe4677a114627eb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: 3537ca824363550330955c45f4ad46db046913e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:16 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL]Missing the Pcd declaration on any inf file can't be caught during build time
For current design, we encourage people to use #if FixedPcdGet statement for PcdsFixedAtBuild type pcd on all the source code files, however if the pcd is not declared on any inf file, for now the complier will just assume the pcd value is False or 0 even people set it to True or 1 on dsc file, the behavior is different than what we expect and it has been bring many issues to Client.
Change-Id: I5421ed147c244282f5062ae96a8617b39a88d848


-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/app_interface.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/config_host.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/src/interface.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf

================================================================================ 
Commit: 0894f20a35082cfd9dbe31b70defecd084e335a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] USB Pendrive detection Pop-up Notification is not observed when USB2.0 & USB3.0 pendrive connected to USB2.0 port2.
Didn't report correct USB port attribute to OS.
Change-Id: Iabd6697fd7ed9463ecd280d064e30f390366e02a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl

================================================================================ 
Commit: a19dbfba397fcbf520fbfb36c543494b0a48ddb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:05 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/TigerLakePlatSamplePkg: [TGL UP3 GCS -A6] BIOS option for the touchpad name is incorrect
Add GCS Touchpad setup option and related ASL code for GCS board only.
Change-Id: Ieda0d4e5073d9b86fcf6e4043fe7166695186557


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 4c9829c79b8c573f74199513f324a276b3e86dff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/SignFv: Remove it
Already use the PlatSamplePkg/Tools/ToolScripts/SignFv.
Change-Id: I53cd6df3e522dda328e92ece232a618e09e095a5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/SignFv/SignFv.exe

================================================================================ 
Commit: 416e0388fb63cf8ed463909bd2122a07af347f00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:02 2020 -0700 
-------------------------------------------------------------------------------- 
Remove the support of install legacy option rom.
Remove the following files:
ClientCommonPkg/Include/Library/InstallOptionRomLib.h
ClientCommonPkg/Library/DxeInstallOptionRomLibNull/*
AlderLakePlatSamplePkg/Library/DxeInstallOptionRomLib/*
And also modify related files in ADL, JSP, RKL, TGL.
We don't support install legacy option rom any more, so remove them.
Change-Id: Ibf14f0c12ecba3071cb2e60b5fa6d140d12aaf99


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/InstallOptionRomLib.h
ClientCommonPkg/Library/DxeInstallOptionRomLibNull/DxeInstallOptionRomLibNull.c
ClientCommonPkg/Library/DxeInstallOptionRomLibNull/DxeInstallOptionRomLibNull.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 55f629aaab73e1fb5d6179338b920cf10500b8b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/FspBinRebase: Remove it
Already use Edk2Platforms/Platform/Intel/MinPlatformPkg/Tools/Fsp/.
Change-Id: Ia17e8e225abf64b32b9ba99aae8a79f98e8e5dcb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FspBinRebase/PatchFspBinFvsBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/pad.bin
ClientCommonPkg/Tools/FspBinRebase/pad_4.bin

================================================================================ 
Commit: 515cf37763400e041df4574fbb78205274429dfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:55 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Enable CET for SMM by default
The patch enables Control flow Enforcement Technology (CET) in SMM
with shadow stack feature for TGL.
Change-Id: I97b454b54a3f422a1ef0213d6b23d0f1d530df8b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: a7f8ed2aed125028e3aaaba0f71135b20f3a4181 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][CPU] Remove obsolete PCD for TGL ERB PO specific
Remove PcdTglCpuEnable dependency on TGL, because TGL is itself.
Change-Id: I5916b3e2ab070044d9ebd7ba4c780d7cf3b37266


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/PlatformPkgBuildOption.dsc

================================================================================ 
Commit: ea57f5488044b755e36737966388cd5b45bb416c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:49 2020 -0700 
-------------------------------------------------------------------------------- 
S4 resume become restart after first G3
Crash Log Dump function should be skipped when EnableCrashLog is disabled.
Change-Id: Idfcd92014b2ba900c081891c7e9a4c9b26e9a975


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 3b4fe539dce0e16d5de788b36616edc224cf6c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:47 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Record Processor Information in SMBIOS Record Type4 and Type7
Changed the design as generic based on the hetero support or not
Change-Id: I590517e5923c420ec674b8d316dd90da853484fe


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: 60b2a832f6c50b49e5c92ba885bd8711e9524ab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Unlock FSP_Wrapper caf_test failure
Unlock FSP_Wrapper caf_test failure
Change-Id: Ia11f3b85fddec4f9f7322ea3cadbfb654d8bc333


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: a3b87fd757561a603b2777fd09a6a98c364d22b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove ClientCommonPkg/InternalOnly/DxeCapsuleLib
DxeCapsuleLib is not used by platform, we can start
clean up DxeCapsuleLib under ClientCommonPkg:
ClientCommonPkg/InternalOnly/DxeCapsuleLib
and clean up related codes in ClientCommonPkg.
Change-Id: Ic9b9d0998eefa59a4d9564c7381356ca167b17fe


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/DisplayCapsule.h

================================================================================ 
Commit: 443c3440ed5eaa7d772809b54f068440faa1e5d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: I0d6cc365e921a6ae153aec4d797bcfa9e3a22a18


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5b5454891eaeb5125889acb28655f2ef3e37684f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3077_00
Change-Id: I45eed189a5e851cd7a07a701167a044ab77519d4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 57df61b1151a2e6258507567593f0509ee348827 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ia471746780fbd96e0fe7ada2e4f45c0db7742bd9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d8d3abaf81f05bdf9fc3cca444f99facd74769b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3076_00
Change-Id: Ib20858286d1f0986eb621298f652d753d1f24fec


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ed36c2550a41f7f1a6c508697c0f10e6de566632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: I17270a3a190599d8ffc200279556d42cc91443f9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 30253f8f3f4ec6bf922dd56ab5cc89af7e2273e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:07 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/BiosInfo, PeiBootGuardEventLogLib: Dynamically generate Measurement Excluded PPI
BiosInfo provides information associated to firmware volumes.
The firmware volumes with FIT Table Type7 attribute 0x0 (IBB)
are measured by Boot Guard and the firmware volume with
FIT Table Type7 attribute POST_IBB are measured by EFI BIOS
(today's Intel BIOS supports TCG) on Boot Guard enabled system.
This commit adds the support to dynamically generate
FIRMWARE_VOLUME_INFO_MEASUREMENT_EXCLUDED_PPI based on BiosInfo so
TCG measurement can exclude the firmware volumes which are measured
by Boot Guard. BootGuardEventLogLib is still the decider to install
FIRMWARE_VOLUME_INFO_MEASUREMENT_EXCLUDED_PPI, and triggers the
newly added callback InstallMeasurementExcludedFvListCallback in
BiosInfo accordingly where IBB firmware volume list is generated
and FIRMWARE_VOLUME_INFO_MEASUREMENT_EXCLUDED_PPI is installed,
but no need to care about which firmware volumes want to be exclusive.
That should be dependent on platform.
The size for the FVs which actually get installed may not be
exactly equal to flash map PCD sizes. For instance, FSP FVs are
installed in smaller size than the flash map size.
As FIRMWARE_VOLUME_INFO_MEASUREMENT_EXCLUDED_PPI expects
the exact size that get installed, the firmware volume size information
is read from EFI_FIRMWARE_VOLUME_HEADER.
Change-Id: I3577d02d0919a49851b07c203952e430dc1cacff


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 7d0bcf577f555738e2acae604268fc35d31db031 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 14 21:50:14 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da0debddd90af02e6fcb528d57e7521a4957c15f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: BIOS Support for ACPI Methods for RST PMem Caching
Added Shadow interfaces _DSMs for NVDIMM Root Device and NVDIMM Device Functions.
Also, added _DSM interface for Reserved PMem Address Range for VMD
Change-Id: I5317924e8d15a38fa768df56dd2b22806954c2dc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/NvdimmCacheInfoHob.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/NvdimmCacheInfoLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/DurabilityDsms.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1f6b042c73eb2abb383e601443a25619b764d73d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PxhInitDxeTgl: gEmmcDxeConfigGuid used in PchAcpi.c EmmcUpdateNvsArea() but not included in PchInitDxeTgl driver
Change-Id: Ib09dadf5bdaa7366dd1c32133fbdc9d86d34dda2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: e5843c1f5b47febf91e48173fa96404ab6500fe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I4f3bc05b97f13be094e0ea383ffdc600cee0b8d6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3036b94493d3d2c9b2709f539ddb05c2692f137b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Change-Id: I8ded151c780a5ac0332059c00ebf923aba53048f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md

================================================================================ 
Commit: f7c07c067fe8ed5781ccdacb463f59f34557afd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3075_00
Change-Id: I7b486593e8c1c7c64c01fa1ceaef395ea9f396c8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8c0b7028e5072c05d6d29662ec7bf89035f9e679 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:23 2020 -0700 
-------------------------------------------------------------------------------- 
Padrstcfg configured to Global Reset for non DSW GPIO pads should not assert
BIOS code should continue with boot if reset source for non DSW GPIO pad is detected to be Global Reset and print error message instead
Change-Id: Iddaf28eaa592833f52511f28ecb8373f7c9ea272


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c

================================================================================ 
Commit: 1df9cab3b36eb0c1eb365b4615f062531599ff8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:20 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Use PcieSipInitLib to initialize LTR subtraction
PcieSipInitLib is a new library shared between PCH and CPU
root ports. This commit integrates this library to the
CpuPcieRpInitLib and uses it to configure the LTR subtraction
feature.
Change-Id: Id44d7aa5c504dd0e029e308e30e0194e985ddb4c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: b2a1c28482fb8b5b82157bfccece6b54a0511de8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:18 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiDxeSmmPmcPrivateLib: [EBG A0 PO] PMC PM policy has to be programmed
The PMC PM policy is programmed.
Change-Id: Ie462438ca8483056029ce8a0b763bd96483710f7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c

================================================================================ 
Commit: 19c6d82969268da28484fa5c6859452c0f74b530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:14 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/PeiMultiBoardInitPreMemLib: USB2 PHY tuning updates
Updating USB2 PHY tuning table for TGL U DDR4 boards according to EV
recommendation.
Change-Id: Ieb67594023b1a3abe3d7c9749f92d36ea9d9e79e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsb2PhyTuningTable.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsb2PhyTuningTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 1d4e6f0efb8a2763b39717c2e585b105a9552005 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:13 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Shall provide the platform MAC address to the CSME on every boot
Add MAC Pass Through Heci Command
Change-Id: I693e199fc21c090a417db58c0accf69cb5378324


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: fdb8bfd4b1435b6c27cd26c1609ef90efb4ccb0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:10 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg IpBlock: Use structure format MSR definition
It is preparation to ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.
Change-Id: I535c8af3317a3662f637af66aa400d59ad83aa71


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf

================================================================================ 
Commit: f0ec5414f1ab1206de779e74711148a767cc75db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] form id TCSS_SA_USB_FORM_ID of SaSetup.hfr was removed.
Change-Id: I0f4a5557a065bcfb662f8cc5c1769f1815e89fa7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 4e54710781d7dac5aa5a810825854d629967b6fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:03 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S][FSP][Platform] Remove obsolete PCD for TGL ERB PO specific
1. Remove obsolete PCD for TGL ERB PO
2. To have correct name for their Package
3. Remove Fru/IclPch
4. Remove Fru/IclCpu
5. Remove Product/IceLake
6. Remove ClientOneSiliconPkg/UniTestInernalOnly, it replace by UnitTestInternalOnlyPkg
Change-Id: I0b4c7f5cbe4ac82a4e058da877d412e62487f377


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTcI2cRetimer.bat
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.inf

================================================================================ 
Commit: 5a773e9f3a53ebbbb623f2c207a7cdc07f1bba0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:57 2020 -0700 
-------------------------------------------------------------------------------- 
TGL:BIOS powermeter support
Update code for new values.
Intel\TigerLakeBoardPkg\Acpi\AcpiTables\Dsdt\PowerMeter.asl
Change-Id: Id7d52806b693743b5d07462099be93cf34188c5a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: 57564c0f5bc01099b88d8ed9940cfe2f04038b34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-GCS]Camera voltage rail BIOS default setting needs to be 3 Voltage Rail
Change default Camera BIOS settings - Camera2 Link options -> Voltage Rail -> <3 Voltage Rail>
Change-Id: Ib708c8d15e4674891943301bda4fb2be9f59813a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 5c9add59f43fdbba51e5d6529a331b6deb5d04e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:50 2020 -0700 
-------------------------------------------------------------------------------- 
Implementing PreCursor and PostCursor values for all CPU PCIe lanes.
Change-Id: I91e3f9ebbceb57748dcb78c207e4e14e6b2cb641


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h

================================================================================ 
Commit: a94773ba89a00cb6e3f20cc356498f935986f869 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:44 2020 -0700 
-------------------------------------------------------------------------------- 
Remove tool Fciv under ClientCommonPkg
The tool "Fciv" is not used by platform, we can start to remove
the files in ClientCommonPkg:
ClientCommonPkg/Restricted/Tools/Fciv/ReadMe.txt
ClientCommonPkg/Restricted/Tools/Fciv/fciv.exe
ClientCommonPkg/Tools/Fciv/Readme.txt
Change-Id: Ia30f5b7e4ae84d06f8f60ce09043f8f1a178e190


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/Fciv/Readme.txt

================================================================================ 
Commit: 6a47f56c7579a20db52834e3b2e2e7820c8384fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:39 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg-Step2
1. Move the libraries and headers which are still needed on master to C1S
2. Move DxeSmbiosProcessorLib into ClientOneSiliconPkg due to SmbiosCacheInfoHob.h/SmbiosProcessorInfoHob.h move into ClientOneSiliconPkg.
Impact Platforms: TGL and future platforms
Change-Id: Iec15ccee24bbe3d97f2422714640c14a66a10fb5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientOneSiliconPkg/Include/IpStatusHob.h
ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.inf
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
ClientOneSiliconPkg/Tools/GenNvs/GenNvs.py
ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md
ClientOneSiliconPkg/Tools/GenNvs/Setup.py
ClientSiliconPkg/Include/SmbiosCacheInfoHob.h
ClientSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionTssEntryAsm.nasm
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiDxeSmmCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/prebuild.bat
TigerLakeFspPkg/BuildFv.sh
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 111f06bee633314585caa0b8df2a205b8292bb28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:36 2020 -0700 
-------------------------------------------------------------------------------- 
Remove some header files in ClientCommonPkg/Include/
Sone header files are not used by platform, we can start
clean up DxeCapsuleLib in ClientCommonPkg/Include/:
ClientCommonPkg/Include/ExtendedFirmwarePerformanceData.h
ClientCommonPkg/Include/Library/BaseFlashDecodeLib.h
ClientCommonPkg/Include/Library/BasePlatformTimerLib.h
ClientCommonPkg/Include/LowPowerIdleTable.h
ClientCommonPkg/Include/PeiFirmwarePerformance.h
ClientCommonPkg/Include/Protocol/Esrt.h
ClientCommonPkg/Include/Protocol/FpdtFirmwarePerformance.h
ClientCommonPkg/Include/Protocol/Tcg2Platform.h
and clean up related codes.
Change-Id: Ic2d900c73327d39f05f8facf7e184d450b7af568


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/ExtendedFirmwarePerformanceData.h
ClientCommonPkg/Include/Library/BaseFlashDecodeLib.h
ClientCommonPkg/Include/Library/BasePlatformTimerLib.h
ClientCommonPkg/Include/LowPowerIdleTable.h
ClientCommonPkg/Include/PeiFirmwarePerformance.h
ClientCommonPkg/Include/Protocol/Esrt.h
ClientCommonPkg/Include/Protocol/FpdtFirmwarePerformance.h
ClientCommonPkg/Include/Protocol/Tcg2Platform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 8eb9ef379fab33aff10dcc8271fdc41f41b13400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] SPD changes required for TGL UP3 AEP to support maximum memory frequency 4267MHz
Updated SPD table data
Verified system booting to OS
Change-Id: I418b3977639fc2fcae1fb339f73489d98064c10f


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c

================================================================================ 
Commit: 8a0599eaba79329006a8dfc14fd7c34e007d2fc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Default value for Gen3 PCET Timer should be 4
Update the Value-DisplayText mappings for Gen3 PCET Timer and set
default value to 4.
Change-Id: Id46a5950411a61597d3e4285bb97f27cdad4ed45


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: bb9e10b778ca10f3a512de6484ad9b1ed7b05f50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal: Remove Tcg2PlatformDxe and Tcg2PlatformPei.
Already use the Edk2Platforms\Platform\Intel\MinPlatformPkg\Tcg.
Remove the following:
ClientCommonPkg/Universal/Tcg2PlatformDxe
ClientCommonPkg/Universal/Tcg2PlatformPei
Change-Id: I6bef4fd8b92effb58c0c294896e658342a90fbcf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/Tcg2PlatformDxe/Tcg2PlatformDxe.c
ClientCommonPkg/Universal/Tcg2PlatformDxe/Tcg2PlatformDxe.inf
ClientCommonPkg/Universal/Tcg2PlatformPei/Tcg2PlatformPei.c
ClientCommonPkg/Universal/Tcg2PlatformPei/Tcg2PlatformPei.inf

================================================================================ 
Commit: a453c6583df2a781b85ea2d33abe6ba7e48cb488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:16 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\LibraryPrivate\PeiThcInitLib: [BIOS]Missing programming THC_CFG_UR_STS_CTL.FD  when THC is Function disabled.
Once system is put into S0ix, after few minutes it stays in PC10 but stops entering s0ix. Blocking reason is that THC is not power-gated.
To solve this problem FD bit in THC Pci Config Space offset 0x40 must be set to 1.
Change-Id: Ic137e5cd0a10942fb0b2a4a72fcd1b3348fda851


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 234cdfadc4a1f7df18328bd15aef19553ee496ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:08 2020 -0700 
-------------------------------------------------------------------------------- 
Add TigerLake B0 Unified 0x80000004
-- Added B0 microcode update
Change-Id: Id688a771e09f0f420feb7236a5851e06a6d96fd8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 069c8f5b76ed59779c97600b10e2cf29b29b1b93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:07 2020 -0700 
-------------------------------------------------------------------------------- 
BiG: Add dual BiG support in BIOS
Add support for AX/B0 BiG, which is supported by
different versions of BiosGuard
Change-Id: I33b5b03eaed39c73114d9e44320bd50628d25024


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: b5c8c1422054b429ec26f816981b8317adb3f413 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I785ed8893f238104ca5b6e760b82e160e85c162e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e17c0a80c1810681734eea5784515eccae266fe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: I2ced58ceae4805babe858a1fee631c2344abfa0b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: f02d736eb574e546f8f942c5c0bf2c0a809b87b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3074_00
Change-Id: I50af39d1ebbe6550b691322ac6f3d1c096d84121


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f947a7b638116149c18f6b9edd4ea8353cae3b2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:44 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS shall use phase -dependent implementation of getting NMI state for Cmos reads.
With new ITSS SAI settings AME is not accesible in POSTBOOT, so PMC firmware gives us option to read NMI through mailbox inferface.
Corrected mistake leading to not saving menu options after reset.
Some not needed LP related code was removed in LBG code to solve issues when pulling dependencies, that were causing problems with build.
Change-Id: I7972a21081b1c0f970b3d745a84b3d6aeb3e8034


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchRtcLib.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchRtcLib/PchRtcLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchRtcLib/PeiDxeSmmPchRtcLib.inf

================================================================================ 
Commit: 84960e0352f8a9daccc94cef1b029a1b68f3bda7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:35 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] [Hetero] Create two _PSD domains - one for Big Core and other for Small Core(Windows Req for Hybrid)
Create two PSD domains and made the following changes.
1. Each Favored core in its own separate domain.
2. Rest of the big cores in a separate domain.
3. Each atom module in its own domain.
Change-Id: I49569ea94c8e2dff115d670ffa4488166edec285


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 39a0f9073bec75b4d48417935ab26b3d2f4b7f4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add PcdCpuPcieEnable in PeiCpuPcieRpInit.inf
UUNIT test:
Booted to OS successfully on TGL-U
Change-Id: Ia2f88ea21ab7efad5e1da59fb6ddc0fb183e9189


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf

================================================================================ 
Commit: cc3b731a8ed701036cfebba81691f9b3e2405801 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:25 2020 -0700 
-------------------------------------------------------------------------------- 
[SIIP] Framework support - take#3
Issue: SIIP is visible in other projects. For now, it should be POR for AlderLake only.
Resolution: Extract ME UMA function to a standalone library and move MeUmaSiipLib to Fru/AdlPch.
Impacted: All C1S projects.
Change-Id: I3a8fded3802caaae1729dc912ea85689230c4da3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUmaSiip.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 1f2fff191d402430d6db977caa52b506bf685031 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:18 2020 -0700 
-------------------------------------------------------------------------------- 
Check Max PEG port number then expose PEG3 ASL code
1. Only expose PEG3 to OS when Max PEG Port number is 4.
2. Correct the _L69 implementation for PEG ports.
3. Move SA NVS into DSDT table to align with other projects.
Change-Id: Ief8f3a0602ec4b2ff6b9b2c3bbe0f4d7d6923fb9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl

================================================================================ 
Commit: acba7015b038bc5e0c14827b1cf88a4a19ddb122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:13 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Can't disable HDMI PORT B and port C
Codec needs to detect two frame syncs after power will is up.
Each frame sync is 20.83us. So atleast 42us are needed for correct working of iDsip codec.
Change-Id: If4d7ccec01b3fe2b3badd7cd0617d5892238c64f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 14ab66e47d6be64bddcccdb86d8dbe56644aa941 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:11 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: Refine capsule update while resiliency enabled
Refine capsule update while resiliency enabled.
Change-Id: I904667d92fa9354ca385942ca914e808a8d26112


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 2105002caeb92b72894e886f1fee67d0655bd890 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:07 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] MKTME: 42 bit addressability reporting in BIOS.
- Normally System BIOS enumerates the number of physical address bits by reading CPUID.80000008H:EAX[bits 7-0].
Even though CPU reports MAX_PA as 46, only 39 bits will be supported by hardware for addressability, 3 bit hole and remaining 4 bits will be used for MKTME KeyIDs.
Change-Id: I180616caaebc8d66d01d86741f519f6e502803ce


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 372f239dec7379d2fc57c4fc405d42df4be42774 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][FSP] FSP-S out of space
Adjust PcdFlashFvFspsSize size.
Change-Id: I84c847ef1a1f52525e27df4b37914d06a7db4122


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: fad8a18962ee4d61cba1a16108eb0c7419334eef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:51 2020 -0700 
-------------------------------------------------------------------------------- 
Implement general register programming as per SIP17 BWG Section 4.32 and 4.35
Impact Platforms: ADL
Change-Id: I149f464ff021e76eb9de7d27d5458eeea9959043


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: f6e92ad253a025dd4971758bd9ff7452da032729 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PO][2LM]: BIOS hang on "No DEKEL FW" with only PEG60 populated
Change-Id: I3eac768d527c77da41e9ded049a78f7c36a12355


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 83815b11bf0b803ef2ab078cde697d25007b9e29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:40 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] Remove CpuSmm NV variable
The CpuSmm is not used properly and can be removed.
Use CpuSetup to contain all CPU setup options.
Use CpuPolicyProtocol to contain policies consumed by CPU RC.
Change-Id: I7b335e4df2aa4cbaa37da0b5a3607cb61c8bf5ad


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Include/CpuSmm.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CpuPolicyInitDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/PlatformPkg.dsc
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: e5853e9c1177e6843ebd2eb81aa640b9cab86730 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I5d9d312c87a73235405ea5292e9b82b6fd91c612


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0a111e652df8eb40bf2938e2d4491971b507153f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3073_00
Change-Id: I3e9747cda63f9247243fc3d33baff553b9b9bf71


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9c34655bd176cfb782eb54fca68052309f035af3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-GCS]additional Required default BIOS settings for GCS
Change-Id: Ifdc57c75520b6feb87b70e663b874c7cb26dd3b6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 553507637f8238a0304275bb46ac5ea46fe212ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:56 2020 -0700 
-------------------------------------------------------------------------------- 
Adding External tags for "Setup option CpuPcieRtd3 to Enable/Disable CPU PCIE RTD3 support"
(SHA id:faff44d75b3579ea8665e1911100b2f4ec214398)
UNIT Test:
Booted to OS with External Release BIOS on TGL-U
CPU PCIE is not a POR for JSL.
Change-Id: Ifc999c4292bca08b53494b2f54747be35ea3613d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 17f1199ed394cafbc32c98c7611caafef08eeee9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: remove DebugPropertyLib and some PostCodeLib
Use the following as PostCodeLib:
$(FSP_PACKAGE)/Library/BasePostCodeLibPort80Ex
MdePkg/Library/BasePostCodeLibPort80
Remove the following:
ClientCommonPkg/Library/BasePostCodeLibPort80Ex/*
AlderLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/*
JasperLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/*
Include/Library/DebugPropertyLib.h
Library/BaseDebugPropertyLibCmosPcd/*
Library/BaseDebugPropertyLibNull/*
And modify related dsc files.
Change-Id: I6983683ef3235d4eed1d6faaec80a60b67ba9efc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/DebugPropertyLib.h
ClientCommonPkg/Library/BaseDebugPropertyLibCmosPcd/BaseDebugPropertyLibCmosPcd.c
ClientCommonPkg/Library/BaseDebugPropertyLibCmosPcd/BaseDebugPropertyLibCmosPcd.inf
ClientCommonPkg/Library/BaseDebugPropertyLibNull/BaseDebugPropertyLibNull.c
ClientCommonPkg/Library/BaseDebugPropertyLibNull/BaseDebugPropertyLibNull.inf
ClientCommonPkg/Library/BasePostCodeLibPort80Ex/BasePostCodeLibPort80Ex.inf
ClientCommonPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: a1f71d2c6034917f6ffd87cd3d1cbc7e16be33b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] TGL is missing PrintVrOverrides() for VR Override
- Added Config block print after VR Override.
Change-Id: I7426ba82bec57754d3340466f5e4b004137dc419


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: e1fd1cb3ba695e3306d02b9fea819af93bb1158e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:46 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove PeiSetupDataCacheLibNull
PeiSetupDataCacheLibNull is not used by platform, we can start clean up
PeiSetupDataCacheLibNull under ClientCommonPkg:
ClientCommonPkg/Library/PeiSetupDataCacheLibNull
Change-Id: Id1f9016e5f4083f6c82339c5de7790378f91acaa


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/PeiSetupDataCacheLibNull/PeiSetupDataCacheLibNull.c
ClientCommonPkg/Library/PeiSetupDataCacheLibNull/PeiSetupDataCacheLibNull.inf

================================================================================ 
Commit: 46940d0c7eddfe0d635de24b3e8b001001bb9e52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:45 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove DxeSignedSectionVerificationLib and PeiSignedSectionVerificationLib
These modules are to verify the signed section and extract raw data and
extractsraw data, they are not used by platform anymore, we can start
clean up the codes under ClientCommonPkg:
Library/DxeSignedSectionVerificationLib/
Library/PeiSignedSectionVerificationLib/
Change-Id: I0806e5fad8331ee34dc12d33c759c5cff9a1fd37


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/DxeSignedSectionVerificationLib/DxeSignedSectionVerificationLib.c
ClientCommonPkg/Library/DxeSignedSectionVerificationLib/DxeSignedSectionVerificationLib.inf
ClientCommonPkg/Library/PeiSignedSectionVerificationLib/PeiSignedSectionVerificationLib.c
ClientCommonPkg/Library/PeiSignedSectionVerificationLib/PeiSignedSectionVerificationLib.inf

================================================================================ 
Commit: 9faabcb631da33f0ce3b53bc44921467de425dec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:43 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientCommonPkg/Universal/SerialRecovery/
SerialRecovery is not used by platform, we can start
clean up SerialRecovery under ClientCommonPkg:
ClientCommonPkg/Universal/SerialRecovery/
and clean up related codes in ClientCommonPkg/ClientCommonPkg.dec
and JasperLakePlatSamplePkg
Change-Id: Iaf7906afe862e63e4f515e7862f973cbaec7680f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/SerialRecovery/Recovery.h
ClientCommonPkg/Universal/SerialRecovery/Recovery.inf
ClientCommonPkg/Universal/SerialRecovery/SerialRecovery.c

================================================================================ 
Commit: f83193a1d862d99a0526337e3106fbbe766a85da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:26 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/EbgPch/Usb: [EBG A0 PO] USB Devices not getting detected
USB devices are not getting detected on EBG PO when reaching EFI.
AFE Recipe could be incorrect as the PLLDIVRATIOS is getting programmed to 19.2MHz and not to 24 MHz.
However this could not be the single problem and this is opened to track the issue.
Fix: 1. We have to disable programming the USB Over-Current becuse the actual OC values seem to
incorect for Archer City and EVB boards. It shall be enable once we  get the proper OC values from SV.
2. cfg.xhcc2.wrreqszctrl value was changed for EBG to make USB work
Change-Id: Iccfb5d430891883e8f2edf3dfcaaa8cb0801cb80


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: c5128e36f0c3dec04b613bfd79739e6380d183d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Id55d3f901cb7b97a51d2ddacf7a2e56390419dbd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9b71f8a9e6ce24fe8cb3f792a57e7d9f40b6177a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3072_00
Change-Id: I57c474ee2e8a260b2d337d2cbfbab0f9f5ff3509


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a4df2a1acd42eadf3ab39aa59ef03cdd0678899f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:10 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Do not set SATA PGD power down for unsupported SoC
EBG PCH does not support SATA PG power down and it doesn't
disable it through the fuses. BIOS must refrain from enabling
power gating.
Change-Id: Ibfae95644f03c085020beea7c6e7e1c179702e4a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer1.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer3.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c

================================================================================ 
Commit: 26fb213ee3169ebaac60960486babcd1fcca27b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove SignedSectionPei
SignedSectionPei is not used by platform, we can start clean up
SignedSectionPei under ClientCommonPkg:
ClientCommonPkg/Universal/SignedSectionPei
Change-Id: I038d81113c18392b09a5b8a4bd41d48e946b2c04


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/SignedSectionPei/SignedSectionPei.c
ClientCommonPkg/Universal/SignedSectionPei/SignedSectionPei.inf

================================================================================ 
Commit: 42148b7592cd33c11ab9b18fa13b7937941c63ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] SUT hangs at PC 9C7F on giving power interrupt while performing Standalone Bios Capsule Update
Fix monolithic or other capsules (other than BIOS components) update interruption.
Change-Id: I3aff89665cacff912bcfdef39d69e0b894e2bb85


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c

================================================================================ 
Commit: 5241420bb9fc40d0e83b2f186939b158232e8e6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] [SMBIOS table type 4]  MaxSocketSpeed  value is 0
CPU RC provides a policy for platform to override the SMBIOS TYPE 4 MaxSpeed field.
If the policy is zero, CPU RC will fill in the field according to CPU max ratio.
Change-Id: I0102a39c6babe172205d88d6ccefd4f1e198e5f0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 66b1817791360c4a8ae2479f5d6b2ebb51d993c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:44 2020 -0700 
-------------------------------------------------------------------------------- 
Enable MCTP support over iTBT RPs.
For system that support MCTP over PCIE set
Set PCIE RP PCI offset D8h[27] = 1b
Set PCIE RP PCI offset D8h[3] = 1b
Change-Id: Ie20655e4d19a72cd295ae2142b2495fbc58d63ed


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 366512c06ae7dc3656cc242c4c7621fe693f452a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix L23R transition for hybrid
For hybrid drives BIOS would transition the hybrid
partner into the L23R even if D3Cold was not supported
on the slot. This caused issues during device recovery into
LA. BIOS needs to avoid L23R tranistion if slot doesn't support
PERST# assertion.
Change-Id: I50073f9dfdafccfa07b20457f526e6b07dab7c4e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: 69e809da8bd2ccb889055be0647758ca9edd758b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:35 2020 -0700 
-------------------------------------------------------------------------------- 
Provide option to disable GFX PEIM in FSP while still retaining necessary SA init for GFX
- Adding a policy SkipFspGop to decide dispatching mEnablePeiGraphicsPpi
Change-Id: I0f4566e43d60fa124a33951d9b2f4653cc95db28


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 5ccde973c8eda8481e0c8bf1797e6f9eac32b6bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:21 2020 -0700 
-------------------------------------------------------------------------------- 
Removed PMTCS register programming from CPU TraceHub initialization.
Impact Platforms: TGL, RKL, ADL, JSL
Change-Id: If1a95ccf4dcf9994a533bd5aa1c9ab8ae65d059b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: 3970a439edbe985ed653b80e5c9fe9ba7d643fe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:10 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Feb 10 19:22:46 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 223fb405fd8e8fef8dc78f9cf5bf423ea1446be1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:07 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Add 2LM mode CMF1 and CMF_NM registers programming
Issue:
Current version of TGL MRC code does not suppport multiple CMF register programming. Which is required for 2LM mode in TGL-H
Root Cause:
Missing functionality
Change:
Added MrcGetSetCmf function to set CMF registers instead of MrcGetSetNo scope. This funcion uses Index parameter instead of Socket (unused before)
Changed MrcGetCmiRegOffset to use Index and return different offsets for different CMFs
Added types for TOPOLOGY_GLOBAL_CFG_0 register and changed MrcGetCmiRegOffset and MrcGetCmiHash to return correct data for these registers
Added 2LM condition check in ControllerZoneConfiguration and substituted field variables with field arrays to make it more generic between 1LM/2LM
Change-Id: I6ed39d748c6c094f0a42b8b628bca9a6b1cd8b12


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

================================================================================ 
Commit: cc256b6139d7edd23298cffeafe93b9b462c59f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:58 2020 -0700 
-------------------------------------------------------------------------------- 
Deprecating STM feature as it is no longer required.
Change-Id: I5b6f9c5327418f2799168b3c17578ce1eb273a42


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Txt.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.h

================================================================================ 
Commit: c250bcbea0bf792996a75ab027f18cf622da55ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I7dd8d4cb270fed7183b3c63d6118792dfc4d1f9d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5800cd26287f56450c5278053cca082768ab8b96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix the port CLKREQ override map sent to PMC
During clock disabling BIOS needs to supply the PMC with the
correct CLKREQ mapping disable information. BIOS was sending
wrong bitmask which caused the PMC to disable CLKREQ in FIA
for active root ports. This patch fixes the PCIe port CLKREQ
mask creation issue.
Change-Id: Ib1a01b9cb2c93fe52ca0101a89d2ebc100ca5a1e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 819ee8c2d4f3c5733320dccec9d18dc171e0acde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3071_00
Change-Id: I47a842adcda0d28896916034f82b9784562cc61b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e93df7fac9b5ecd2d7b343d0fe4405be53a49192 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:25 2020 -0700 
-------------------------------------------------------------------------------- 
Tune the PACKAGES_PATH setting
1. Add Edk2Platforms\Features\Intel as WORKSPACE_CORE_FEATURES.
2. Modify the PACKAGES_PATH as the following sequence:
WORKSPACE
WORKSPACE_CORE_SILICON
WORKSPACE_CORE_FEATURES
WORKSPACE_CORE_PLATFORM
WORKSPACE_CORE
WORKSPACE_COMMON
WORKSPACE_SILICON
WORKSPACE_PLATFORM
Change-Id: Ie1072ad0c978941856a4273a4d14e404c890cde8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientSiliconPkg/BuildFsp.cmd
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/SetEdk2Env.bat
TigerLakeBoardPkg/prebuild.bat
TigerLakeFspPkg/BuildFv.sh
TigerLakeOpenBoardPkg/TigerLakeSimics/SetEdk2Env.bat

================================================================================ 
Commit: 388266f992e4e8bdaf86cf6d9daca343e4707b5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:19 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: Fix py -3 in CapsuleUpdate script
Fix py -3 in CapsuleUpdate script.
Change-Id: I3fa37c9302d9ce29b0fe8f25978e83b3a8876e66


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py

================================================================================ 
Commit: 9c59daeb7d6f207e5cb0a054f1f3f511fcba63d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:08 2020 -0700 
-------------------------------------------------------------------------------- 
TGL vPro TBT dock BIOS support
use "vProTbtDock" and "Amt" setup option to decide enable/disable multi segment.
Change-Id: I4eef35f2b5c73aa209cfa41211438f12fcaae842


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: f7b03ba1ebb2f66faf40403a20c9213a9c0fb976 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: I1a7fc1fc617740d9eb8bae9163271d9cf3a969a0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: decb8659a6823b6fe01cf184e8e5d1a2e2dee98f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3067_00
Change-Id: I6e9135f0b1205fe2a5dd9dd8c839e954f61c1524


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aed6a3d5b557abae8da91942fc2c4f84cf5ed519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Idefd228b0a227cbb35cae5079ff4c46b0315d1d6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 02ce67e95a8f657412123b52428263960404f21f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3066_00
Change-Id: I650e29be46adf96f2ddfbc0f6576ec97deed4aef


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f2617df27e8ef59eee91f241f120954ecf5deaed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: Ie877cf1e70104140e08be8b3f8c06c6201e81773


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 84b7fe99d0fc4c1a581a7c38bd0c6a84d21d5897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:36 2020 -0700 
-------------------------------------------------------------------------------- 
[CPU][SETUP][TXT] Removed HT dependency from TXT setup
As there is no dependency between HT(hyper-threading) and TXT, setup file is
updated to remove this dependency.
Change-Id: I5d8b480c092b571b590263de1df2b586b8ad0fb0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 56191770e961563f474a075f7cc77bfd9f99ed00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:34 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Enable external FSP Wrapper build - part3
1. Rename from AlderLake<Sku>SimicsBoardsRestricted to AlderLake<Sku>SimicsBoards.
2. Rename from TigerLakeXXXPkg.dec to AlderLakeXXXPkg.dec in AlderLakeXXXPkg.
3. Change PchNvt.aht -> PcieRootPort from 16 to 18, because ADL-S have 18 PCH PCIE ports.
4. ADL-S simics exist D6:F0 offset 54h BIT6 = 1 case, so we need to align "RpIndex - CpuRpIndex0"
usage in PchSmiHelperClient.c with usage "PortIndex + CpuRpIndex0" in CpuPcieSmm.c.
5. Change CPU reference TmeEnable and HwpLock that may lose to change from internal to external.
5-1. shaid: 53b24e78b4e53222ea322dabd9145c10c03cf2cb for TmeEnable.
5-2. shaid: 535c96273284accf6db53aec3a7f7eb7657b64cd for HwpLock.
6. Remove obsolete BpCommonPkg on FmpDeviceLibuCode.inf.
7. Rename reference files from TigerLake to AlderLake.
8. AlderLake FSP shouldn't use TigerLake FSP UPD
Change-Id: Id05081dd011ec0633c994ace542e1b3ee2bb383b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperClient.c

================================================================================ 
Commit: 94863bca11f1196deae9ea607cda427bf3b2094f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:19 2020 -0700 
-------------------------------------------------------------------------------- 
Correct codec version in RLTK Dump File
Change-Id: I3caccf0d04b95b4e271c9b94b233f516d2dd8e59


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: b36c0ccc2874f6fefab67342c50541aac9794792 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I25336f201fe4069ce0beb62d78c03b2bb8125744


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 25dced5b549175197d5dfa1995f2f211e45018ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3065_00
Change-Id: Ia105b704e23bca7a4dfdbf6b05232aee34300c39


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0106a6e8242d9bf6b27271268b79b88b4807bd12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:05 2020 -0700 
-------------------------------------------------------------------------------- 
1809912733: [ME] Remove policy cross-references in SPS ConfigBlocks (Dxe)
Change-Id: I490c1d3d4365d32cfc9fde63b67b220b1394b02f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h

================================================================================ 
Commit: c769444f277c98869d3f3e56180861e4b6b4667c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:03 2020 -0700 
-------------------------------------------------------------------------------- 
1809625448: [ME] HSIO Lane Assignment (FiaMux) - PeiFiaMuxConfigInit () is not working on EGS (Part 1)
1. Move Fia Mux config to:
EDKII Menu -> Platform Configuration -> PCH-IO Configuration -> Fia Mux Configuration
2. Use FixMux in EGS (override is disabled by default EGS & CDF)
3. Add Override per lane settings
4. Unify FiaMux library between CDF and EBG
5. Move FiaMux config earlier to send FiaMux before lanes configuration on BIOS side
Added w/a for getting FeatureSetInformation so early
6. Use runtime function to dertmine MAX lanes
Use dynamic allocations instead static define HSIO_LANES_NUM_MAX
Change-Id: I176d948d54285d2f0d002e2ea93fae8b376fd0bb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FiaMuxPolicy.h
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c

================================================================================ 
Commit: fd75e91a065f112289ebf00939eb55af1db13f42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:02 2020 -0700 
-------------------------------------------------------------------------------- 
Need to revert for a BIOS Label.
Revert "Check Max PEG port number then expose PEG3 ASL code"
Change-Id: I050477db55c0dfaec57ea9a2649a1df3497b4dc2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl

================================================================================ 
Commit: 14503238756acddedeaa9f80b127cc7dd00a8e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix TPO control setting in the BIOS
BIOS uses incorrect mask to read TPO capability from the
device which causes it to misinterpret the time required
by the device. This is causing issues with L1.2 on some devices.
Moreover the CPU root ports still hardcode the TPO to 500us
which will cause issues on devices that require TPO over that
value.
Change-Id: Ic0b4fb709be8e38955033e96c1fb223049f6ff92


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: de41291273604ad8731d034365b0782f0b386f99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:55 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS shall configure SATA SGPIO pins
Added Serial GPIO setup option and PCH RC support
Change-Id: Ie25025ba8a2cbff7e9ed7009806e9fc16d631c91


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 62db96c8287604d7880dd94cd5da52edd0af72ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:53 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG A0 PO] BIOS is turning off SRCCLKOUTs cutting ref clock to external PCIe devices
BIOS should not turn off SRCCLKOUTs to external PCIe devices.
This change does not allow to turn off SRCCLKOUTs by proper policy update.
Change-Id: I97071ca8910140fbe53df4c16318a6dcae9e4c1c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c

================================================================================ 
Commit: 2123a338d8735da17f46ecac3fe75fe381cfb2ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:52 2020 -0700 
-------------------------------------------------------------------------------- 
Program Clock gating registers specific to SIP17 controller
Dynamic Clock Gating registers for SIP17 controller is placed in MMIO space and accessed via RCRB + Offset
This programming is specific to SIP17 and hence placed inside SIP17 library.
Platforms impacted : ADL
Unit test: WIP
Change-Id: Ibc4694067a18dfe28ef5b19a2e9d3a7fdaf699d2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 17a54ace207f39f77725cecf1a52a0261c3383eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:49 2020 -0700 
-------------------------------------------------------------------------------- 
Program VWM programming for ADP
VWM Mapping for each controller is different. It can also vary for different platforms.
VWM mapping structure is defined in the FRU for each platform and is consumed in SiliconPkg
Platforms impacted : ADL, TGL, RKL, SWSBX
Change-Id: Ibe0ed019e277caa5c7ea548b17ce5721968be61d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 1e9e08c6b1ffe90f8be3943b7b8b20e84c0deb94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:40 2020 -0700 
-------------------------------------------------------------------------------- 
Check Max PEG port number then expose PEG3 ASL code
1. Only expose PEG3 to OS when Max PEG Port number is 4.
2. Correct the _L69 implementation for PEG ports.
Change-Id: Ica5ccd6998d3611cef3af881d076610c681d64c7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl

================================================================================ 
Commit: af46f645a910e6148d709e1ff6d4c80d6b61439e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] PPAM Test App failed to execute completely and exiting with error id 0x8001000B.
PPAM Test App failed to execute completely and No complete verification
result in serial out and console out.
Change-Id: I3672a733b64174d47952e9de9f6ee076102f7592


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 0a4b6a63d124dce13a5ebf45305832ac5c2f5fbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:30 2020 -0700 
-------------------------------------------------------------------------------- 
4 Cores & 6 Cores Device 0 Device ID values not supported in BIOS
Add new Host Bridge Device IDs 0x9A26 and 0x9A16
cherry-pick from PO branch
Impacted Platforms:ADL, RKL, SBX, TGL
Change-Id: I5781e735a25ca972150089462f5aad320ccf5caf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c

================================================================================ 
Commit: 48f9b8745ba1b7e5f6c07f2ed7923af0e40b2986 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:24 2020 -0700 
-------------------------------------------------------------------------------- 
SBX: Add SIIP support on SBX
Resolution: Add SIIP support on SBX
Impacted: SwSandbox package.
Change-Id: Iddacbbb91b0f7b2acd81759f1a20ee4ca18cc380


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d6995a341300ba2bb962244246b9db1bfef66051 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:10 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL-UP3/UP4_A6/A7_DC1_GC_20H1][Consumer][Corporate][WWAN][Regression]: WWAN failed to enumerate in DM/task menu even after enabling in BIOS"
WWAN issue is trending to be device specific issue.
Reverting this change.
Platforms impacted : TGL and future products
Change-Id: I1fdbcb5b507d0cde082381c62eb2fe932646d06f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: a1091a7fbe084b8c6945d4865202086c70e6c9a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: THC IRQ #22 and #23 required Edge triggerer when MSI is disabled.
Description:
THC  is sending the incorrect Bus # 1, Dev # 5, Function # 0
W/A is needed in touch driver and BIOS to address this issue
BIOS changes needed - dedicated IRQ for THC0/1 - IRQ # 22 and 23 configured as Edge triggered
This change will work only only when paired with corresponding OS changes (changes need in OS as well to configure these interrupt lines as Edge triggered)
Changes in OS have been checked in (test binaries available). this will make its way to the Manganese EEAP drops. Backport request to 20H1, 19H2 and 19H1 in parallel.
Until OS changes are available as service update / official drops some teams will continue to work with private binaries from OS.
If these changes are pushed now, teams who dont have these private binaries woudl see touch not working at all.
Change-Id: Ida4bf704b376c3da8e057f4d7a03f88d128df19c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl

================================================================================ 
Commit: 8e5990f771ea32b9a3b6bf329f3c04ba006ffddf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:59 2020 -0700 
-------------------------------------------------------------------------------- 
Platform: Enable SAGV for U-DDR4 only
Enable SAGV for DDR4 board by default as per request.
Change-Id: If6dbf3ff58dfdeebb58079a3e0bc05784b87f8fa


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 709bac00bc94523a54662939c52bc38dc383c16a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I08316687a53b9865beb81504b18c7cc856d260af


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 021cca8b603419ecebc710823a6719b141e37eab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:46 2020 -0700 
-------------------------------------------------------------------------------- 
Add support of Hardware EQ for SIP16 DMI brooks controller
Impact Platforms: TGL, RKL, ADL
Change-Id: I93562cb5be9f8e113d725e7aa5456a692660e641


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 1a1b486217bc877e33c452a7c21e116eb20cbbcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3064_00
Change-Id: Ic4c88aca0ee822363e7e8fb782735d04841dc14d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d3071f5be91dbe02fed9c22a2f7325b95edf443e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:38 2020 -0700 
-------------------------------------------------------------------------------- 
PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.
- Only when C6DRAM or SGX is enabled, PRMRR size should be set. Else we need to send 0
Change-Id: Ie8d06cd361614d070c93cfcd479a25f4204f7317


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: b6f8badc002344e3faae5b56171a2483f12770b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:37 2020 -0700 
-------------------------------------------------------------------------------- 
Unhide P2SB config space for the time of verifying registers
For HSTI driver to be able to properly read EPMASK Lock registers, P2SB needs to be unhidden
Change-Id: I2b115e5c2124e3eebe03bc2c59b35704e4926ebf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c

================================================================================ 
Commit: 919e7f310c0a90ba6bf4c81df43353ad5feb5019 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:34 2020 -0700 
-------------------------------------------------------------------------------- 
PCIe performance settings need to be programmed by BIOS
Add MPS capability programming and setup option to control it, also added option to set control of No Scoop and Relaxed Order
Change-Id: I1925b61553a9f1d510f6e5d487d8a32b4210f278


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 7bb220559e1583bdaf3b2103ed3f666cfdf6fb2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:27 2020 -0700 
-------------------------------------------------------------------------------- 
TGL-U/Y PCIe P2P setup option
Added in the BIOS menu knob to enable/disable of P2P mode. The default
value is "Disabled".
Change-Id: Ife54548b98117dc3a46d0ed88b7d75a751ed20e2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 4f894beacef53adfe3ed43ad122f2c17332b1efe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:24 2020 -0700 
-------------------------------------------------------------------------------- 
Fix Number of IMGCLK mismatch
Modify Nnumber of IMGCLK to 6 in FSP UPD and ConfigBlock
Impact Platforms: TGL, JSL, ADL
Change-Id: If3fbb2dd462d4b4d14994345dc7cb3510b42759a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 3e4b00c9d1ace83d7bd2fe1303166f56a77fad8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:09 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientSiliconPkg/Csm/Include/Protocol/LegacyBios.h
We will do not support legacy BIOS any more, so clean up the codes for
Legacy BIOS support and remove LegacyBios.h
Change-Id: Ic5f42805e4c1cf06c598ea40ece947162c486147


-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Csm/Include/Protocol/LegacyBios.h
TigerLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.c
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.inf
TigerLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.inf
TigerLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf

================================================================================ 
Commit: 34262974327435d0b23541f2882e1de25b4b0719 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:06 2020 -0700 
-------------------------------------------------------------------------------- 
Clean up: remove the use of BpmGen.
BpmGen was removed, now use BpmGen2.
Change-Id: I2070792fce4a8e35584bff92d0085a2e53d1c8da


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/BuildPlatTools.sh

================================================================================ 
Commit: c2bc8032fb811aa57f979ef680721ce7ecdce2e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Vmd: Programming VMD MemBar1 as 32bit.
For TGL A stepping MemBar1 is 64bit.
For all other platforms it should be 32bit.
Impact Platforms: TGL, RKL, ADL
Change-Id: Ia793ef49cb81920a79f744235d48f398c5de036f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf

================================================================================ 
Commit: 38334c5f04e6daddc5952f308f6384c40d80d1b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:58 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] Change of PCR Register offset starting from SIP16
Due to change of R_SPX_PCR_PCD offset to 0x3E00,
new alias is created to address using multiple
SIP versions - R_SPX_SIP16_PCR_PCD
Change-Id: Ie99dcd5227891ed615a7bb508658c7db9dcb263f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf

================================================================================ 
Commit: 529f02abfebbe0176fb1e51bc2da8ee24022856b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ibd19ec2b9c02c5256c9ddd75bc85ae2791c81179


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4ee0a88c4b0e529903b7b9409b1979f57344134e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Change-Id: Id712cfeec7bef976545dd7eaaf1f2cc784a68649


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h

================================================================================ 
Commit: b9ebef4590cd47ad159d360858acf7aebeb48e67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3063_00
Change-Id: I9d9c96ec18eac7352946944c5122a58e5a04d77a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f340410f45b8ebf44e8f8771ec8f23980613c53a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:38 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS shall set EMS bit in AHCI HBA Capabilites
Added 'EnclosureSupport' field in SATA_CONFIG
EnclosureSupport set to TRUE for SATA Controller #1 and #2
EMS bit set to '1' for SATA Controllers where 'EnclosureSupport' is set to TRUE
Change-Id: I3af8298c469a4e5597f2fb6172c6131caa7f94b5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: cdd7b8aa18e9c3f8cbfe97f242c257f28e3e8813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:37 2020 -0700 
-------------------------------------------------------------------------------- 
1307256908: [ME] Remove policy cross-references in SPS ConfigBlocks (PEI)
Change-Id: I52672d551073cd5d6a76aaf1fcb4118d40011f43


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c

================================================================================ 
Commit: 5648e84cf4a58c843ef0b0bd466c3e5f03c6622c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP3/UP4_A6/A7_DC1_GC_20H1][Consumer][Corporate][WWAN][Regression]: WWAN failed to enumerate in DM/task menu even after enabling in BIOS
Disabling unused clocks implementation included changes for both CPU and PCH disable clock as well.
This change reverts the PCH portion to avoid WWAN issue.
Platforms impacted : ADL, TGL, RKL, SWSBX
Change-Id: Ia00932112b2c3a0a5a59f31168b2e6933c0ef819


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 3f9c6fea14e4208282b1b73f7a0a841926a2f3cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:24 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Part 5 to remove MSR_PRMRR_BASE_0
Convert BIOS MSR definitions from macros to structure format and remove the macro definition.
This patch is the Part 5 to remove MSR_PRMRR_BASE_0 and move B_MSR_PRMRR_BASE_0_CONFIGURED_MASK to CpuRegs.h
because this BIT is still used in MSR_PRMRR_PHYS_BASE_ALT.
Change-Id: I3bcc2f137e2da0d54e88c4e08337858327d23b88


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: b5079c262522e320e89527d62923c42e783a8218 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:20 2020 -0700 
-------------------------------------------------------------------------------- 
Program registers for Chapters 4.5, 4.7 and 4.15 in SIP17 BWG
1)Skip PCIERTP1, PCIERTP2, PCIERTP3 and ACGR3S2
2)Rename SRL bit to SRT
Change-Id: I6f0e9a7d9502fdd7bcac107c8d6c128cae766c3d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 4d014ed65da73e3eb2655c054a8edd37f0ee8ee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:18 2020 -0700 
-------------------------------------------------------------------------------- 
Support auto-disable PEP constraints for XHCI and CSME
If XHCI and CSME devices are not detected with pci
configuration space access, auto-disable their PEP
constraints.
Change-Id: I47cceaa7f019407fb8766f9a2d85e46ea409ab2e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: a012a60d14a0efb23104cebeb7ad5ef9d79e357d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:17 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL-U-A6][GCS] Need power meter estimation enabled by default
Add ASL code about GCS power meter and Enable power meter as default
Change-Id: If88a025cbe7a360dc2b7c575122c627ee4be023d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 5731ad4378c6a737a61f88cb5179d8df97ea0a78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:15 2020 -0700 
-------------------------------------------------------------------------------- 
TGL FSP: gPlatformFspPkgTokenSpaceGuid.PreBootDmaMask default is wrong.
Change-Id: I05fc489887c89fc72b67198551941eefdd03b9fa


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: b41f27bf9b6aaf8bc07199aab9a97c14fc481220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:05 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Fusa\LibraryPrivate\PeiFusaE2eCtcLib: Added support for TGL E2E Check the Checker
Added support for multiple TGL end to end check the checker routines and also framework and HOB that covers the yet implemented memory subsystem CTC
Change-Id: I1d6fe27aaad65634c94b8359fd7ca7c9151c5ee9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FusaInfoHob.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaE2eCtcLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcCoreIdi.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcDisplayIsochPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcIoPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLlcEcc.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcOpiLink.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspBinPkg/Include/FusaInfoHob.h
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf

================================================================================ 
Commit: 3ff5b41fc0201ce233f39da5a77dd2ea481900ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL P0][TGP H][PCIe] Incorrect clkreq mapping by BIOS for all PCIe port
Modified the Clkreq mapping as per latest GPIO document
Change-Id: I7c823308d86342c4063bc7cb79cc810d954bc46f


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 34f4c6decebe24bb1c94b8826ac545ecd96fe923 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I7e6469573019ac0b3a760f84e92a91e21209f02f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4e738fda62d2701bb0ce264c9f85a5eedcdea2da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3062_00
Change-Id: Id01fbe1180dd1846a5129dc7615bdd3902331be3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1d745ce39baa675b705825137d0574455336db65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:22 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add PCIe LTR subtraction config to PCH root ports
Currently PCH is not requested to actually enable LTR subtraction
we only call the common library with parameters that will leave
the LTR subtraction disabled to allow for easier adjustments
during the PO.
Change-Id: I070aec635c31866bacb45903b1eed85439edae5a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 0e0564836fb3b1d9d71d128fada40f35a0343cc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL U] IFWI from WW28 and forward, trying to toggle Compliance Signal to Gen2 makes signal dissappear
When testing compliance mode enabled,Powergating need to be disabled.
Unit Test:
Booted to OS successfully on TGL-U.
Verified that PowerGating is disabled when we enable ComplianceTestMode using debug log.
Change-Id: Ie9b97abad8980e283e8f24db78bd7f108b4aa28a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 516531da1ed0ec9ab7c5ed1f35bdb5bf79c9cf80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:15 2020 -0700 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]: Use memory allocated within DPR when BiG is enabled
If BiosGuardToolsInterface policy and BIOSGurard are
enabled, BGUP data will use the memory allocated within DPR.
Following changes is being ported from TGL/RKL into CML
Change-Id: I56e65005ad9e51c082f334477f315995190f14a1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ff4247d6f1161520a6f11a6dd630c209b599c68c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:07 2020 -0700 
-------------------------------------------------------------------------------- 
JSLP[Rev02][PO] : Frequency is showing as 22.78 GHz in the right side of the panel in BIOS page
Change-Id: I77ca2f6b0067a09ff84f15d62b37592cb69096c5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: 64cfeb236e8f751cdf76a16fc219db40a0d6a0d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][B0] Enable VT-d set options per phase - phase 2
EnableVtd - Enabled
LocalX2ApicAvailable - Disabled
DmaControlGuarantee - Enabled (enabled in phase 2)
VtdIgdEnable - Enabled
VtdIpuEnable - Enabled
VtdIopEnable - Enabled
VtdItbtEnable- Enabled
D3ColdEnable - Disabled
TbtVtdBaseSecurity - Enabled (already enabled)
ControlIommu - Disabled
Change-Id: If25998c122c33d665eaa345ff8fb566a6472450a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7206922264580a2d0810c0c0b952cd54e16b8e70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:51 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg, TigerLakePlatSamplePkg/Optional FV: introduce a new optional FV
This commit introduces FvOptional which has 2 optional features' child FVs,
FvCnvUncompact and FvApp, installs FvOptional only when needed,
and makes each child FV to be dispatched based on user/system request accordingly.
- The logic at InstallOptionalFvDependency() in PeiReportFvLib checks
if any of the optional features want to be initialized and the desired
feature's section dependencies are installed.
gPeiFvCnvDispatchFlagPpiGuid is the only PPI we support today.
- Dependency with FALSE for DXE is added to FvCnvUncompact to avoid
FvCnvUncompact being extracted again in DXE.
- The change in BDS installs the dependency protocol,
gFvAppDispatchFlagProtocolGuid, for FvAppUncompact on user key input or
only when booting to UEFI Shell. If FvOptional has not been installed,
manually processes it accordingly.
- Dependency with FALSE for PEI is added to FvAppUncompact to avoid
FvAppUncompact being extracted in PEI.
- The first boot path always needs FvOptional to be installed
so all the possible boot option variables can get initialized
in UEFI boot option variables.
- The first boot path afer capsule update also installs FvOptional
for the same reason above, though NV region may or may not be updated
by the capsule updated process.
- Capsule update code has changes to add the new FV in OBB accordingly.
Change-Id: I322ca7dbfc7665ab1815b2de38d95f427ff84e29


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
TigerLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 2e568946af230c3dac96ad470c052fe4e422505a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ie1cc03a9df3a6f884b198d481cb7b480002a96b8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 96f017595801cb9f97366797a0218f1cf5102a99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:37 2020 -0700 
-------------------------------------------------------------------------------- 
EBG/PCH SKU: Added EBG A0 SKU
Added appropriate description.
Change-Id: Iebf79fc7b7f213a56ca529b046cd25b09b69897c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: 46694832ba9d6652d9aef49b5c2494313a84a752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:35 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add PeiPcieSipInitLib
PeiPcieSipInitLib is meant to contain common initialization
procedures for all PCIe SIP root ports independent on the
integration. Right now we only support LTR subtraction
configuration.
Change-Id: I19e35b2425945be8c122b850b2a95f87f64f0d54


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: bde0a56c16661b59c985d26acf1dbd5e1f8d2a20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: I17e1c227f6e2805a214de8c00eb2c0a9e3437b7e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d2a015bc0c7fa3a2e22588c8c2d74c26d13b24ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3057_00
Change-Id: I925421c8616ae084d8e1143281e6282da3a02b8e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ce1382df2622920486eef3fca66da383796296c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: TME Fuse disabled parts hit #GP fault during boot
Added a TME hardware detection check before accessing TME MSRs.
Updated all the relative TME & MK-TME files.
Verified TME flow is enabled on TGL-U.
Change-Id: Idf69233e78e9ac7b5cdbb49af466c895b719df97


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c

================================================================================ 
Commit: cd2607947dc65b594e4f54ab39a22526861b1c68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I401f7e641def590a227fbe7b44c5385a8c7d277a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ac16caa60c1283ceac458084fb5afebd062fcc54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: I716d93739bfee9cb59ca821796ebdf27421297d2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 1cbab6f3af1d96fd86474d008c84cb8ee58dc438 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3056_00
Change-Id: I98a93afa46e54a2e0127df9b977f33356fe1a18e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8d8a718e2a9a1cec99406a4f5630807a0192f966 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: VMD D3Cold flow to enable VMD TG support
Added Hybrid drive check logic in ASL code for the physical drives and logical volumes mapped under VMD
to make sure when _ON/_OFF methods are called it should not change power status until both the hybrid drives are trained properly.
platform impacted:TGL
Change-Id: I3568a089cf4e46f55b21c84e7d6b60d73d3f80dc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchHybridStorageHob.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: aa3f47aff5ce0d605c10584dbe1adb394cf79b75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: VMD D3Cold flow to enable VMD Logical volume support
To enable Logical volume functionality added following flows
1. VR3D method checks if RTD3 flow is allowed for given device or device isn't part of the VMD RAID volume
2. _DSM method with functionalities - Save Rtd3AcpiVmdDevList for the given Logical Volume ACPI Address (1), D0/L1.2 (2),D3/L2 (3), and Global lock to allow/disallow RTD3 for Raid Volumes (5)
platform impacted:TGL
Change-Id: I15fbb8aab6f09a27ea3d2dc37a9dc963df54fad4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 1c8e3a95ed30dd641772c267eaff22852fd0093a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/IpBlock/Thc/PeiThcInitLib: Add support for THC #1 being enabled independently of THC #0
- removed THC #0 dependency for THC setup
- checking ThcPolicy regardless of condition now
- changed control flow of THC initilization
- TigerLakePlatSamplePkg/Setup/PchSetup: removed THC #0 dependency for THC #1 in setup menu options
	- fixed THC1 Port Assignment number
Change-Id: I541d6e2083bd80da617846e1503cdc6a512f5162


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 7e058f3583e758fe92237fa0e2c299b0b055e4cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ifcb4a96b22fe5e43a735b972a244985329bfcdff


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8ab96edb994d35ef18ff1e0572bf805cea878e96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: If47ae2ed180520d5755b4f12538cb992de011281


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: bb8cd1eb1e8b6f3ee9a862aafe8feb5c9062c9d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3055_00
Change-Id: I4a25d40f45c3422d7824ddc3e70aab48d94d2c71


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 75b4c48f240c01fd4ec60a8ee8b25908a7e024ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:20 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove LPM configuration from EBG
According to PMC BWG EBG doesn't support S0ix and BIOS
shouldn't program the LPM registers.
Change-Id: I4375a75a9e06ef0df8498358ee46461402b08a12


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c

================================================================================ 
Commit: fba658fe12e996da3e7a5c6d39b2d2e0716943f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Setup.hfr defaults do not match silicon reference code defaults
Removed old controller code
Unit Test: Booted to BIOS screen and Booted to OS on TGL-U DDR4 board
Impacted Platforms:TGL, ADL, RKL
Change-Id: I08c4cbaa4f6d50efdb278fe9a95a8e356e513bc7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 6ef09723cdfa16eb4379f1db0d3eb5517f605483 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:13 2020 -0700 
-------------------------------------------------------------------------------- 
Merge from CML:
1. System does not boot/power-on after disable AMT in BIOS Menu
Added check for unconfiguration in progress before performing CF9 reset.
2. There is no way to send CSME halt command from outside FSP.
HECI PPI is not installed on wrapper side, it caused global reset fail through CSME.
Resolution: 1. merge SHA-ID: a166736d1292f050f74f5a8122ae5589e427dcda
2. merge SHA-ID: a04b6fb669023f2412d9ac034fa735e1c3bc4c31
Impacted: All C1S projects.
Change-Id: Iff7628bb9f2791ffb807eda67b42d811573b4f9b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciHpet.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciHpet.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUmaSiip.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibSiip.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 21c3139c36cd330bf43d11e2cfe441c1d497964d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:09 2020 -0700 
-------------------------------------------------------------------------------- 
Merge from CML:
Add option to expose HECI1 when ME in temp disabled to BIOS Test Menu
Issue: HECI1 is hidden and disabled in OS when ME is in disabled mode. For debug purpose, we need to enable it prior to OS boot.
Resolution: Modify the existing HeciCommunication item in Test Menu to meet the requirement.
Merge SHA-ID: 828a3b2a362c9cefb565508341bb21135d3a24e1
Impacted: All C1S projects.
Change-Id: I196fcd89f9d8ab0e97f631b4290a03542d7a2cdf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 016d909560e78b7ce5a770ed266a566e275c71ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:07 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Do not update RST policies when VMD is enabled
RST has requested that BIOS limits the number of possible
remapped configurations by disallowing legacy remapping
when VMD remapping is enabled. BIOS will now update
legacy RST policies only if VMD has not been enabled by the
user.
Change-Id: I6b7feb67dcedb08ac7147b123b2c06ba74b1a70e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: a7b56eeeab05dcf76f759ede7e6f5471083c62ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:06 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Move PCH root port function swap to end of PEI
Due to VMD remapping we now have to move root port
function swap to the end of PEI. Executing it before VMD
remapping introduces possibility of root port with function
0 disappearing from PCI bus during VMD remap. VMD is also
written in a way that expects root ports to retain their
original root port functions to later on bind ACPI description
to them.
Change-Id: I8c947c5b7de25c4f146c281a8a6b3836b66909d9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 0c2fb00b9c6103d59352d5a962a0feac9f4b88c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] SiMtrrLib using wrong size for MTRR structure copy.
- Changed variable MTRR settings to Fixed MTRR settings.
Change-Id: I1fd34791e08c099d9702b4b227c058b0b10b893a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c

================================================================================ 
Commit: b89f949396f0215610c21d7c5821d6e3c278692e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:01 2020 -0700 
-------------------------------------------------------------------------------- 
The CpuPcieInitFruLib should be removed for simplify the PCIe gen5 implementation
1. Remove PeiCpuPCieInitFruLib.
2. Check SIP version in PeiCpuPcieRpInitLib directly then perform related tasks accordingly.
3. Add PeiCpuPcieSip17LibNull for the Platform that doesn't support SIP17 controller.
4. Move NFTS programming from FRU to Common Lib
Change-Id: I5fb9b38bd1aa7d8f6438059c6298fdc96972b7a5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 8587c88132ff705ce6e071b12f550c75317df585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:59 2020 -0700 
-------------------------------------------------------------------------------- 
RC6 Setup setting should depend on GT PM
Enabled RC6 state only if (GtConfig->RenderStandby && GtConfig->PmSupport)
[SaSetup.hfr] *cond(?:) operator evaluates for first time and default value of EnableRenderStandby not getting updated dynamically
Change-Id: I53105632f063cbaa2fe0709d7c5899fd637c08c8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 583ca8cae3388637de5cb610e478ed09a4e9dee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:55 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Add EFI Interface support RST PMEM Caching
Change-Id: I8e079eb373971724b6eb6469710b95ac7545779c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/TwoLm/TwoLmConfig.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/NvdimmCacheInfoLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 886ba77f1034e9e61e36cef1fca4e7314008511a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:49 2020 -0700 
-------------------------------------------------------------------------------- 
In EFI Shell after running VtInfo Tool, it shows Vt-d Status: FAIL
Vt-d LateInit should get call after IPUinit is done
Impact Platforms: TGL, RKL, ADL
Change-Id: Iacc274972366a3ec375f534231edaeb9c9ef93da


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: d38cd5ff6e36f4664304c5f2a96cb1e19c06ace9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:47 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Enable external FSP Wrapper build
Build fsp wrapper with external source.
Change-Id: I63e71abb6e148b8b61da7f6b1ca9303091ebf866


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 4d676b32c391b8380d9920a3cb64dcfbc0bdf98c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:44 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: DPTF Installer prompts user to restart before installation has completed with PCH FIVR Participant enabled in BIOS
PCH ACPI device has a compatibility ID of "PNP0C02" (indicating an ACPI device supporting motherboard registers)
When this ID is specified, it will not allow uninstall without reboot. The DPTF team doesn't want it as other DPTF participants don't have it.
Change-Id: I0415dd9695999599d81e5e285f472f120779705e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: 960be2a5d84fb9cbeb217d778a263715390ab443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:41 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: [Part11] DPTF BIOS Dependency Reduction
Removing MinPowerLimit0-2 & EnableCtdpPolicy from the BIOS Setup menu as per the requirements document
Adding default value of 125 for MinPowerLimit0-2 to be used in the PPCC object used by DTT UI
Removing CriticalThermalTripPointWwanS3. Adding back _TSP method with return 0.
Change-Id: Ia2f78bddd0cbe791b217c5e05ac167410a0b0f17


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir1Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir2Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/WrlsParticipant.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 798c1dded0bd0a4afa6d65758ef243ee79edf4a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I7b9de14239fda1d191f795f304dc1815b05092f2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 63e00dfc9bb960d861788757ed81b22d1ccdb826 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: I551e94132ad34e76bb6aa2158a688d8de2cb8782


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 20de79391539f69942a874a6767ae911cf13fe7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3054_00
Change-Id: Id72309c1d60379739f0cb23f64067d751054ef6b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ccb92b5ce7afa04a3593b248fa0eadd133a4dd87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:22 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG A0 PO] PCH PCIe root ports not visible from Primary access
Change-Id: Iee55e863cf5c8c8cafd1dab2ebc4528d8cced07c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer1.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer2.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer3.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer4.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 5c73519b63c2d16bef48cbed639e6d4216c39d89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] For TGL-H PCH use direct PCR writes instead of IPC1 command.
Issue : PmcPrivateLib.c Assert observed with FSP API,FSP U0  debug and EDK debug  build and SUT is not booting to BIOS/OS
FIX : Use Direct PCR Writes instead of IPC1 command.
UNIT TEST : With Change booted to OS Successfully in TGL-H VP PSS.
Change-Id: I05a6b515240d7a59709d27ee70238c7924956ac0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: bb68779aae3846df43e7ac0d0a115f2b03d37dc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:18 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add cycle router remapping support on TGP-H
Since TGP-H is going to be paired with CPUs that do not
support VMD remapping TGP-H still has to support legacy
cycle router remapping. This commit adds cycle router map,
indicates that remapping is supported on SATA and calls
ConfigureRst if the PCH is Tgl PCH-H.
Change-Id: Ia19c3f873e889c431cf67775c0a498c413386aea


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer2.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: c3567e948940d8ee5e875f5918d63b3928738a80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:16 2020 -0700 
-------------------------------------------------------------------------------- 
Correct the Dekel Recipe Programmimg
- The older for TGL-U/Y PEG60 is not required for TGL-H PEG60
- TGL-H has similar programming forPEG60 and PEG10 with different number of lanes.
Cherry-pick from Staging branch
Change-Id: I9e00d1515a69d82d8a60aae46f886af935b4da78


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: bbb70eec2a335c87cb8d101df7b2f782a8b36e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Updates for CSME Extended Measure Boot.
Check for additional bits status(Feature present and Complete bits) in HERS
to support CSME Extended Measured Boot and default shall be disabled.
AMT structures are cleared before copying the values and extending to TPM PCR.
Change-Id: I1e4743fd8e0f3c12cb3ea4c45cdd51735fcfe207


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf
TigerLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: f2159753c4781535707796eb8c58adc9b3c032a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:08 2020 -0700 
-------------------------------------------------------------------------------- 
TGL-H P0 Stepping Encoding is incorrect
updated tgl p0 stepping from 0
Change-Id: I397fc137b24240e3abb96f9fa1f952a13655e045


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 18db3080b5186f3cba6e8820ce1f1580b38f90a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:05 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake A0 Microcode Update
Change-Id: Ib2ab38e8c710ae3c4f9dfd7b6523b3a2029c3051


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 402f8bd41beed09d9368df6488a999d6bcf9c3cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jan 30 03:17:25 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9eba65a410a347ac772c45513ac15fec64321c0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:50 2020 -0700 
-------------------------------------------------------------------------------- 
Enabling PCIe Root port PTM for B0 Readiness
Change-Id: Ie9ba7842b5d4e2c56439b62947898cc6a55309c1


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 2cbd054fe0c5fa6cef7f13326baeae1d72038330 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: New RCRs
1. BIOS needs to program FMHC-Astro memory read credits to value 16.
2. Initialize Astro_powerup_actions register in Astro IP.
3. Align BZM definition to server behavior.
Change-Id: I6ce233ad3c802cb2faec043691f1d5f662431a6f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/Fru/TglCpu/TwoLm/LibraryPrivate/PeiTwoLmInitFruLib/PeiTwoLmInitFruLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: a050df8abd9d530f8814013d9c684fb02ea61de7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:41 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-U][vp_platform_nvme]:Cons&Corp Debug bios1052_00_116 is not booting to BIOS and OS
Assert seen because TCSS config block is not installed for RKL
Change-Id: Ic98500b04f8612cde560a8a1c14be69e019f392d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 01f0b57aae5f16bf64fa0f7615338064e4edd2fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Id6870ae1f7e7b1c7ba104aa2a4bc429277248ddb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6e222f0bd059c247e5a1db47e65ade259dc49d56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3053_00
Change-Id: Id2f93706e6314c4bc4b720bcd31f58de477d51f3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a5f85eab6488e1d38364fc03745bf6e97ab25c1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:19 2020 -0700 
-------------------------------------------------------------------------------- 
Unhide P2SB config space for the time of verifying registers
For HSTI driver to be able to properly read EPMASK related registers, P2SB needs to be unhidden
Change-Id: I9497b45a55b8506631146c378bbe09b7bcc9bbac


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c

================================================================================ 
Commit: d88bfc421b8215990ea5dc8191bd816efe32e77e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:17 2020 -0700 
-------------------------------------------------------------------------------- 
Adding setup option CpuPcieRtd3 to Enable/Disable CPU PCIE RTD3 support
UNIT test:
Booted to OS successfully on TGL-U.
Verified that Enabling/Disabling setup option "CpuPcieRtd3" is working using ASL debug logs.
Change-Id: I85bf900d12254564092607e60ad42f56398aa68d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ce50dc98e5de38062242fe818097f321b2b9f23c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:15 2020 -0700 
-------------------------------------------------------------------------------- 
Removing CPU_CFL Flag from C1S Branch
-Clean Up CPU CFL flags from CPU domain
Change-Id: I920c2275e41e3b30ef4b587c1be435b8495a5be9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.S
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.asm
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 55e00a00f2f934d800e287cd03dab1102cdbe285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:13 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG A0 PO]  SATA COMINIT/COMWAKE gap detection should use SOSC_CLK=100MHz for EBG (currently using for 120MHz)
Change-Id: I2616eb64a1a698cbf41380532a89d5e97d6571ef


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: b0e153dd22253fc0b049c8490cb811ff69d29542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:12 2020 -0700 
-------------------------------------------------------------------------------- 
1809772031: [ME][EGS]MEFS1 equals 0
Problem is only in printed data, not affected tested values.
Changes:
Add check for disabled HECI in MeUtils library
Add local variable to print correct data
Change-Id: I4b70360f1b668b3e067359b7e9b1765a598d33a5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: 0c17955574cebe7ef2bba5433ba8f240c1b13807 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove WA in CPU FIA programming after Simics model is fixed
A Simics workaround is required to boot TGL on simics after adding programming CPU FIA registers
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
Change-Id: Ic79715afe455b7163af90b28dcc655416318225f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: ecc9c0a41ea85a97e2fb064b72ad4788066b41e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:04 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] ADL PMC FW not supporting IPC Command "V_PMC_PWRM_IPC_SRC_CLK_PORT_MAPPING_CMD"
Fix for AlderLake Platform not booting with IPC Command "V_PMC_PWRM_IPC_SRC_CLK_PORT_MAPPING_CMD"
because of ADL PMC FW not supporting Same.
Change-Id: Ib380d71889ba499fa952ca5f53c7301c5f446f12


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: ed3391bf5a223f44be59868cdc110f55887b4435 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:54 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: THC UEFI driver not properly setting up DMA
Fixed memory mapping for THC Write DMA. Changed from MasterREad to CommonBuffer.
Change-Id: I13ac7dc535051ac40d142263f90583cddc6b9997


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c

================================================================================ 
Commit: 1058efd6c778e2352b7780ad7ed6cce2e6c7402d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TigerLakeBoardPkg]: Add interrupt support for discrete TPMs (Addendum for TGL-H)
Adding configuration for TGL-H board TPM interrupt. Cleaned up unused board
detection code given we have board specific implementations of
PeiInitPostMemLib.
Due to interrupt conflict now being reported in TGL-H board, reassigning the
SerialIo I2C Controller #1 interrupt defined in the PeiItssPolicyLibVer2 to next
available interrupt (40) in available TGL boards U, Y & H.
Change-Id: I7bddb0e22724391ec7d9f925010324b264f5a2c3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: b645490fb7ae70cd0e46b25624661868b472214f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:49 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x58
-- Reverted the dependancy on capsule for microcode update
Change-Id: Ic1ff0ee7524ef0ef86e6e5df2dcbfaa065d48194


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: fd7087d29d75dd27b2ab3fe901d7af5dd1917a48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:43 2020 -0700 
-------------------------------------------------------------------------------- 
Configure PCH SBU pins for PCH Type-C ports.
Description: PCH SBU pin programming. Integrated TCSS/CPU USBC is
not supported on RKL, so invoking it from Pch RC.
Change-Id: Ia84064449af130bb390e6def91813c018b5a0757


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 9b4d6ac8b73d385413ccda180c3066fe695fd3c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I47a5bc8af6d44717f4b270242ce4e94659336f07


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7a5ed8bfb0b2a00e97f773fb9dbec87fecffd8ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AcpiTables/Gpio: ADL PCH - GPIO Development - Device ID update
Updates for ADL GPIO Controller ACPI IDs:
"INTC1055" - ADL-P
"INTC1056" - ADL-S
"INTC1057" - ADL-M
Change-Id: Ief842debc873f571a81952ba3e487fa58f810cf2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer4.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl

================================================================================ 
Commit: 39e77e9d97be1c6aa6a66dfebcc924ed42d5205b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:26 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add RxPolarity configuration for SATA port
Change Description: This policy is added in order to support SATA on
RKL-U ERB boards due to unusual board design.
Change-Id: If854d5c0812fdfb35e1ce12cec61513ebefbef79


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 6598bc1d35310de9a0250534f34fa7014b345dbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3052_00
Change-Id: Iba9a2fe1fa366f4e936d275c87f82ec53ed8ae98


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d8ec4b18131a8b78d7dfac1730dbe879db3319be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:17 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] - S3 resume Boot Response Time reduction.
Restricting the fucntion execution for Debug only as it reports gpio
conflicts through debug messages and there by improving Boot Resonse time.
Change-Id: I61583245ea5441f4ef727df06886ae6848954421


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: ba9148e3f0ce3b8c4a0d8c9da0a55cea22eb6351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: If9c01a7407c5717de478d7e3f6a6470d484e83fa


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 5886a2dc3ddc85b2018e6ce28c0b1439b7cd776c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:04 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file
Add ImguClkOut Upd to partial header.
Change-Id: Ied383d2fa77cd1d19fbdb2a45ffc99bf6824f726


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: c45d3d6c9f46a34c78c92a8aaf0b89118f7c8c92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:03 2020 -0700 
-------------------------------------------------------------------------------- 
JSLP[Rev02][PO] : MSR 770 [0] Bit is always showing 0 value even when  "Intel Speed shift Technology " is Enabled in Bios.
Updated HWPE in cpunvs and initialized
Change-Id: Ib6584364d13d3de23fd2acd18a7784e300fff15c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 717c2a8100f9e790b9534f5c9884017e875baba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Deprecating STM feature as it is no longer required.
Change-Id: I10e4bad137475a5c0646ed86253b2110d38685bd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakePlatSamplePkg/Include/Library/SmmStmConfTableLib.h
TigerLakePlatSamplePkg/Include/Protocol/SmmTxtStmService.h
TigerLakePlatSamplePkg/Include/SmmStmConfTable.h
TigerLakePlatSamplePkg/Include/StmDefinition.h
TigerLakePlatSamplePkg/PlatformDxeLib.dsc
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/PlatformPkg.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: a2ad6bdc3bf770102465e3cbb10f31ab0412a607 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:35 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/GbeMdiLib: LAN PHY Revision showing up as N/A in BIOS after reboot from OS by reset - part 3
- Fixed bug where pointer was checked for 0 instead of value
Change-Id: Ie78f3909536f6eb4c08feb674642ac488a895cb5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 612e43c82ef7983315726b9263d1bc765bae64fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:34 2020 -0700 
-------------------------------------------------------------------------------- 
Bypass Memory Type Reset Fix
Add check for DisableResets in order to bypass Memory Type Reset
when DisableReset(skip system resets) is enabled.
Change-Id: I45c056b48ff62f4be0a7265a2ea026b54c44efdb


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c

================================================================================ 
Commit: 6474e7c94dde623bd635edab56ac045e0dbe48f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:32 2020 -0700 
-------------------------------------------------------------------------------- 
[Xcomp] Add back ReloadMicrocodePatch and ApSafePostMicrocodePatchInit
Since we skip CpuInitAtEndOfPei for CML CPU, we need to add ReloadMicrocodePatch and ApSafePostMicrocodePatchInit back into function CpuInit
Change-Id: Ia20aecb234cbadb7d424b05009bf1fb6349d382a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 1eb31d77ef394d01c96e072eeddc470f1581824c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3051_00
Change-Id: I7615735cc26a935c04be311c63886f228a08c545


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba5d7310dc4b67ffbaf4b9ab7e91bce66cbecc0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:25 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg MsrFruLib: Update MsrGetBusRatio to use correct filed for MinBusRatio
But field MaxEfficiencyRatio should be used instead of MinOperatingRatio for
Platform Info MSR Bits[47:40].
Change-Id: I37e77397555e9bf63aa47c16814518c28c8d7dbc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 37d9e8ffcd61a0b544a45b24a7cf6ac3d241409c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:19 2020 -0700 
-------------------------------------------------------------------------------- 
RC6 Setup setting should depend on GT PM
UNIT test:
Verified the changes on BIOS setup page.
Booted to EFI shell and OS on TGL-U board.
Change-Id: Ied3814a46188c1e2ae60d3ed8173537707d678da


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7370cf7e47b7068435722f0d35975784149b9945 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: I320df26e9d2cb1a3b930d157bcd94404e4dafbcc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e16f492a80cc59e663c2551018a64c63e3bd825e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3047_00
Change-Id: I8ce5ba2815e26afe86073c2d884f4580955262b6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cf91e8ec46a60f1f54424344b8fb6092572550cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I8ac85367993a1c74366294948de2e428dc0450ac


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bab33da3fca8a517eeb7637f86e70134a16d6085 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3046_00
Change-Id: I2cf611dc84a36c850363b278b26bd61dc17899bb


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: abba84c3d5d8764f97d1f3c6d75957c0f6f56f9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:47 2020 -0700 
-------------------------------------------------------------------------------- 
Hardware P-state (HWP) Lock bit
- Kept default to enable in Alderlake.
Change-Id: Iae04d20157baa6af1726c4fed4be693c05a7c21c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c

================================================================================ 
Commit: 0c27fde5afde8fd9d4adafc8beba03e9921514e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Disable unused clocks connected to CPU PCIe using new IPC command
IPC implementation to Enable/Disable Clock for CPU PCIe has been made official.
This change will make use of the IPC command to disbale the unused clocks connected to CPU PCIe
Impacted Platforms:TGL, ADL, RKL, SWSBX
Change-Id: I90dc6ab39b2ffa0c90457bccfe620fe0bcf58f8c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: ced44bca2411e4f1ec10809803a4143c89c2c305 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:38 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO:  BIOS is not programming correct values in PM_CFG4 for PS_ON
PsOnEnable policy is not updated with the setup option value
Change-Id: I977199e41a0ac245d4910a6cb3da1b15744d82f1


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: a9a980838ff0290581321881cd8ef66fc7d3dbcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Create TME & MK-TME Ip Blocks
Created separate IP libraries for TME (Gen1) & MKTME (Gen2).
Notes:
This is generic IP Block check-in.
Product specific changes have been tested and will be submitted separately.
The PcdTmeLibSupported is temporarily added in order to allow sparse checkin.
The Pcd will be removed once all project specific files move to these IP libraries
and the TmeInit() in the CpuPeim file is deprecated.
Change-Id: I24890c93f431e99ecfdee6e471f0f34c3715b53b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Tme/Include/Library/TmeInfoLib.h
ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.c
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f72dd3062c4e6d85c291e4d8fb61f20e054a67fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:29 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiDxeSmmPsfLib: Fix pass by reference bug causing Relaxed Ordering Configuration Tables to be NULL when referenced in another function.
- Changed single pointer to a double pointer in parameters of the function that gets the tables
Change-Id: I11ed359da5dff72c0a83274b32759d2bdc666e79


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibInternal.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c

================================================================================ 
Commit: ff94d9e698073fd954c462921a253d70694ba572 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:24 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/SerialIo/I2c: Both I2C4 and I2C5 are enabled in BIOS, but function disable status is 1
Aligned I2C support with the latest PCHH configuration
Removed Policy override.
Change-Id: Iecf1a49f3afa4a96039d9f2d8218ab3702f5cfea


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 905818a4d873961fea1f6b57aa62cc303268a738 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I301dbf05868030d46d0c4753300f76bd98363715


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4727b5469e3f30028042fd96cf07dcabafac4d2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3045_00
Change-Id: Idfca8b1e566cc7785d41984a817a90b5c345e8ef


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 25083a0cfd5488005d37a598a7db97faab07efff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:09 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Incorrect display audio Node ID for CML-S CPU
Node ID for TGL/RKL is 2 but needs to be 0x8 for CML-S CPU.
Change-Id: I1e92985adae362dfbbceb50799ff721c8d024c16


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf

================================================================================ 
Commit: 65e98e7dfd6a50c03da41ed230d3eab253b28601 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature - Limiting access for hardware resources.
Changing Bit map policy settings from White list to Black list
(Allowing access to limited IO and MSRs).
Change-Id: I4d156ec0528b319da1b7fea0a1404e3c1b90e7e1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: ea26da98a8b011c583785fa45351acc13d946d26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:59 2020 -0700 
-------------------------------------------------------------------------------- 
ConvertBmpToGopBlt() to TranslateBmpToGopBlt()
Impacted platform : TGL, ADL, RKL, JSL
Change-Id: Iad348afe8bbe68b2a737fcbd089853f8ee45fee4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen9/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 1db2a68e96a6dcb5a9d2ae65bb2559b1833c8eac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 24 04:23:13 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 20c989a95e97b3d8bd5254bceb0f4372c5b1bfcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:48 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: [TG][MRC] Vsshi Bug
DDRVsxHiReg_CR_DDRCRVssHiControl Target TargetIOG = MaxMin( Rnd( (128*(VccDD2-VccIO))/VccIO), 0, 127)
DDRVsxHiReg_CR_DDRCRVssHiSampler Target MaxMin( Rnd( (382*(VccDD2-VccIO)/VccDD2) - 32, 0, 127)
Commented out VssHi FeedBack flow
Adjusted current code of VssHi to sweep FeedForward CCC partitions as one and FeedForward Data partitions as one
Adjusted VssHi FeedForward flow to use VsxHiFF register field instead of VssHiFFOffset register field for sweeping
Updated define MAX_CCC_PER_CHANNEL to MAX_CCC_PER_CONTROLLER as the info is applicable to each Controller and not each Channel
Change-Id: I0b5c7ae014045e864bffee07e84c161bb9e88743


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 41c59461101fc4163d67d5d40150dde1d3202ba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 24 04:03:20 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66398915b81402f0b6b8d8c9dfbd9b777e061f97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:44 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: Workaround for [TGL-U][LP4] System hangs booting WOS with SAGV enabled at 4267
This is MRC W/A for this issue.
Issue - SAGV w/ 4267 is failing
W/A - Clearing NUI Offsets when NUI Target is > 1
Change-Id: I7f389c2424eb65de9fbf19638b29c96131ff56ce


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f15b84a5dbe10d81bc49e37e4e15ee35b53b26df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:43 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 24 03:47:28 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae815c097de8d41b0f8236f7e38bc92f2c29c85e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:41 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: MRC to change SAGV points to POR Values
Issue:
Requesting to change SAGV points from its current setting to the POR values
Root Cause:
Current SAGV Points in MRC do not match POR values
Change:
- Updating SAGV POR frequencies and gear:
DDR4 [set0-3] 2133g2, 2133g2, 3200g2, 2667g1
LP4x [set0-3] 2133g2, 3200g2, 4267g2, 2667g1
Change-Id: I6e5a7754da42a675f888fbc8a10ed378654ba8f3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 804f4e25033e5d3dc6439a6b00b5de6689dc2c30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:40 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.4.0
Updating MrcVersion.h and ReleaseNotes
Change-Id: I75ef85f13b171275c105ccae6e74efc075fc366d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab468e52452866a3be43366b26a32b9e59f0458c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:38 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 17 00:59:47 2020 +0000
Change-Id: I67c3748d23424d7fdf0bcbdfb091e3562f938cff


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f87d1595b601c1c725680f70d0cb0defca36209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: DDR5 Read MPR
Implemented ReadMPR to support DDR5. Update CPGC to support DDR5
Fix Roundtrip delay in Receive Enable training for DDR4 and DDR5
Fix CPGC Bank mapping for TGL-H DDR4 and DDR5
Change-Id: I7efa46ebfa196c8e0cb1ef3554591a0557aa5843


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 07b9c85d60a5407e9813314931acc7ca12aaec42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:35 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: Update MRC Release Notes and increment MRC build revision
Update MRC Release Notes and increment MRC build revision
Change-Id: I182e5848c95d0e44061a281589296e42a7081f85


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbb106d56ed93c8a65b297a9214624c1aada604f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:33 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Training time improvements and power training bug fixes
1. Changed power training pattern lengths
2. CTLE/DFE training now run per channel
3. Removed Rd-Rd turnaround patterns from RMT RdT margining.
4. SOC ODT now set during LPDDR Ron training.
Change:  Training time improvements and power training bug fixes
Change-Id: I641cda0fbccf024eab3f04078a48246387ed14d6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: add23af65d42e0967930fc2fc5cf98eeb9099d4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jan 16 19:16:57 2020 +0000
Change-Id: If4c0cc84a0bd369dbdf73a8f6fd2e127f679795c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b2a4b88f8a5e19f192f18d69a30eac68ab24287 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:30 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-A0][MEM] MC Register LP4 DQS OSC parameter needs to be updated to POR values
Issue:
TGL-U LP4 DQS OSC parameter Register needs to be updated to POR values.
Root Cause:
socket0.mem.mc0.maintenance_ch_0.LP4_DQS_OSCILLATOR_PARAMS_0_0_0_MCHBAR.disable_PMreqWaitForMR19 is currently set to 0 and expected to be set to 1.
Change:
Adding code for register lp4_dqs_oscillator_params_0_0_0_mchbar.disable_pmreqwaitformr19 set to 1 in MrcSchedulerParametersConfig() function.
Change-Id: I92086c31e8b6644241a9de2b629a110fc7612fb0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 43158bd3a34845e05f1a920f965bc6f2aca1a78c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:29 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jan 16 18:55:40 2020 +0000
Change-Id: If5b44ad6005be2e89753debf15a90c75a1858433


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17e4d9b32d1ec22eaecddad12c742cb504dae39e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:27 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] LocalVsxHiBypass incorrect programming
LocalVsxHiBypass fields (VccDllFFControl and VccDllReplicaCtrl1) uses the Vdd2 formula but code was incorrectly using Vddq.
Change-Id: I2e8fb452c60665d55971a2ba3990f28d6d703f6e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1f2ea639d064a246fb2d5bb0a585b1a185612c6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jan 15 17:37:34 2020 +0000
Change-Id: I41d09fe75b41b495ee1e1200bc6adb3f1b2d24be


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1231057f218236c4448ab15a986ee42565d65f10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:24 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: TGL UP4 2 core LP4x 3200 fused line items high EFI boot in PPV
Change wait time to 40K Qclks for Steps 1 and 2 of VccDLL training
Change-Id: I8ad3155186466a5af69ceafb421b06eebd46fa9c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7510ccf7e75b55a814f8f34f0e37657d30d19b33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jan 14 23:20:30 2020 +0000
Change-Id: I42c164e862f9fb56e4cc275af8a0ecf0e311484b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17e0b5a38a294180c319d8e293860e2830aff8be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:21 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: DDR4 enabled on TGL-H with HAL Update for CCC Layout and CCC TxEn
MC Updates:
Fixed the POR configuration for MCMNTS_RDDATA as rdbuf_total_credits should be configured to 0x10 for all technologies and current code was only doing it for !LPDDR.
Skipped programming of MR2 Shadow as it is removed in DT.
Phy Updates:
Move DataControl2 from the MulticastWrite Group to Read/MulticastWrite in MrcDdrioCrRestore().
Fixed bugs with CCC Mapping for TxEn.
Fixed bug with the ChNopPop mapping not following the same order as the CCC instance.
ECC is on by default.  Need to write ECC to the correct setting and not rely on default being correct.
Updated DDR4 RxFifo Path delays for G1.
Updated TxFifo delays for default config.
Implemented Pin Mapping in CCC TxEn for DT/Halo.
Added DATA0CH0_CR_DCCFSMCONTROL_STRUCT.Restore4Ranks to MrcDccSetup().
Added the logical to physical of DDR5 CTL/CMD/CLK.
Updated the logical to physical for DDR4/LP4/LP5.
Completed the HAL for DDR5 CTL/CMD/CLK.
Updated CccMux configuration for TGL-H which uses 2 for LPDDR5 and 3 for DDR5.
Fixed bug with SampleDivider calculation for DdrCrVrefControl.
Fixed bug where the source for the bit shift was incorrect for LPDDR technologies.
Revert back to ForceRcomp() for Comp Target updates through UpdateCompGlobalOffset().
General Updates:
Skip OffsetCorrectionPre on CTE.
Fixed spacing in the CCC TxEn switch.
Fixed set-but-unused warning in GCC in MrcSetup.c
Fixed GCC compile failure with comp code typecast.
Commented out McInitStateG CR Rd/Wr in CteDramReset as it is not used in CTE environment.
Resolved compile failures in MrcSetup.c for BDAT_SUPPORT.
Fixed Base address access for MrcHostBridgeMemoryMapInit().
Marked full BIOS files as excluded from the project.
Change-Id: I16fbbc3e15ad776397fa717365330d61ece97651


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: cfe4ae8fa2365af8d2353aacb6d26ea209c75bc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jan 14 03:03:16 2020 +0000
Change-Id: I0ed0e349c722024ee34a6d6ed1fe6ee0b605acf9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6785ed171ca621ba33162394856f25cbaac858c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] SPD read from platform on full bios is broken
Issue
When running Lp5 the full BIOS is not reading the whole SPD file off the system when SPD_PRSNT is set.  The SPD can be read out in it's entirety using ITP at the same point so the programming of the chip appears to be correct.
Reason
Missing LP5 case in verifyXmp function in BIOS version of MrcOemPlatform.c file
Change-Id: I285baba02a783c3abd6e7957c2848f3a9f912521


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c

================================================================================ 
Commit: 381655f3272a6cd7d51446f1b2c88efbc0d6c6de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:16 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jan 2 19:47:42 2020 +0000
Change-Id: I2106a44a902ff35342763e13843207ce7cb48a8c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93d4e579fe350223f7a33b3282154454849c2b2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:14 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Training Time improvements
1. CCC timing margining in power training now uses CMD/CTL instead of CLK to minimize JEDEC inits.
2. Early 2D trainings have had step sizes and sweep ranges optimized.
3. Re-centerings in power training now use shorter CPGC pattern lengths.
4. Rd-Rd turnarounds patterns are now only used when margining RcvEnable.
5. Cleaned up a few spots in the power training code.
Change: Training Time improvements
Change-Id: I175645b65fd6838c49924832be511380a115a506


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: e6c561267edc99577d6d5891ee3f1c3b9a545bb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:12 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jan 2 18:11:23 2020 +0000
Change-Id: I114796eeec927e41ff261c12115f01fd0c6ac9f7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 914d6ffd9e215c49234a67671c288518d760b5ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:10 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] Issuing DqVref to incorrect MR.
Post Si finding
There is a bug in the function MrcSetVrefLpddr5() that is causing the function to set the VDLC bit to 1 when LpByteMode = 0, and VDLC to 0 when  LpByteMode = 1. This is causing MRC failures when we run LP5. The loop below starts with ByteSel = 0, so sets Lpddr5Mr14.Bits.Vdlc = 0, and then sets TxVref to MR14. So far, so good. But then, assuming LpByteMode = 0, it runs a second loop and again sets MR14, but this time with Lpddr5Mr14.Bits.Vdlc = 1. If LpByteMode = 1, the second loop will now set TxVref to MR15 instead, leaving MR14's VDLC = 0. This results in the VDLC bit being inverted from what it should be in all situations.
Changes
According to the spec
for x16 devices
if byte0
vdlc = 1
Write MR14[6:0] for Dq[7:0] Vref,
else if byte 1
vdlc = 0
Write MR15[6:0] for Dqp15:8] Vref,
for x8 devices
if byte0
Write MR14[6:0] for Dq[7:0] Vref,
Change-Id: Ic7f1fa3f850fdb08caead970596e61b496c92b6b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 02b5795773a7bfa95ca774278ef9e5b8f2c8c03b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:09 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Dec 31 20:12:36 2019 +0000
Change-Id: I6a3369d541a230800d1d5b5f00b8231aeff00b8f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f78c250ffc2305baf637d52fa2282243db0f1417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:08 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-U][LP4] System fails normal memory test with SAGV and Fast Boot Enabled
Issue:
S/W memory test failing when running w/ SAGV and Fast Boot enabled.
Root Causes:
Fast Boot Permitted function is only called on first SAGV point and allows restore of MR info instead of
fresh initialization of MRs
MRs are not being saved/restored for each SAGV point thus JEDEC Reset on Fast Boot works on first SAGV point
and subsequent SAGV point would attempt to use fresh initialized MR values
Solution:
Add save/restore of MRs for each SAGV point.
Add Fast Boot Permitted function to be called per SAGV point to force JEDEC Reset to run with saved MR values.
Change-Id: I7660fb64c5ac2c5d11f0a022455d94691f86779d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: be6de0d41cfb53a2c19ae1b50ddeb3c312e505cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:06 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.3.0
Updating MrcVersion.h and ReleaseNotes
Change-Id: I1d72b860ba78d6de6c2cdb4aec76351bb52866dd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c8b8325031c94a21242fcc0c094b3d7d8351854 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Confirm USB2 PHY availability before configuring it
USB2 PHY must ungate before BIOS can send configuration transactions to the PHY via SB
Change-Id: Ic494d1feefd829d032a4b98b0168e478b03277f3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: 4a75ec1c7a2fabe999d34aa46bdabc21edff53d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:02 2020 -0700 
-------------------------------------------------------------------------------- 
TigerlakeFsp/TigerlakeFspPkg: Adjusting GCC Flash sizes
Increased FLASH_SIZE and BLOCKS to 0x00184000 (from 0x00180000) and 0x184 (from 0x180)
Increased FspmSize to 0x00100000 (from 0x000FC000)
Change-Id: I6b2d400f558000fab337aeadab2d8159d04c9c0d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 95c19cf6fd56e1a124cce9182de6bc1781dfdb6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:59 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib: S0ix requires otpimzed EXT FET RAMP times in PMC
Part 2
Moved programming before the lock of FET/ISFET
Change-Id: I6659364c16d7da25b15790e34e62f9c019524b44


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: a484442f92d09a9a0652a6313ddff29656ab56fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 24 00:17:50 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b8c183e802f99f402ab3e6149f5c27a747593e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:55 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: THC Driver needs to make sure that any DMA transaction are DWord aligned.
Current POR: DW alignment forced on the protocol side (force to meet this req by the caller).
Change: Additional data to ensure DW req. will be appended at the end of the buffer by the THC BIOS driver. Caller will ignore this req. it will be handled by BIOS THC driver.
Change-Id: I09293fbb12af0fee121f4caec6103459f6b99aad


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h

================================================================================ 
Commit: b3d5a984cac93cdcfe255ada4bb2a9b8ccaaad2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:52 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U][DDR4][MEM] Normal Mode Memory Test Fails on WR w/ SAGV Enabled
Issue:
Normal memory test fail on warm resets with DDR4 SAGV enabled
Root Cause:
CKE registers set to high after Warm Reset flow completes
Tigerlake MrcNormalMode function missing code to disable MR4 reads before going to Normal Mode, issue ZQ calibration and Reset Sequence in warm reset flow
Change:
- Disabling MR4 reads before going to Normal Mode
- Issue ZQ calibration once DRAM is out of Self Refresh
- Adding condition to skip CKE Programming in Pre-Training when running Warm Reset flow
- Removing duplicated CKE Programming from EccClean function
Change-Id: Ifcd07929a15f96febaa294d3b6296fd6fa44d668


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8f1a2f32934b55ad1fcf33e3f4abd5517c7c4fe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:50 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][VP_base_nvme]: PCH Information displayed in BIOS page need to be updated according to ADL-S
Change-Id: I556c3b7725a21e66363ada9ae1b64b9087d06428


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: fb8c9ea576681d6f6f5e6bc6d19502fea07969c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:41 2020 -0700 
-------------------------------------------------------------------------------- 
TigerlakeFsp/TigerlakeFspPkg: Adjusting GCC Flash sizes
Increased FLASH_SIZE and BLOCKS to 0xCF000 (from 0xCD000) and 0xCF (from 0xCD)
Increased FspmSize to 0x89000 (from 0x87000)
Change-Id: Ib3a43d65995de450058c9eaaf6b38392b4b1e815


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 54ceccca58ad899a950aa979ec1ad23b3fc15a66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:39 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Willard device PostMem initialization
and preMem initialization as per new version of BWG.
Change-Id: Iabb5349cc3cbe42adbbd6c7f1ae39e9851f1b161


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/Fru/TglCpu/TwoLm/LibraryPrivate/PeiTwoLmInitFruLib/PeiTwoLmInitFruLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/MbCmdParser.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: 9bcb14a8992afc5d5ba310943ff3c823224529f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:35 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO:  Observing wrong PCH SKU version in Platform Information Menu for SSKU QDF
Change-Id: If502c5f4899aac4fc8a7e714253d961ccd6d5cf8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 347ca7a4d1e95a749bf40e8507f303ca105f938c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I0618d8bdf535aa1d28b9e37e2000db07fa38260c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f50f3802b074427ddcf961c8617355469a7e3960 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:22 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Refactor Enterprise Root Port disabling
Remove DETRDY polling due to long delays on enterprise platforms.
Hiding port and disabling Root Port in PSF now perform unconditionally (Before: only when Device is present).
Extract static function IsRpLinkActive
Change-Id: Ifd50500c996456e46726ff86edfb7eda47deca09


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 1ab04d6f3667f30bd8e990cf081c724bef858916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:19 2020 -0700 
-------------------------------------------------------------------------------- 
Program certain Cpu Pcie registers which are different between SIP16 and SIP17.
1. Configure EL0, EL1 and ASPM.
2. Create new API to centralized all NFTS programming.
Impact Platforms: ADL
Change-Id: I74685b3ebb0319580e463fb198b8198bd4de79e2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: c377f137ba935a38c1fd21bd946477b32ee1dc0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:06 2020 -0700 
-------------------------------------------------------------------------------- 
Fix hang with HWP enabled
Change-Id: I58b5b7a0809453901f67a4bb3805ffd32535b817


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: c29ada2e924a46299c3e9bc138ce2dbdfb228dff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP4][A6] NVMe drives in M.2 CPU slot are not enumerating
Impacted Platforms:TGL, ADL, RKL, SWSBX
Change-Id: Ic39ac8182aeb73f25d9c006be1e529feb073b4e7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 3069f16bd55e5cc5422551281e1bf03d84a08114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:50 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x58
Change-Id: Id6d748111dc16fb55d77724604453482f17bca50


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/postbuild.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000056.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000058.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_c2_806d0_80000008.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt

================================================================================ 
Commit: da19d38f1c2e1c0a1dec4ad5af4a9d46ef8266ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:47 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: Touch Host Controller UEFI driver needs to support Enable after Reset functionality in THC Protocol.
Added Enable After Reset functionality that could be called once the Reset is completed.
It will read Touch Device registers and make sure Touch Enable is set.
Change-Id: I65bf8093c08f54c6aec861826a82f40dd74c7f21


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 65f97dc5580114cf91d67d090aad37a96de00e84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:46 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate:[Write DMA]Wrong BIT for Poll on Write DMA complete.
ThcWrDmaIeDmaCpl replaced with ThcWrDmaStart equal 0 to determine if Write DMA has completed.
Change-Id: I6b5e8c4d16d23ea91efe6c3d525286832d22d22b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: 5a3aa8587d30db1a6a85bbd19bc8082d6cd1f190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:39 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO: Incorrect GOP Version displayed for CML-S+TGP-H PCH configuration
Change-Id: Ib20fd5cd70ab59cb3d8e8963dbca59754f0aa82c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/GopPolicy.h
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a83fc4df219f760b499abe1d2103fad3a9505dd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I7bc52dfd799d1bc56ad36d5acf62b10ef9941533


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 446e9cbe054fe4dfd33c8ca81a0d1f60f103474a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3043_00
Change-Id: I2bae1da07b81642da67adce4e478e4f62410a0e2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b093c778bc93bb9cc91c44950c855fc81bde5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:12 2020 -0700 
-------------------------------------------------------------------------------- 
ADL PCH CNVi Development
Resolution: Correct the GPIO library version to V4.
Impacted: All ADL projects.
Change-Id: I7dd5f785e4a9e6c95a6de326de7ef9d5d8fb7fbc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c

================================================================================ 
Commit: 75a96f4655feda62825085941c871968e7889343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:08 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL]: Correcting DMIC CLKA GPIO pin programming
The DMIC0 and DMIC1 CLKA GPIO pins were not getting programmed correctly, since the
GPIO_FUNCTION_DMIC_CLKA macro entry was not available in the GpioGetNativePadByFunction()
function in GpioNativePrivatelibVer1.c file, hecne it would have returned GPIO_PAD_NONE.
GpioSetNativePadByFunction (GPIO_FUNCTION_DMIC_CLKA (Index), HdaPreMemConfig->AudioLinkDmic[Index].PinMux.ClkA);
Change-Id: I96fe210e60a83668883e569775a9b3aa68b92099


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: 534df33bb7007fc0346831d14c04ec24790e4ef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:59 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Reduce the complexity of adding RTD3 SSDT
This patch defines new Pcd variable "PcdBoardRtd3TableSignature".
AdvancedACPIDxe select rtd3 table by matching OEMtableID field
and this PCD variable value. Accordingly, legacy boolean variables
(e.g PcdTglURvpRtd3TableEnable) are abandoned.
Change-Id: I2f4cb856b22f6a1b3f6042755393152ff3b47c10


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: cb9bb9ff3e2dcc8e61854663ef85711cccfeea32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TigerLakeBoardPkg]: Add interrupt support for discrete TPMs
Port of ICL TPM interrupt implementation:
Required adding per board implementation based on TGL BoardInitLib, to set
corresponding PCH GPIO to APIC interrupt input.
Also, had to modify the SerialIo I2C Controller #1 defined interrupt in the
PeiItssPolicyLibVer2, as this was conflicting with the TPM's reserved interrupt.
Change-Id: I779f7772fd00a2c032d6579af371a1dd745b929f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 87c603b96a2f0db00292394b4750333ca7aaecfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:39 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)"
Change-Id: I69aed5b3f78512d0b6545f366dd25c85df77982d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c8f1621166c416c030647d65c7cc23338c4e6788 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:31 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL]Gfx security lock bit incorrectly set for Gen9
Change-Id: I10ccbd65c6cdf605bcc4901acc15f2b6b2b530a6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: cbb856240d8d57663297fea152b33c7b47bbbafd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I0ce06029bffb1789c154ffb90efab807fca8e702


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 12f9407a054e25aa6d43cfa8bc8b761ae363a69e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3042_00
Change-Id: Iaf85206080027f98951a86ce9c78f18cb53ebdda


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3eb7d270995853f8342850027c8a4b21a48ab0a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:17 2020 -0700 
-------------------------------------------------------------------------------- 
1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)
Change-Id: Ie68d912dcadf456b4cd19adb4a4bb0d8b66c400d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7c1ffb60b8ff911a4bb4aa333f8d69fa19beb1ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Part 4 to remove last 500 lines of macro definition
Convert BIOS MSR definitions from macros to structure format and remove the macro definition
This patch is the Part 4 to remove 500 lines in CoreMsrcommon.h
Change-Id: I5d4200c55185f8b5abb024d631ddf94c976b5449


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/SmmPchPrivateLib/SmmPchPrivateLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 398befbd99fe2ed937300931e503b910f06b09bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:04 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] RC build for batch have been obsolete.
1. Please use ClientOneSiliconBuild.py instead of <Product>SiliconBuild.bat
Usage:
python Intel/ClientOneSiliconPkg/ClientOneSiliconBuild.py -T <ProductName>
2. Add MSVC 2017/2019/CLANGPDB support
3. Fix BIN path to prevent random build failure with exist VS2017 and VS2015
Change-Id: Ia3477738e5082556a5e682982338a9bec9476207


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconBuild.bat

================================================================================ 
Commit: 5a51f3b0d356ac5cc3e3c656e3fa66ce7138e204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:58 2020 -0700 
-------------------------------------------------------------------------------- 
Implement Capability linked list as per SIP17 BWG
1. Created CpuPcieSip16InitCapabilityList and CpuPcieSip17InitCapabilityList APIs
2. Check PCIe SIP version then perform related InitCapabilityList function call.
Change-Id: I16c3c9069784a45bd86b180a12ee4ff38379cf92


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf

================================================================================ 
Commit: 9f902560534812772ca561a439249d329d8f8783 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:56 2020 -0700 
-------------------------------------------------------------------------------- 
Critical trip point is not working  in OS level.
When CPU hit the out of spec temperature, the out of spec log bit causes the infinite loop.
BIOS should clear the out of spec log bit accordingly and end the SMM handler so OS can take
the action for critical shutdown.
Change-Id: If565ee0de3b52b73f1c390549d435b9760a4f0de


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h

================================================================================ 
Commit: ef5fc4aa8ff768833ce2540686bc29c551c505a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:54 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Hang at PC 0C15 with 4 NVMe devices connected
Hang occurs during VMD Initialization.
Updating valid condition for VMD execution
Change-Id: I67c0eea679424cfedbabfb7fec1cd11cba999817


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c

================================================================================ 
Commit: b3fa16fd241f984684b933ad570c3c0aacd8aa0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI BIOS Guide updates
Update of xHCI programming to align with BIOS Guide v18 (rev22)
and v19 (rev5).
Disabling Short Pkt related to XHCI 1.0 Errata-14 changes.
Change-Id: I919024d1a95ee606a0d101e04323165515c2cdcd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 9f20e645e57fa3e4486944909381197c04dc7ed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]strap fuse config gives wrong PCIe controller configuration
BIOS reads the straps fuse config register and gives the actual enabled controller configuration from hardware. CUrrently BIOS is not giving all possible controller config for TGL H which has more than controller.
Impacted Platforms:TGL
Change-Id: I511a70170d6e699febbeac27daab47e2f9ecc726


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: c8228d46daab411d785e7a045571a5da1a1658a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet - Part 3
For current design BaseTools supports both "if (PcdGet" and "#if FixedPcdGet"
for checking the value of FixedAtBuild Pcd,
however IpClean only supports  #if FixedPcdGetXXXX for now,
if we use "if (PcdGet" on the source code then IpClean won't be able to
clean up the relative code when we prepare the External code.
Change-Id: I29f7d296258e3fef0896672aa0699be42593ab48


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: 063094ae2e2f02141cd8b3c8c133266250e0d63a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:37 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg
Step 1: Remove the libraries and headers which are not using.
BasePchTraceHubInitLib, CpuExceptionHandlerLib, PeiPostcodeToScratchpadRegLibNull, HstiFeatureBit.h
PS: Will not check-in until changing to POR.
Impact Platforms: TGL, JSL, RKL, ADL
Change-Id: I656204e1deba89f5447f6f91dca2727feee246b8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit.h
ClientSiliconPkg/Include/Library/PchTraceHubInitLib.h
ClientSiliconPkg/Include/PeiPostcodeToScratchpadReg.h
ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.c
ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.c
ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.inf
ClientSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template
ClientSiliconPkg/Tools/Catalog/CatalogEncoder.py
ClientSiliconPkg/Tools/Catalog/ReadMe.md
ClientSiliconPkg/Tools/Catalog/ReplaceClTool.py

================================================================================ 
Commit: d11a02453402308dc0edc2e66e688487294186ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I7febda6f69faa5bf7c56e52ac6f1e031dc9aa812


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 920d3be2195b0e3beab5974537d3058324c28a3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3041_00
Change-Id: Iac02f5e5ee7c1f390ea68c01e2b16f5151149ea9


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b1eb3cdf3e01b97e2230865723eb9ae2bb9e6712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:24 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] RKL X-COMP Bug Fixing
This changes contians fix for following issues,
1. IsCpuDmiEnabled needs to be TRUE for CML-S CPU
2. PeiCpuDmiInitLib.inf is added by defualt for CML-S CPU
3. Inside IsCpuPcieGen3 function, using CPU Check instead pf PEG DID check.
Change-Id: I834f99ac60f7cc33b6ba5261ad18ee8bf13ce977


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c

================================================================================ 
Commit: 18f8da81014e00aae4ae1d0868c04f4d1c1482ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:23 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI BIOS settings are not matching with BIOS writer guide
Fixing HOST_IF_PWR_CTRL_REG0.FPSAW programming to program correct value
of 0x00F for PCH-H
Change-Id: I91f64cf39b991eb2ddc0964160c4f16aa537b2fc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 304e3bb48770e538f7cf0950fea4f898c2b91a17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:12 2020 -0700 
-------------------------------------------------------------------------------- 
PCIe Recovery equalization happens twice for Gen3 capable devices
This implementation will allow to execute the equalization flow based on the max link speed of rootport and endpoint
Impacted Platforms:TGL, ADL, RKL, SWSBX
Change-Id: I101d66cfea02bff2ef3629113cb3b1486fde9c71


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: f79d00f538274006c869f79fdde8ea8d946b1cc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:10 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Update CPU setup variables only if it is changed
Copy CPU setup variable into temporary variable and Update
SetupCpuFeature variable only if it is changed.
Change-Id: I4639c4787ae943ad1cb449e51e0d465e2b78c7d2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 2ad388b0ec5655d611973192351389362e6735f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP4] SSD not detected at boot up with asserted HDA_SDO
Issue: GetImrSize command is blocked by MeMode check.
Resolution: 1. GetImrSize is supported when ME is in SECOVR_JMPR mode.
2. When ME is in SECOVR_JMPR mode, ME mode can be read from ME firmware status HOB.
Impacted: All TGL projects.
Change-Id: Iec3b3f64472ab32b7901132d76cf610495e218f8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.c
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.h
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheckDxe.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf

================================================================================ 
Commit: c8db17174946615ea61f4d76be8c54371b677632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:57 2020 -0700 
-------------------------------------------------------------------------------- 
[CFL-FSP][CML-FSP] [ICL-FSP] Wrong help string and value in Aperture size UPD
Issue: Aperture UPD help text is not aligned with EDS.
Changes: Options updated as per the EDS.
Testing: Verified with corresponding EDS options.
Change-Id: I92b80b4121690d60588361d9601da6296f72c11e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 04e7d1ec186ddfdc4616d1cdcba1096fd145b953 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:54 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/AMT: Insufficient validation in DoProvision()
Merge from CML SHA-ID: 3c50a795247fa400c528d271257c6405cdfb89d0
Resolution: Validate RecordChunkCount/DataRecordCount/DataRecordsConsumed/DataRecordChunkCount before doing further usb provision.
Impacted: All C1S projects.
Change-Id: I4f576559d91ea329d4d79dca915cd9ca9185cc59


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c

================================================================================ 
Commit: ca32a1af043dd7cbeca613b127fe025d195d528f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Id1fd28ea97b724834cb2e089c6cd044e9e623dae


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e5a20e936ff5b88276123e33001c51bf00695dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: I1f698bd1757fcdda88eb18b6e6c6972540b447e5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 37e3e4bf1ee94b1bf654323665dddbcce45be901 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3037_00
Change-Id: Ib336d914e3fd1030e6c205e268e48be14ff98b7b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 58643e4e228597d5cb6b1e9f5f872c771646709c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:17 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Update BiosInfoChecker to fit the current FV layout desgin.
FvAdvanced layout has changed to contain multiple signed sections for DEPEX usage,
Update BiosInfoChecker module to consider the situation with multiple sections in one parent FV.
Change-Id: I112748b72593b8b46a3b599d26ee8dd0913a05aa


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c

================================================================================ 
Commit: ce9c5175482f594efd3fbcb9a96eecc2f40bf700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I33be05d14cfa032e20eeca9f217b9329a352251c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2951a9cfdc65bb585bf58a898cbe664be1221c1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3036_00
Change-Id: Ie08094493a14f8fce593125a7d4f69dd9589a369


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6f9fab19141ac66a8e5faf40a6475d8dfa58204a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:50 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/FspWrapper/SecRamInit: Need recommendation for early initialization of second UART for SAM (pre FSPM)
Part 2:
Added missing Pcds for Second Uart to be initlized in FSPT/SEC phase in SamplePkg.
Change-Id: Ied354eb99cdc4c1b201073b2c957db3ba234edcc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: 058b4c682da2cb4df511fbe3f284da1255f8ea17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:38 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: Platform settings is not enumerated in BIOS
TGL-H uses some desktop specific features so it cannot be defined as mobile in BIOS.
Removing Desktop check for Platform Settings menu
Change-Id: I3d0b9c49423f997e606a0a42688457fe31a3bd86


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 32e261e1defa9ef44045cf9289c4616c6e4ac6ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Iace61470f73208a634f5439c99c97d800e89b934


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0d5bca114d1acf0fcdd1ea15ffb820a0b65aee0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3035_00
Change-Id: Ie0bb2ba02788791d98fdb77024605d17e9c7e055


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9c3684693b37b7802dbec22d180265e33690e846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:20 2020 -0700 
-------------------------------------------------------------------------------- 
Fix incorrect MSR access for CML-S CPU. Part- I
Following MSRs are incorrectly accessed for CML-S CPU -
MSR_BIOS_DONE (in HSTI code)
MSR_NPK_STH_ACPIBAR_BASE
MSR_CRASHLOG_CONTROL
RKL_MSR_SGX_MCU_ERRORCODE
MSR_SMM_SUPOVR_STATE_LOCK
RKL_MSR_FIT_BIOS_ERROR.
Change-Id: If1f2fd6027e3ff911d8f6d90b9ff622354aa63cd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 96e428c482bceca55553f179c57aafe0c739f532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PEG]Extend DekelInit function for all RootPorts
Impacted Platforms:TGL, ADL, RKL, SBX
Change-Id: I1e7d3759ce3126f994925102998d95e8deb50e9f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: bfcab6e8bc0a1427cfa65dd2c445fdf692f4d226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:09 2020 -0700 
-------------------------------------------------------------------------------- 
[Problem] Soc Watch report shows NVME does not enter deeper states than L1.2
[Solution] We need to add constraint to root port 0x9 instead of end point and we need to change the PEP constraint for PCIe root port 0x9 from D0F1 to D3
Change-Id: I38aa03613d9f523a2a881d2e9f06607a97dea8f3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: c454820c862a6cfe12280450a2f4d9ebded9ae25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:08 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file
Add PcieClkSrcClkReq Upd to partial header.
Change-Id: Ia683adf3ab74edf1764bf2ce6762386dcd068eec


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 5f7b4340a0900c0e1d9bf370e78747137d492ab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:06 2020 -0700 
-------------------------------------------------------------------------------- 
Add DP-In support in C1S Part2.
1) Add DP-In Init and Policy Null Library.
2) Add Dp-In Config Block addition code call.
3) Include DpInPolicyNullLib for all Produce DSC file.
Note:- This Code review part only contain C1S related code.
Change-Id: I7333ff25df51698c9f57cabe6d8874bd7ade19a2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyPreMemLibNull.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: f9ba90fd485cce2b7e9d2866daac081fa109248c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:56 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Use right string type for CPU info
1. The variables of CPU info should be CONST since they should not be
modified.
2. Do not create another copy for the string at
GetRevisionTableString() and GetFruGenerationString(), just return the
const string directly.
3. Align all the string to CONST CHAR8.
4. Chang API to return CONST CHAR8*
Change-Id: I7ad030e548a2cfa584d418a726ece7587a6c63f6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: a2f5a3d26a78ef280a57897baedaf8424f44c45b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:54 2020 -0700 
-------------------------------------------------------------------------------- 
TGL_U CRB BIOS[TGL_U A6 BETA][19H2]: After enabling WWAN in BIOS, default value under ACPI D3Cold is not D3/L2
Change BIOS/Intel Advanced Menu/ACPI D3Cold settings/WWAN default value to D3/L2.
Change-Id: Ida019e148aaf5c28036f36a55c57e4382e857c89


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 0b0cc02328b2bf39f32d651328752761422e9817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:52 2020 -0700 
-------------------------------------------------------------------------------- 
Enable CRS for both CPU and ITBT PCIe controller
Change-Id: I26ae201d3be6a93be821b430fc8379daa401795d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 87c30927cf4a8945f4642de091af5e78edf25159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] BIOS Resiliency for NIST 800-193 capability - part2
Change-Id: I2ade318f1e51f199ce1d3630210e96c7d97c52d6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: d6b1b13e9f27f3d4d4af9e6227aec3dbf7a7c414 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][RCR] Disable CtdpSupport in peicpupowermgmtlib
- New add policy to apply TDP based on non-cTDP or cTDP configuration
Change-Id: Ice7833546978354355d0c8d7c8beedaaed14689d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 9e09bd25716d07650a380a7c8c6256c5a80fe0f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:47 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Part 3 to remove middle 500 lines of macro definition
Convert BIOS MSR definitions from macros to structure format and remove the macro definition
This patch is the Part 3 to remove 500 lines in CoreMsrcommon.h
Change-Id: I768fb47a0de3e1349a804f94a7f2e3f8c50e98c6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: ab93d23b65f1604992351480b8390e4824c1b59e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][RKL][JSL] Follow PI spec for len of EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR
Change-Id: Iba4902b9741e5b3030e827e60009892f90d18dfc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c

================================================================================ 
Commit: 6192547b07e63c2f209763a9c5cf373369c0677b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:39 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] Optimize CPU AP ASL code
This simplify the CPU AP ASL code and also reduce coding error.
Change-Id: I41c7d51c3440cbb476fec00a24a562ee7674b6ee


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ItbmSci.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c

================================================================================ 
Commit: 24c6e31b76ca96f86df9f6b28eed522c992ac36c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature.
Integrated PPAM kit 11.20t.2 package.
Change-Id: Iaed3776069b52b2d1823c3df1140a20dc78f0e28


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5fcfe2d0ac7c47a846534ef6c95648d551e7ef41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TGP-H][PO] With TGP-H PCH, No core C-states or PkgC states are seen on platform
missing Hard coded values for S sku
Change-Id: I074e426ee18d570899f6673bfee2d43de2c15914


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 730e1632d25ab3494f0259235db1a22fcf1aac4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Enable VT-d set options per phase - phase 1
Impacted Platforms:TGL
Change-Id: If532a7c74442a4b96c19f5ae2677bb826aa6b0fb


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 19575fcaf34490e7cf1bff43f2dbb59128dd5456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] ASPM setup option is not available in TGL BIOS
On phy team request, hide this setup option for cudtomers/stakeholders with default L1
On EV team request, keep this BIOS knob will be visible with L1, Disable and Auto options.
Change-Id: Ifc90226b65ce78e5b2b2b50cfe2340f547974a8e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: 2f874fa9a1c64d75accc96f7caaadb1d60fbfb38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:19 2020 -0700 
-------------------------------------------------------------------------------- 
Fixed the issue of PCR[0] mismatch on TGL platform
Added RSAPSS sig_scheme  of KM/BPM to be considered for creating LogEvent
Change-Id: I24528f77bad324251f1ead67c5b96263d8497b3a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 34d79bbff8972275a6f31669b85923fd3cf1a133 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I2eff964cc45488bf916aa8f1ab6fde610f06812b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b18a3d80d8c1daca6a50224aca6564dd9f5adf53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: I0906b19e8246292ee9a0a7e5c9b51ff5b2aea3d8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 74dd48af7156aad9a690d6e23265b1c19f34b8b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3034_00
Change-Id: I8559242cb50a40f3562bdf571091337397b6f748


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 17f766d2943db827253db2bfb972e2db216d4970 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature.
Moved DGR folders to external platform code.
Change-Id: I5a90547ae3351aef515839ee1563f188a78dcb79


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
TigerLakePlatSamplePkg/Include/CpuSmm.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 94e1839d89df4e9a4a82aebcb6d550ec2c195ba2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add function for writing SATA SIR registers
Added SataSirWrite32, SataSirOr32 and SataSirAndThenOr32 to simplify
SATA SIR register access.
Change-Id: I51fca35ed084f341a4bf34545c431af06107c1a9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 72f04c78f10bf8a483d467cf22d2c7b544be6a50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:33 2020 -0700 
-------------------------------------------------------------------------------- 
Report Camera configuration for IPU driver query.
Add DSM to report lane used and speed of each CSI port.
Impact Platforms:TGL, ADL
Change-Id: I986658091552e176692e16af48ec6ea63a6ab14c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/BaseIpuFruLib.h
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/Ipu.asl
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/IpuConfigHob.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInit.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 2ed15800a1c904186f43b293bf8da04440e1c265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U A3 GT- 19H1][CONS]UP3][GCS]Require default BIOS settings for GCS
BIOS settings for TGL GCS defaults
Change-Id: I56da5d522e96930d06ef460bacbd30790549c653


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: ce22df04a5ded501a340f5891ff0dfc5e9527276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:14 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Remove some macro definition
Convert BIOS MSR definitions from macros to structure format and remove the macro definition
This patch is to convert BIOS MSR in CpuCommonLib
and remove MsrFruLib.h in CpuCommonLib.c for accident add in previous patch
Change-Id: I9bac70699a5aa84fdcf2920ac2b270af2a208034


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 48b2f5f591fc38bc12f3b982b22f2fd35cbca88c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:05 2020 -0700 
-------------------------------------------------------------------------------- 
ISH Is Not Enumerated In Device Manager Of Windows
Change-Id: Idf33bf2520abcab72765cef1c1a7f41f3daa5460


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl

================================================================================ 
Commit: 9efbcf08e490c8fc628c8c9492039edc61a87252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:04 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Port2 type-C shows high speed instead of Super Speed
SSPE PCH_H_V18_1 need to be programed based on lane ownership of USB.
SSPE rest needs to be programmed based on USB 3 port count
Change-Id: I47a073bf11d43f3cb67943b339d7967db7e1c8e5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: c42664c67ec73915f99e1d407add8d9ec43c7963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Icc5232dbe3227ea3e2e14ce314fcc0f21557c650


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b0572de068f3dff5901c5504d5a6b54fb15f8b8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Change-Id: Ie387e8f0b9eb2205cace11200d9c0e3e1b2f6889


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: e093a67d3bab1a38fb550973819d3bf0f8d698da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3033_00
Change-Id: I17924104ba0d9a4ad1cb44cf2766580953ebbbf4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4c58e4a4736d756fd3ec37dc8745d4a1e991dfe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:45 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Reference code enforces setting Pinmux information for both DMIC ClkA and ClkB
Add setup options for selecting dmic clock.
Remove advanced audio mode options.
Change-Id: I8dde5ba6ecbfbd53bfa6b8a5a7ff1953b1b3dc4c


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: f88016b1ad193545ed8d08b58451c06e44a692fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:43 2020 -0700 
-------------------------------------------------------------------------------- 
[OC][C1S] AVX Voltage Guard-band override
- New add voltage guardband scale factor for AVX2 and AVX512 and the number between 0 - 2.0
0 means no scale factor applied
1.0 means keeping the default voltage guardband
Change-Id: Ib03de549fa94c378999a366c15b6a5135f09b02e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 11a9ac3cd6f8c46c38c53d2fefe7212a766ced62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:38 2020 -0700 
-------------------------------------------------------------------------------- 
1809620954: [EBG] Expose SOL when ME is provisioned only
Add PeiHeciGetAmtBiosSyncInfo ()
Verify if ME is provisioned
Change-Id: I9e74bd4e1e48e3cefc19b65c623776e89278c3c6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: d26e5c7f1f3f85e06432b51bb12ace6ab41bba92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:36 2020 -0700 
-------------------------------------------------------------------------------- 
1809625569: [ME] Collected minor changes for ME-BIOS
1. Codding standard fixes
2. Removing remaining definitions for iRC support code
3. Fix pointer usage in HeciControl
Change-Id: Id57438b0f3fc13bfd0fc97ea42c4da3f8936906b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: 981e3f771607e64df2b7e5e62296085ebfdc58ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Guide updates for USB
Updating both USB IP v18.x and v19.0 based programs with enabling
of SW to write USB3 PORTLI and PORTSOFTERR
Change-Id: I5bc93cdc41477fe58c03fbf1a6444fd571caddb7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 9c9d063b380a14354476f888831b214c7f04e1df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:29 2020 -0700 
-------------------------------------------------------------------------------- 
[Eaglestream] Differences in PCIe registers initialization
Missing, and different PCIe register initialization corrected.
Change-Id: I6b3d4ef58c2406db2b2ffc7620f7e0847f1ea17a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 9123822bd8b8f6b7b42e60cc78f9c162464b3814 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Do not run SATA initialization after disabling it
Current BIOS implementation will run full SATA init flow
after it has been disabled. Since at that point PCI config
and BAR access are no longer possible init code does not
take effect.
Change-Id: Ib7117d48e1332b440c10ee6151ba84610600193f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 3ad96f3586f9095ebc5c1ba9e3141c82a2e92b4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:26 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL][IOTG] Fix missing Tsn Device Gpio Init
[TGL][IOTG] Fix missing Tsn Device Gpio Init
Change-Id: I81e7c4ef82f255f30382ec06d4225c5f6ee3818e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 836af5e5474bf789a5cd183ff26e762cf3c5ffa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Numbering scheme in CPU.asl should match MADT table generated by MinPlatform.
Make AcpiProcessorIds 0-based.
Change-Id: If551a79ec9b45eb12916e87b782d7d5cadbd5086


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl

================================================================================ 
Commit: 4b6489ffe0c5e9f74d955e72d4e5b767913fbd39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:21 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Reference code enforces setting Pinmux information for both DMIC ClkA and ClkB
For one Dmic port can be connected 2 pdm devices one to ClkA and second one to ClkB.
This options allow to select which one clock is used.
Change-Id: Iae6f9ce3cfb6bfaa0ccef884f6dfc1e4458c5bfa


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 56d7463653e1fa8dc19f771de170aa48b8265b56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:19 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL PO] Fix for HDMI HPD gpio change
DDI1_HDMI GPIO pin is changed from GPIO_VER1_N_GPP_A15  to GPIO_VER1_N_GPP_B23
Change-Id: Ia7f9ce5ae7c3d0485f32293213649c3ebd92a37e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: fea0bac9490348c7f40338acefa8f6fbf3782d0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:12 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: Make telemetry version information available on Intel BIOS platform.
Change-Id: I7c71d0126c6348e0a9c85d6c686d747518c3782f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc

================================================================================ 
Commit: 3ac19a28e97995f1ee63ed878e1a745c8e4763e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:07 2020 -0700 
-------------------------------------------------------------------------------- 
[USB4] Change USB4 HW controller VID to 0x8087
Change-Id: If56ae1692805332a3d160d34522b86e56b44a386


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: e68212fb0d7998ef87b76037cf1c9ed63ba3a669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:48 2020 -0700 
-------------------------------------------------------------------------------- 
Unable to change FIVR switching frequency (RFI frequency) from TGL BIOS
added FIVR RFI freq support for 38.4MHz
Change-Id: Ie8db356426b8d0bc01a3ec732aec072d84316cb4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 7b87a059e8c084320b6426de3541e29310d87538 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:46 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO: BIOS debug logs are getting printed with string of "iTouch enumeration failing"
Disable iTouch for ADP and TGP
Change-Id: If8dbbd639a8843901e4e5cb7ca5d3d65dc0db759


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/Dxe.dsc
ClientOneSiliconPkg/Fru/TglPch/DxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc

================================================================================ 
Commit: 296bb602f3f2bf73436ab2500b383cb881ae5655 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1031
Change-Id: I6fb90ec7a211a67b6e68a8b0302221cf85d90274


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: 5c0cd19073484d78ae2673e7277a9052443cdb41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I8b0275b77f72735ce978b8c645920aebdd9a0de3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d1321e387d6a6a29754aa38dfc78b7a5f565d7f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3032_00
Change-Id: If72a0e088e48a887db1a6a6682ded43b6c375318


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 37b35ffeb5a9a80dae6824f721a4bca16a13ebf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:26 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS to disable port reset messages in the PCH USB controllers for non typec usb ports
Use policy to setting USB TypeC port map to USB 2.0.
Change-Id: I94e5bef2ca5f42105ebcd7e27e269b1ea2f7f118


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/IncludePrivate/Library/PeiUsbTypeCMapSupportLib.h
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.c
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.inf
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 3787ba9a9fb25b218ca2d8c094ae2d213ff3cef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:13 2020 -0700 
-------------------------------------------------------------------------------- 
Implement PCIe HW EQ for SIP17 controller
1. Created PCIe gen5 Link EQ related policy items and SETUP items.
2. Added PX32 related registers definition in CpuPCieRegs.h for ADL-S
3. Implemented gen5 HW EQ flow in PeiCpuPCieSip17InitLib.
4. Implement abstraction layer in PeiCpuPCieInitFruLib for supporting all generations.
5. Fixed the PL16L01EC ~ PL16L1415EC offset incorrect issue.
6. Moved HwEqGen4CoeffList from CPU_PCIE_ROOT_PORT_CONFIG to PCIE_RESTRICTED_COMMON_CONFIG.
Change-Id: Icc2bffb4e4cebbaf70a896f8f66abfe3b7e885f8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 5f021586e74a3d80d472c6f3a4bcecf0c5929b05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:10 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS exposing all USB ports as User Connectable. Should be corrected per platform USB routing for TGL-Y and TGL-H.
According to TGL-Y and TGL-H USB port mapping, modify _PLD and _UPC
Change-Id: Idac418839c8b22256b5b4537530839e9d725fb77


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglHDdr4Rvp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglYLp4Rvp.asl

================================================================================ 
Commit: 4badbe63ddb43bbc96e8b7e4b30bba8de006aacb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:07 2020 -0700 
-------------------------------------------------------------------------------- 
SaPlatformInitAdvancedDxe should not use Intel Setup Variable
Change-Id: I369191c68d3864f78f2a51428ccfd0fc5d10ed92


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: b82596b53f2cc57cdf593f1a8a8d290deff5348d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:57 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jan 14 03:56:42 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1540b185f3edda8717d5be485820bbe111889ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:55 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PlatformInitAdvancedPreMem,PlatformInitAdvancedPostMem: Clean up unused contents from INFs
This commit cleans up unused/duplicated contents
such as PCDs, libraries, PPI and GUID from the INFs,
also adds missing PCDs, libraries, PPI and GUID to the INFs
for PlatformInitAdvancedPreMem and PlatformInitAdvancedPostMem.
Change-Id: Ief7da86bf73e1039f04ec0562f129c2b649f37cc


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: e486628fc6962c3a816a3aff338dc8530e722483 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:52 2020 -0700 
-------------------------------------------------------------------------------- 
[SBX] SwSandbox is internal only code we need to rename related folder - Part2
Fix typo SbxPchRestricted
Fix typo SbxCpuRestricted
Change-Id: Iaf225ff6c99569efed0f3405c5e8c6472a8a1f2b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4f59208554baf232863c7bb9751800b6b0197a7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:45 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove BaseDebugPrintErrorLevelLibCmosPcd
BaseDebugPrintErrorLevelLibCmosPcdis not used by platform, we can start
clean up BaseDebugPrintErrorLevelLibCmosPcd under ClientCommonPkg:
ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/
and clean up related codes in ClientCommonPkg/ClientCommonPkg.dec
Change-Id: I8de1776d62d5116bb77f7b0df1f7ce92e394b2b2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/BaseDebugPrintErrorLevelLibCmosPcd.c
ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/BaseDebugPrintErrorLevelLibCmosPcd.inf

================================================================================ 
Commit: deb86ce06fecde815968a04f5c18ce070a3057cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:36 2020 -0700 
-------------------------------------------------------------------------------- 
Restore MscnBar/Size of CPU TraceHub while S3 resume.
Save TraceHubMemBase to variable and then use it to calculate MscnBar/Size while S3 resume.
Impact_Platforms: TGL, RKL, ADL, JSL
Change-Id: Icb6d54fcdbc9c69b9168a95326d4ed7f8a7d9bfc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/TraceHubDataHob.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.c
TigerLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.h
TigerLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1f3402b78cbb86d5ad0b3626fa19629fd6f4607b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:34 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS fails on write to MSR 0x65C (powerLimit).
- PLATFORM POWER LIMIT MSR 0x65C has wrong bitfield define in ADL RDL 0.8
This caused an Cpu Exception in HSLE boot.
Updated the bitfields to the match from other generations.
Change-Id: I67d0fdc71b15b0fe7a195e0743bdb5fd8776f86e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/AdlMsr.h

================================================================================ 
Commit: b2e70a6f57543dbe86f3a37d9c82be3fcb916794 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:29 2020 -0700 
-------------------------------------------------------------------------------- 
FspPkg/PlatSamplePkg/FspSerialIoUartDebugHelperLib: bios is asserting [FspGlobalDataInitPei] with daily bios 3025
Fixed missing UART number update in FspSerialIoUartDebugHelperLib
Added Mode update in PeiSiPolicyUpdate
Change-Id: I036b787d942070c980804d629164037517236340


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: 5aec4dd95e93ae39a675c4bcfe5980f162c908d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:26 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: [TGL] DPTF PCH FIVR RFI/EMI ACPI primitives are failing
Added w/a in BIOS to match the parent method format with child method to return a package.
Change-Id: I642b7f51c4961b2be6dceb6d09e4109e5d5960ad


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: f0dcf25be8a77e825bc81e7652973dcf6cae5bc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:25 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiItssLib: Enable legacy interrupt routing for SPE PCIe RP using ITSS Policy Register.
- added new ITSS Message Decodor control register and union defining bits
- added new general purpose ITSS config function to itsslib
- added workaround to enable legacy routing for itsslibver2
Change-Id: I33615af7b321d033cd785f4f8ecfce35c8d85d91


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Register/ItssRegs.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibInternal.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer1.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer3.c

================================================================================ 
Commit: 7bb625e704cefc797dd0faa228085aea93b2c998 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ia28dfcb357a37223ff21a2bf3ef4b75fadff4bd4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7dfb6d2eb48787cd22342a144661b8d1d6cfb62c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:15 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Guide updatesfor USB IP V19 programs - rev3
Disabling HSII, TTE prefetcher enable, LTV-Limit update, USB2 U0 LT enable,
TTE Policy to prevent mis-uFrame check and disable INTR Complete-Split limit
to 3 uFrames, updated CP13-16 DEEMPH parameters for ADP-LP/S, disabling
ODMA ACK credit check to improve performance, set USB3_UX_ENTRY_DELAY_GEN2
to 0x2 for ADP-S
Change-Id: If2099fae7ec89aab4b62baed6b767cfae5c34c5b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: a8b7caa7f7ccfd279aa45823f190ee9ebf76b19e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3031_00
Change-Id: I1a7ee964b860b697b509550f833a6dcbe65aeb45


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4e6c76fa5e12d6885789043358aadcc3f9ebdcc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Misc: Fix File Headers
File headers missing Intel Confidential tag.
Change-Id: I69d2164ada523b61056148fb922ed98bd34d5068


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock.h
ClientOneSiliconPkg/Include/Guid/AcpiS3Context.h
ClientOneSiliconPkg/Include/Guid/ConsoleOutDevice.h
ClientOneSiliconPkg/Include/Guid/MemoryTypeInformation.h
ClientOneSiliconPkg/Include/Library/CacheAsRamLib.h
ClientOneSiliconPkg/Include/Library/ConfigBlockLib.h
ClientOneSiliconPkg/Include/Library/ResetSystemLib.h
ClientOneSiliconPkg/Include/Library/Tpm2CommandLib.h
ClientOneSiliconPkg/Include/Ppi/FspmArchConfigPpi.h
ClientOneSiliconPkg/Include/Ppi/PlatformSpecificResetHandler.h
ClientOneSiliconPkg/Include/Ppi/PlatformSpecificResetNotification.h
ClientOneSiliconPkg/Include/Ppi/SmmControl.h
ClientOneSiliconPkg/Include/Ppi/TpmInitialized.h
ClientOneSiliconPkg/Include/Protocol/PlatformSpecificResetFilter.h
ClientOneSiliconPkg/Include/Protocol/PlatformSpecificResetHandler.h
ClientOneSiliconPkg/Include/Protocol/SmmVariable.h
ClientOneSiliconPkg/Include/SmbiosCacheInfoHob.h
ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.nasm
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.inf
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.uni
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.uni
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/PciSegmentLib.c
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.inf
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.uni
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/PeiReadyToInstallMpLib/PeiReadyToInstallMpLib.inf

================================================================================ 
Commit: 5122a9c713c40f16099ef6a1a63724b54d1c9566 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jan 13 13:38:36 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 81b8ddc1e9ab8d19f01dc5691985dad42f77c4aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove VariableSmi, SetTimerPeriodDxe, IrqBoardInfo.h and IrqTableInfo.h
Remove the following files:
ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
ClientCommonPkg/Include/Protocol/IrqTableInfo.h
ClientCommonPkg/Include/Guid/VariableSmi.h
ClientCommonPkg/Universal/VariableSmi/*
ClientCommonPkg/Universal/SetTimerPeriodDxe/*
And modify ClientCommonPkg/ClientCommonPkg.dec to remove gVariableSmiGuid.
And modify related files.
We don't support legacy BIOS any more, so remove them.
Change-Id: I3600b15ad97cca5da99e25d44d07493d638edd58


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Guid/VariableSmi.h
ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
ClientCommonPkg/Include/Protocol/IrqTableInfo.h
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriod.c
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriodDxe.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: ae5edd3dd64f9a38b144f8b4228c87065a4e9383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:42 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/BpmGen: Remove it
Already use ClientCommonPkg/Tools/BpmGen2.
Change-Id: Ib85bbacc98d468a7eb8bba5915dd892a511a239b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/BpmGen/BpmGen.c
ClientCommonPkg/Tools/BpmGen/BpmGen.exe
ClientCommonPkg/Tools/BpmGen/BpmGen.h
ClientCommonPkg/Tools/BpmGen/GNUmakefile
ClientCommonPkg/Tools/BpmGen/Makefile

================================================================================ 
Commit: 02c45d719881ee6cf2d9ae37999fefdc41e3b08c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:27 2020 -0700 
-------------------------------------------------------------------------------- 
[SBX] SwSandbox is internal only code we need to rename related folder
1. Rename SwSandboxBoardPkg to SwSandboxRestrictedBoardPkg
2. Rename SwSandboxFspBinPkg to SwSandboxRestrictedFspBinPkg
3. Rename SwSandboxFspPkg to SwSandboxRestrictedFspPkg
4. Rename ClientOneSiliconPkg/Fru/SbxCpu to ClientOneSiliconPkg/Fru/SbxRestrictedCpu
5. Rename ClientOneSiliconPkg/Fru/SbxPch to ClientOneSiliconPkg/Fru/SbxRestrictedPch
6. Rename ClientOneSiliconPkg/Product/SwSandbox to ClientOneSiliconPkg/Product/SwSandboxRestricted
Change-Id: I7b2f7e9aeb1cc4924b9e9c047ea6d08e1b53b4c0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 09cdb3f6f878ffa4d9be5b7c7d79e1c368f72d1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: Ia8ac7fb820ad4a0be64864ca701468bfc7dfee25


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ca3339a64dfb4fc8fc76c871f6d5e8cf2197c947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3027_00
Change-Id: Idad2aad453c5588e92029ae34229af86cb05f93d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 21b5a4a760595a5c7b92a980e875b26bf68a9c9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I6e0a634a0a16bcb9bb08ed862e194ff9c8d776bf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e5834f29a36765367ef8481dbc4c34b7454ba05e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3026_00
Change-Id: Ia1f9f423e9691f37ca279482af417a439c3e34da


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c6467c1d4c554437d50c0d0547353650cc193829 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:53 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Jan 11 01:04:22 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8f579815c647ccecacda8e13fbb2c2efd729093c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:51 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x56
Change-Id: I3552139f19269ede03f05ac979aed33bfe6baab7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000054.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000056.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt

================================================================================ 
Commit: ab830c8d3cfca6d1b20fcb1e747ed44765b04f39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y Security [TXT]: SUT loops at PC AC10 after issuing LT reset once secret bit is asserted in TXT environment
Issue:
System fails to boot after issuing warm reset once secret bit is asserted in TXT Environment
Root Cause:
TXT clean read test gets into endless loop due to CPGC Channel Assignment is not configured because Pre-Training stage did not run in Warm Reset flow
Change:
Adding Warm Reset flag to Pre-Training phase in MRC Call table
Change-Id: I21a06edac16d3027d01f39ae95bd49d6ca753197


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: f6280d4e880ab182be6f5131ab91213086f371b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:40 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 10 20:27:31 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: adce80a86f9529d591d6dc825d83fc4d8fbdad26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:39 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Copyright year update for batch files
Updated batch files to reflect 2020 instead of 2019
Change-Id: Ib9c7648c9d81f05b45a604d5066a4564c08da333


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d771d5d1dd17cc16310493990a4934696972f4a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:37 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.2.0
Updating MrcVersion.h and ReleaseNotes
Change-Id: I2b0e8bd2ef1f50239360c830badee05226749142


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f66655a82a0bd10d7eb1fea65452fd8c8f06325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Dec 26 22:47:07 2019 +0000
Change-Id: I60980451538f18688f63594bddaafc3349b614f5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 746897cef0398f934820f427a6cc7689f8f487d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:35 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-A0][MEM][MRC] RdT Min/Max limited to +/-31
Issue:
Incorrect RdT margin results for Unmatched configs
Root Cause:
ChangeMargin is limiting to +/-31 regardless of Unmatched RdT
Fix:
Add code to check if Unmatched RdT and increase range to +/-63
Change-Id: I81ada197021820f6fb2240c8416a41b3dd6cc4ce


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 80d648fc5097f7d5aa48805f7c23becafd025384 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Dec 26 21:59:06 2019 +0000
Change-Id: I6265df31b956aabd9548abb4cb7b02f553f15f2d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a603442fcb6b13f29990f38d6a01cad7bf1e35b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] LPDDR4x switch Vddq V-F Curve
Issue:
LPDDR4x currently defaults Vddq to 1100mV
Root Cause:
Added code to move Vddq to follow a static V-F curve instead of per part training, V-F curve is developed from Signal Integrity data and current silicon regression for LP4 is running 4266 at 700mV VID
New code will only apply when NewFeatureEnable2 is set and until then use 700mV for all LPDDR.
Change:
Adding code for Vddq linearly calculation to set V-F curve based on the data rate (details in attachments section of Tracker-link), default setting to Vddq=700mV if Auto Vddq=V-F curve
Change-Id: Iff3f64d72b9088968483ae8eb6098bf4abb8eeb4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5d989af50516c9da8351fbbebc2eb2f56139020f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Dec 24 20:17:33 2019 +0000
Change-Id: I39eb654e808fb29f4089c462164d834c6001e98d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 315f04a195de7abe251170f0e7fdba2b2493537f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:28 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: [TGL][MRC] Power Bits to be setup after MRC is done with training
These register field settings will disable unused leg segments to save power.  Side effect is RMT after this setting will give incorrect results.
DDRDATA_CR_DDRCrDataControl0_0_0_0_MCHBAR TxDeskewForceOn 0x0
DDRDATA_CR_DDRCrDataControl0_0_0_0_MCHBAR RxDeskewForceOn 0x1
DDRCCC_CR_DDRCRPERBITDESKEW2_0_0_0_MCHBAR txdeskewpoweren 1
Change-Id: I9983a2493afc4991cf9af24d105979bc006bffe9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9b65035e798c67d0259eda3a374a75a7d3130c0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:27 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Dec 24 20:00:48 2019 +0000
Change-Id: Id9ac6597d989bf36d7ddb67e499650f21add588c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9839737930c079ef68590e2db62e43fd7aa93c85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:26 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/Memory/TGL: [TGL][MRC] VccDLL Bypass for Memory Freq <= 2133
VccDLL Bypass for memory freq <= 2133
Change-Id: I600bf9c48f6b67430ac1d7acf241a687c3d41a44


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 93efe3b78f864721247791fd47a6ccb236814174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Dec 24 19:31:30 2019 +0000
Change-Id: I93d8198c8b28e64688560d5bb4985d8a4912ccb3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55583804cf034be5e8db8fffbeafda3b02c0c542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:23 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: [TGl][MRC] VddQ CRs programming, for Vddq = 0.7 enablement
DDRDATA_CR_DDRCrDataControl3_0_0_0_MCHBAR RxPwrMuxSelVdd2 0x0
DDRDATA_CR_DDRCrDataControl5_0_0_0_MCHBAR TxDqPUpPreDrvVccddq 0x1
DDRCCC_CR_DDRCRVOLTAGEUSED_0_0_0_MCHBAR PredrvUseVcciog 0x1
Change-Id: I163941ce69d4f2229a729be2696bff3b8cb481b3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 88d4aee72504d7c2e2dafce24eeb552aa5cb760d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:21 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.1.0
Updating MrcVersion.h and ReleaseNotes
Change-Id: Ib45fc7da0142a4b043e94cf59faa26f3e07c79c2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d914be1775213cd21678b11a02d3d5388c65444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:12 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/*Pm: BIOS shall properly configure Power Management in EBG
Update the EBG xHCI PM settings according to the latest BWG v3
Change-Id: I6e83ad54adb150a307c068cba7abefb845b051a1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 1ad8f50b61783a497c79b87d5c7b6f3c50e11f67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3025_00
Change-Id: I83db69958046405d463b90109261b1a90f2b1566


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d57048d8e1864df86bef75f6ee11f4534ee1f793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:04 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Library/PeiDxeSmmThunkLib: Remove it
Remove the following files:
ClientCommonPkg/Include/Library/ThunkLib.h
ClientCommonPkg/Library/PeiDxeSmmThunkLib/*
And also modify related files.
We don't support legacy BIOS any more, so remove them.
Change-Id: I1021424e144bf060066f417fc02275395091af20


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/ThunkLib.h
ClientCommonPkg/Library/PeiDxeSmmThunkLib/Ia32/Thunk16.nasm
ClientCommonPkg/Library/PeiDxeSmmThunkLib/Ia32/x86Thunk.c
ClientCommonPkg/Library/PeiDxeSmmThunkLib/PeiDxeSmmThunkLib.inf
ClientCommonPkg/Library/PeiDxeSmmThunkLib/x64/Thunk16.nasm
ClientCommonPkg/Library/PeiDxeSmmThunkLib/x64/x86Thunk.c
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 5fa707262c23940473c9e7aa0e27371e1c584f5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:03 2020 -0700 
-------------------------------------------------------------------------------- 
Correct Flash Descriptor Index for Flashmap 0 in SpiAccessLib Library.
The number of SPI Flash Components is present in FLMAP0 register(Bit 8-9),
i.e, it should be the Index 1.
This means, in the SPIBAR + FDOC(0xB4) register, the FDOC.fdss value should
be 0x0, and FDOC.fdsi should be 0x1, for selecting FLMAP0 register.
Similar implementation is done in SpiGetFlashComponentsNumber() function as well.
Change-Id: I01cdbba7d16ccd35150e515800c218bc5cdbc982


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c

================================================================================ 
Commit: c0457f9e562fa4c6eb4cd36aee8e50ebca6ffa19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: I7bae97a76209347d6f57e76352b0a64d45a6b1a9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 8b21d2263556fbd7825b586e1bd57c3d93779733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:59 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/BtGAcmUpdateHelpersLib: Boot Guard ACM / uCode Capsule Support While PcdBiosGuardEnable == TRUE
Boot Guard ACM / uCode Capsule Support While PcdBiosGuardEnable == TRUE.
Change-Id: I7bdb8b960322e328819f1d0ca6aafcbbf567d3b7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/BtGAcmCapsulePkg.dsc
TigerLakePlatSamplePkg/BtGAcmCapsulePkg.fdf
TigerLakePlatSamplePkg/BtgAcmCapsulePkg.dsc
TigerLakePlatSamplePkg/BtgAcmCapsulePkg.fdf
TigerLakePlatSamplePkg/CapsuleUpdateConfig/BtGAcm.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/BtGAcmHeader.bin
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtGAcmUpdateConfig.ini
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtgAcmUpdateConfig.ini
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 660955d26c0ea6ba9a13fd5b5925b5aaeb611741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:56 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Remove #define MSR_CORE_THREAD_COUNT
Convert BIOS MSR definitions from macros to structure format and remove the macro definition
This patch is to convert MSR_CORE_THREAD_COUNT
Change-Id: I058278e5e7ea84ce79ef00a70c076a91ff034946


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 43aa866e37c994ac51158eb30046bd46c255502c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:52 2020 -0700 
-------------------------------------------------------------------------------- 
Add error handling when RCRB BAR of PCIe SIP17 controller is not initialized
Change-Id: Iea0ce772a0d2d7a43d1282ee9e22f5e492ed06fe


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: a30c1a4e2029300bf78e1f8b94c2b88ad5723523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U A3 GT- 19H1][CONS]UP3][GCS]Require default BIOS settings for GCS
1. Require updated BIOS settings for GCS to make all interfaces work in a single software release
2. Add GCS config patch table
Change-Id: Ie04ee0fe4a8871ab8bb1298631346437d2d01727


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 4ee41f0f3ac620cc20d14c55dca2c619fa10e221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:45 2020 -0700 
-------------------------------------------------------------------------------- 
Remove Legacy USB related code
We don't support legacy USB any more, clean up all Legacy USB related
code in AlderLakePlatSamplePkg, JasperLakePlatSamplePkg,
RocketLakePlatSamplePkg and TigerLakePlatSamplePkg.
Then remove ClientCommonPkg/LegacyUsb.
USB RMRR is for legacy USB reservation (CSM usage). CSM has been
removed, we should also remove USB RMRR related code in
ClientOneSiliconPkg.
Change-Id: Id6c31c7a3f5aa950b167ec480bfcbf470f177ec7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/LegacyUsb/LegacyUsbConfig.h
ClientCommonPkg/LegacyUsb/Protocol/UsbController.h
ClientCommonPkg/LegacyUsb/Protocol/UsbPolicy.h
ClientCommonPkg/LegacyUsb/Setup/Usb.hfr
ClientCommonPkg/LegacyUsb/Setup/Usb.uni
ClientCommonPkg/LegacyUsb/Setup/UsbSetup.c
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Include/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: e508a942c2d2e9e7e1c79aca577286653224d0d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP3] [GFX] Hybrid graphics functionality not supported by some third party cards.
PCH slot, add fixed PcdHgEnable to .inf file
PEG slot, make setup option to select PCH/PEG slot. By default slot selection will be PCH.
Impacted Platforms:TGL, ADL, RKL, SBX
Change-Id: I30f7a09de9b8240362e02e96ff73d0c34f3da997


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: faa64af41976e124c17b2c4bcd312d5d55c93d25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:41 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove BaseI2cDriverLib under ClientCommonPkg
BaseI2cDriverLib is not used by platform, we can start clean up
BaseI2cDriverLib related codes under ClientCommonPkg:
ClientCommonPkg/Library/BaseI2cDriverLib/
ClientCommonPkg/Include/Library/I2cDriverLib.h
And also modify related files in PlatSamplePkg.
Change-Id: Ibb1a0f3fbfb0dfd760034bfb59054916b77e4a2a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/I2cDriverLib.h
ClientCommonPkg/Library/BaseI2cDriverLib/AcpiFindDeviceWithMatchingCid.c
ClientCommonPkg/Library/BaseI2cDriverLib/BaseI2cDriverLib.inf
ClientCommonPkg/Library/BaseI2cDriverLib/DriverUnload.c
ClientCommonPkg/Library/BaseI2cDriverLib/EntryPoint.c
ClientCommonPkg/Library/BaseI2cDriverLib/GetControllerName.c
ClientCommonPkg/Library/BaseI2cDriverLib/GetDriverName.c
ClientCommonPkg/Library/BaseI2cDriverLib/PciInfo.c
TigerLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.h

================================================================================ 
Commit: d9c904f0e6000387f880deeeebcb4d09e477bd2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:40 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Board ID is not correct in SMBIOS type-2
Add one element into board name list when board id is 0x0B
Change-Id: I28d5aa8459f208862cba43992826229ea77f0d23


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: d49dd1f353f175b1a74f3590edc1a5fa6def545d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:34 2020 -0700 
-------------------------------------------------------------------------------- 
Removed CPU Flag checking for CPU TraceHub
Replace CPU Flag checking by IsCpuTraceHubSupport()
Impact Platforms: RKL, JSL, TGL, ADL
Change-Id: I435862f27fca3c66f7301ecf731f3ca45f15128a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: 2a31e41a9a33970d3e44db3f8869d0c6ed04e3fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:33 2020 -0700 
-------------------------------------------------------------------------------- 
Power Limit 3 Duty Cycle " spelling mismatching in BIOS setup, Showing as " Powet Limit 3 Duty Cycle "
- Corrected the String
Change-Id: Iced8bec6a0ae9cfdc715bb492101bc004bde1f32


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: e88590f9547f0f13fb76f5cf5a5c06a4f7d3c831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:27 2020 -0700 
-------------------------------------------------------------------------------- 
Invalid usage of static local variable in FspSerialIoUartDebugHelperLib
Static local variable cannot be accessed in PreMem phase and should be cleaned up.
Change-Id: I0d52774830cca50cd10459b577441b0840246315


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 5d65f9fbe94c516cac2b9a8b0bc4574f16fbb77c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:25 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcdCpuSmmRestrictedMemoryAccess: Build error fix when disabling PcdCpuSmmRestrictedMemoryAccess
This change impacts to internal only.
PcdCpuSmmRestrictedMemoryAccess is disabled in building special pool enabled image.
The PCD is secified to X64 arch in EDK2 core code so needs to specify the arch and disable it.
Change-Id: I2af12ee0b4c85c6744997d9c30519c04e95730f5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 1fe5deaf6c9a0f31d6abc61e0260f1038d730af1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:24 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/SetupVariablePei: Comment correction in SetupVariableCache callback
This commit corrects the comments in SetupVariableCacheCallback
to avoid any future confusions.
Change-Id: I10d65d9cb5f5f96f21e6b38447eb9b4af94c6cbe


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c

================================================================================ 
Commit: abc13922b68d0e4a81687b6886f8b2381c659c1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:23 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Add ACPI and NFIT tables for 2LM only mode.
Change-Id: I38852739ca4fcd3301871feac790a04b1890e8c5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c

================================================================================ 
Commit: decb6827ea42de2d1763b57f4fa30c2d478d91ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:21 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg, TigerLakePlatSamplePkg/BiosInfo: change macro name for BiosInfo size
Changes the macro name of BiosInfo size to BASE_FV_SIZE
to avoid any confusion. Also leaves todo comment to follow up
the duplicated entries for MCU.
Change-Id: I98f2a81001b6c4681171ebcdd4529fc5359ccc52


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c

================================================================================ 
Commit: c5f7ec9b73203a321a12014ce561a5c610d2abc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:15 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Misc File header cleanup
Add missing Intel Confidential tags to non-BSD files.
Change-Id: I5b3b11b28d3129abf9c6233f1cbab6dd4a6ed5a0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.asm
ClientOneSiliconPkg/Include/Library/BootMediaLib.h
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Include/Library/TraceHubHookLib.h
ClientOneSiliconPkg/Include/Protocol/HeciAccessProtocol.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.inc
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioDefine.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.asm

================================================================================ 
Commit: aee85165c4fa623ed0e96f4bd9246ae78375b461 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:10 2020 -0700 
-------------------------------------------------------------------------------- 
Clean up CPU_CFL Flags [Phase2]
Change-Id: Iaceaef0de24aac04450b623bf28951e55dda2518


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: 03f67c81a1aeb5a68a2d4278db721384e3e302eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSaInitLib: Tune WRC for IOTG
Tune WRC for IOTG for TCC.
Change-Id: Icb8277486320f277213078154cff650a76dfd3bc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: b783bf4a41a0ccdc6df91e090b11fc94926c5c93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I4f225bdcf82e3f9ce69718a7d796657aa760652a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9c83af4bfcdd0f8a677e7b4885a1b33bfcc0e98f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:02 2020 -0700 
-------------------------------------------------------------------------------- 
FspPkg: Serial Io Uart Provide option for not configuring native pin mux by FSP
Added support for Debug UART Pin Mux configuration in FSPM.
Change-Id: Ie69b745b57344061ee253418868d6a010a0de625


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: a10c8d926020cf2d420fb9ba85fb73afa90a6cd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3024_00
Change-Id: I508caea233d6fd05f8939e5e8eba344219e2ad46


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2d569d6f7134732f57ea3943f31fcbcd315865e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:52 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file
Add DDI port and PcieClkSrcUsage Upds to partial header.
Change-Id: Ie1b2785f681036fc7753da7e10829294965b4c54


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 474cdc5c54bf9a1e5f8f9b41b76cf796bcd8c4c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:50 2020 -0700 
-------------------------------------------------------------------------------- 
Removing CPU_CFL Flag from C1S Branch
-Clean Up
Change-Id: I3d7fdea2f13a8a6e9b664dd9f6859b1833b52599


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.nasm
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: bc0dbd1924cf783528a7631b8d176d82af84202a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet
For current design BaseTools supports both "if (PcdGet" and "#if FixedPcdGet"
for checking the value of FixedAtBuild Pcd,
however IpClean only supports  #if FixedPcdGetXXXX for now,
if we use "if (PcdGet" on the source code then IpClean won't be able to
clean up the relative code when we prepare the External code.
So make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGetXXXX
Change-Id: Ia957bb61e2b2dcdd90047cf68f15e81b431593d8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommonSmmLib.c

================================================================================ 
Commit: fb3d2bb31fce7614374ff94d910a5cdd3708331c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet
For current design BaseTools supports both "if (PcdGet" and "#if FixedPcdGet"
for checking the value of FixedAtBuild Pcd,
however IpClean only supports  #if FixedPcdGetXXXX for now,
if we use "if (PcdGet" on the source code then IpClean won't be able to
clean up the relative code when we prepare the External code.
So make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGetXXXX
Change-Id: I6920b8ee642ee796c2998303f20a2138f2483538


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: 3431d6de3f379f40649d0f20673bc979bd1bca6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:32 2020 -0700 
-------------------------------------------------------------------------------- 
Create PlatSamplePkg.dsc for TGL
Create PlatSamplePkg.dsc for TGL
It can build all inf files which under PlatSamplePkg with PlatformBuild.py
Change-Id: Icbe57cf995819517a333231180d2261414f0f4be


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.h
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf
TigerLakePlatSamplePkg/PlatformCommonLib.dsc
TigerLakePlatSamplePkg/PlatformDxeLib.dsc
TigerLakePlatSamplePkg/PlatformPeiLib.dsc
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/PlatformPkg.dsc
TigerLakePlatSamplePkg/PlatformPkgBuildOption.dsc

================================================================================ 
Commit: 183b3c724ad1e0abd15e82285fdd00094c433260 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:27 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
- Refactor FSP related modules
Change-Id: I08701efe3566977dcffe8a24b7347fc85f104178


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/FspInit/Pei/FspInit.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c

================================================================================ 
Commit: 5c9399c4baa4b8fed3f106ff775159dfb4781d7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:12 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeUtils: [EBG A0 PO] BIOS doesn't send "Get ME type" in case of SV ME FW
The function MeBiosGetMeMode must return "ME_MODE_DFX_FW" in case of the
CurrentState[0:3] field in MEFS1 is set to 0x0F. Currently this function
returns "ME_MODE_FAILED". As the result of that any HECI messages aren't
sent to the CSME.
Change-Id: Ic05322873babd83d11fe979182c6649a644c4ac1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: c213186bc2886df857730e5d5c85442b42d6e91b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:  Update USB3.1 SSPE register programming.
Ports 5 and 6 on USB 3 side non functional after changing lane 8 and 9 ownership to PCIe
SSPE register should be set based on lanes used not ports
Change-Id: Ib6feeafe2a32294367ceb2fce48221049dd3efc5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: c8b07401580524220c1dcb2597d36a6f32f68446 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGP-H] Incorrect PID used for ModPhy lane programming
Change-Id: I4d3ada903d0b7b49d972d05327fcd80204270254


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibTgl.c

================================================================================ 
Commit: ba1464e2a067420a22523acb8cce885e1e6fca7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SmmControlDriver uses DEBUG_INFO for SMI control reg read/writes - too verbose.
Part 2 Changed DEBUG msg level from EVENT to VERBOSE.
Change-Id: Ibc4158380c94cca750161386689a43daef4eb979


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c

================================================================================ 
Commit: f62bbcee00d7dcbb320182186962b90a78ed73ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:02 2020 -0700 
-------------------------------------------------------------------------------- 
Implement latest ADL 2LM Init flow.
- Program new register for ADL 2LM Astro controller
Change-Id: Icf7d753f6f49ad84820542fd559a99b56ae5bab5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PeiTwoLmInitFruLib.h

================================================================================ 
Commit: f424b4fef8f90ed7f1ecdf5c21bce2a17a7c0caf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Modified 2LM-PMEM ACPI DSM pass through command definitions.
Updating Pass Through DSM to incorporate new layout defination for input and output payload to
have command register as part of input payload and status register as part of output payload.
Change-Id: I77f2e868f1333f7b314daa22706f4d83a7814c64


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.h

================================================================================ 
Commit: 4a1797da5dbcb0643a2bc1dfa40b4084567eaf0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I6ad90a27b35959d32d634a595aff9e8773c48147


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a92328a27729098b9ac28703c946264e562ec584 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3023_00
Change-Id: I8c48bcb1ea072cda1aa0f0a30b09243e6271347b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 244b2de93e411fd143135818cd63380e2c8e3e68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP3/UP4][A6][Imaging] - Revert defaults on camera link3
Lane Used - X2
I2C Address - 0X1A
Flash Driver Selection - Disabled
Change-Id: I56d396b30145c8cad6003c5c346e1e9db944b749


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e653ddc3b41ccaed1d2bc17a9030e56d33f213c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:17 2020 -0700 
-------------------------------------------------------------------------------- 
Fix MrcInterface Alignment for CML
MrcInterface.h for CML did not match the updates to MemoryConfig.
Change-Id: I267a59f90314bf76dd7cf9e83c96d8c2b7d0ca9d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h

================================================================================ 
Commit: a65cad8090ba3e576c41985c3094a97a32db2f6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:13 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/BoardPkg: LPSS stuck in D0 when system is put into sleep blocking S0i2.0 entry
Added Touch Pad Interrupt programmiing when used as IOAPIC:
- GPIO rxevcfg to make sure it is Level triggered + new API in Gpio Lib
- GPIO RxInversion set to disabled
- Enable GPIRoutIOxAPIC
- Fixed RTD3 code to align with other GPIO settings
Change-Id: Iba9ab6773096eba61a85eba64b6ad3347ebf52db


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 26ad0c5fbf4bcbe5a119a90e02171deeb1275f5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:08 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jan 7 21:48:06 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bdbfa0bf8ad9619a344316f2bbff55b5ccedfba7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] BIOS knob change for enabling TME
-Enable TME by default
Change-Id: I55a2bb0910336bdc7fa4d9c1b7da8958c7d303ce


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7a1e8764c71142008898fab877a42a52e130294f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:02 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: USB2 SUS PG POR for TGP H
usb2 sus pg is enabled on bios but phy pg enable bit
Change-Id: I251c90d866fc9a7f1ee254629960da3b4251eef0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 689a5aa2dfcc5a773af3aba8444f5af6537fc1a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ib55d9a687c9068140fd4df3ea2ad7e7b39ca13a6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3d0a28e0fc3d03ae907efc94acf6f77c10919c79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3022_00
Change-Id: I163e97f46fa798b2695e343a7bbed438117124e1


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9856df7cbde7c9d179900e4d062836a966991f92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:48 2020 -0700 
-------------------------------------------------------------------------------- 
Unhide HECI3 for CSME WLAN Ghost device RCR for BIOS
Remove iTouch support as it is no longer supported.
Change HECI3 enable criteria to match new use case for the device.
Change-Id: I9f547bbba1cc366f721cfce21ce72cd4fa82bcbb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c

================================================================================ 
Commit: f3a5cb7e92888e242a753624aa00608ff05fddd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:44 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-S] [VP] [Audio] : DMIC, RefCodec, I2S are not detected in device manager even as YB device under OED
ADL has 28 PCIe root port but NVS was aligned to 24 root porst. Add more space for PCIe NVS.
Change-Id: I5ceabebfa6eacbdda55989b4a84c92058295145f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 3d6fc1bb4e821d5f1a7662860d43203f29122950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG]FOMS are not getting printed in external BIOS
FOMS Control Policy and CpuPcieHwEqDumpFoms added to external release
Impacted Platforms:TGL, ADL, RKL, SBX
Change-Id: I71be8ea252be02ce4625a4802d3b303930454ff3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 86e00dc5992f9857a42561841c51bfa40358bf3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:32 2020 -0700 
-------------------------------------------------------------------------------- 
TGL Dekel PCIe New recipe (ww1.2) to be intercepted in BIOS
Changes Done for TGL Dekel PCIe New recipe.
Change-Id: Ic19e9f3009e8659e2021e3c26fc5ce2141f8b766


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 4decc68c62877856319cb5a1236d5b12b614ae91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG]Program 2LM specific values/flows as per latest BWG
Program IPCS, DCAP and CCFG registers for 2LM, according to latest BWG
Impacted Platforms:TGL, ADL, RKL, SWX
Change-Id: I0d70d09f68c9e0ba493de2c0d71e28ea1b28bf44


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: b671b5ccc378c175e9e03b661cca2fad66f39d0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:24 2020 -0700 
-------------------------------------------------------------------------------- 
[FSP][Platform][Board][C1S] PcdEdk2MasterEnable is obsolete
PcdEdk2MasterEnable was used to upgrade EDK2 version in past.
Currently, we use Edk2:Override/trunk to sync Edk2 change automatically, so the PcdEdk2MasterEnable is no longer needed.
Change-Id: Ie3fb86024cb4e05160e1a2f668d7c378708e8e41


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc

================================================================================ 
Commit: 3273f13b42d7051bfa5438738519cc6aeb1905d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:19 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGL] TGP-H Update TGPIO Pin mapping info
TGP-H Update TGPIO Pin mapping info.
Change-Id: Idd9cc27e63bc254999aec3e10de0de6bae92fe05


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: edc9df3e18d3a96d9a3cab719649f91d4f2f26b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: Iecb42f2ae6b40c04dc8f6dd86ab5e0c53cf1707b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 6cb98cbc62f42682caffe356bc59a666bd3f9ec1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3011_00
Change-Id: Ieafa47aaa173a18d5a41b4d9ea331e7a4b8cbad5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bee53c30a7794951edb706862f08aba5f4485e6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:51 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Request for BIOS setup options
Remove Coeff Cm/Cp from menu
Change-Id: Id82179b07edd806aa0b29d66339dbc8f2726e723


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ae6299b79e07808fc3e919c3bfa574b3637a474e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:47 2020 -0700 
-------------------------------------------------------------------------------- 
Add API to determine if TSCU programming support for CPU TraceHub.
Impact Platforms: ADL
Change-Id: If4aa3ee805caf9e02ee6974676aa46852e6b1234


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf

================================================================================ 
Commit: 038851e2f3375166f227803a9e2c755611780b11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:44 2020 -0700 
-------------------------------------------------------------------------------- 
[WOSPM] BIOS should provide DSM interface to PEP to query IPC1 mailbox interface
The patch aims to sync following Lakefield patches to TGL
Some changes being made when sync:
1) Converge above two into one
2) Move PmcPrivateLib related code into ClientOneSiliconPkg/IpBlock/Pmc
Change-Id: I487bb5d946084d74d21620c1f8b481c714827cce


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 702f88b181790895f5ac40cad0079ad5b7efddca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:34 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
- Refactor PlatformInitAdvancedDxe driver to be aligned with CPU MSR convergence
Change-Id: If4608297a5b8d969fe6ba16c0f2a213b1ae560a8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: bede2f826c6b31914bd0aa0eec61ddd7aeeeaba0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ib0f58710c6b096bc465111a33ed0559448e349d6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 116151f06d2fa69f43967246b30902980c094a54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: I5395dc87f17b5619ad08cfb41953e693bff897ab


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0bcd5a16de9a4c8302e5d60d5c287afaa97fe7de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3017_00
Change-Id: I84ea86f79a83e05696999c02e890484a2e8843ee


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 04605aedbdb78f83b40d88aea23796c803b75beb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:04 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG] GPIO renaming
Renamed GPIOs to unified format.
Change-Id: Idd393f9f303a1a5402eec5a555f74f71ebc55050


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c

================================================================================ 
Commit: ab8e4d9e8f86304eb0e45721ee6d894688601dbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Idcf0e9589d912f0d6689d2a964783a2f20c562cc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: abe17b4ccf9536aea96f57942be76a42ca8b3303 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3016_00
Change-Id: Ia17344f563eabbd78e5923cf9bdc314bd871d1d2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c61fed8bccb02798901ba5f7cb2819a09efc4d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update ACPI HID for TGP H
Based on spec INT34C6 is the ACPI HID for TGP H
Change-Id: Ifec803fbf6ed784f39e01658cb57ed451c1abfac


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer2.h

================================================================================ 
Commit: 99a06e1655a5c87bb22ee043587cd9d7534bd311 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PM] When c6dram is enabled in BIOS, bios should write 0x3 to MAILBOX_BIOS_CMD_WRITE_C6DRAM_CONFIG (0x1D)
-Write 0x3 to MAILBOX_BIOS_CMD_WRITE_C6DRAM_CONFIG (0x1D) when C6DRAM is enabled in BIOS
Change-Id: I5de7264b00bb4b8775a2995518ac0cf2d33307d6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: 953c66847c009f85d25a343191cb6611ef5917e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I64df7d2ce6367eb9cd4bbbb58de53720f6be77af


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bb78374441eef2c065bdbbb93f2cc3c99b1880e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: I40d5fc5f01782db923a6a4e1e5d3a715dd9728b7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: e3009c73bed9cd9fe4c65731771f02434ff608a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3015_00
Change-Id: Iff7a960014ff15a0c1ed4a96123e125868af05ad


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f5f05983230d5a4d897cba68eae6fc92c34f6ef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:31 2020 -0700 
-------------------------------------------------------------------------------- 
Add RP21-RP24 support in pep.asl
In pch.asl, the PCIE root port has been enumerated to RP24.
But pep.asl only enumerated to RP20 for PEP constraint.
The change is to support RP21-RP24 in pep.asl and aligned to pch.asl.
Change-Id: Id324dd2786448465a3273068179be68f51f58a89


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 003797e70ae018e814d7e4175de23ec0406a1ef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:26 2020 -0700 
-------------------------------------------------------------------------------- 
Enable TCSS RTD3 BIOS menu option on TGL by default - take2
1. The TC cold should still be kept as disabled due to TGL Ax stepping VTD issue, it will be enabled after B0 PO.
2. Added missing policy print.
Change-Id: I3c9d5089ef2ccde6c09bc650b23925065cd29281


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 1d5e4cffbee3dc623ec3565a0dbe0f6289ca27e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:23 2020 -0700 
-------------------------------------------------------------------------------- 
RKL BIOS compatibility: Intel Turbo Boost Max Technology 3.0
- Enable iTBMT 3.0
- Resolved GV cycle and TAT p-state random switech issue
- Check ITBMT supported by comparing OCMB 0x1C Fused P0
- Default enable ITBMT feature and supperss if not supported
Change-Id: I249b5989eb85c4bb12166764cc74a7217b8da1fe


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbmIoTrap.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6c440ab16a2c50764b78d43ea5cc7900689b8f2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] DSM WiFI Feature Enabling
Adding Setup options for DSM Wifi feature Enablement
Change-Id: I7454d79146fdb6a463380958daf33678c5a63058


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 45e5116e11f4d51ae4413756ad1ab0eb57820a0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:13 2020 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1307135941][RKL][MRC][U][Fix Automatic MRC Version / Release notes update via TC on RKL]
Update TeamCity automation scripts to increment MRC version and update ReleaseNotesRkl.txt
Change-Id: I228288af059341eda23b19ab3493097792908084


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Prep.bat

================================================================================ 
Commit: 313bb73c7d72e5b5d5acba9758994fdbc72d8fc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 3 02:10:57 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a8125a1672dcc6d359de0063d4d1cde88b94314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:06 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove VirtualMsrcommon.h
Change-Id: If0fe8ff06c27dd94701355a1a723a95f60c463aa


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/VirtualMsrcommon.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SignedFirmwareUpdate.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 30a1809821145ee7986ebb515041dfce73d6fd92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:02 2020 -0700 
-------------------------------------------------------------------------------- 
Extended VBT not supported for Gen9
Remove extended VBT support when Gen9 is detected
Change-Id: I68ff07e04a633b296710da4d7f7dc44260e12129


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeIgdOpRegionInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInitLib.inf

================================================================================ 
Commit: 1fae05ca57b3106f1865756a453213d05e41bf88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:00 2020 -0700 
-------------------------------------------------------------------------------- 
Clean up CPU_CFL Flags [Phase1]
Change-Id: Ie51a4ae4eda11d9bdb7ce0ca6d45ca2369567d4c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 751e26b9132e0f68b99bd90293e46f8991c99136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TigerLakeBoardPkg] Measure SMBIOS table into TPM PCR[1]
Port from CML.
Confirmed SMBIOS measurement is conducted after all SMBIOS entries are added during BIOS boot.
Confirmed TPM PCR[1] values remain unchanged across multiple boots when SMBIOS table configuration remain unchanged.
Change-Id: If1220ed14be3dc0bb9d3cedf12f58b549892d870


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9291b93841217ec9c0f227500d35ae8960a89102 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:46 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg, TigerLakePlatSamplePkg/BiosInfo: Fixed BiosInfo structure size definition
This commit fixes BiosInfo structure sizes
based on FixedAtBuild PCD values.
Also, fixes wrong name of PCD for FvTsnMacAddress.
Change-Id: If18368bd3a2ceed77dc7d5622c6f139cde5e5a38


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf

================================================================================ 
Commit: c318145ea164380bf1cc3b0460d50882f5a04885 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: The SMBIOS table 130 and 131 must be created only for client firmware
The SMBIOS table 130 and 131 must be created only in case of ME runs client firmware.
For SPS FW these tables cannot be created, the following changes were done:
1. MeSmbios is run only for ME client firmware.
2. gMeSmbiosTablesUpdateProtocolGuid is installed only for ME client fw.
Change-Id: I04ec7e403b00d5c9d0eedae8d74d7789f2661c1a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf

================================================================================ 
Commit: d363557a322256970b64b214b864a92c6b37e05d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:34 2020 -0700 
-------------------------------------------------------------------------------- 
S0ix requires otpimzed EXT FET RAMP times in PMC
Added PMC programming for both IsFet/Fet:
Fet:   7 * 31 us = 217 us
IsFet: 9 * 10 us = 90  us
Change-Id: I65adac4450ca1fd067e3c2e9194aa3ed600071cd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: efde328efca0952398debd3540ea39712ecfad1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ibd86f3e743a8c513f9950c8abdc8f7cc565b726c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c21fee577505f1ae5f507fed33838f4e1127696f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3014_00
Change-Id: Ib71b8f3a215d2346aaf6fc4fd1d15d4cb31dc2f1


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc1c9f4fda915a4516b2ebfeb2e4fc41e08461ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:18 2020 -0700 
-------------------------------------------------------------------------------- 
Add DP-In support in C1S.
1) Get DpIn Cpu Private Data.
2) Check Gfx card connected on PEG Slot from GfxHobData.
3) Verify DP-In port map is set properly from DP-In Config Block.
4) Initialize DpIn IOM register as per DpIn Policy.
Note:- This Code review part only contain C1S related code. Corresponding Product and Platform related code will be in separate code review.
Change-Id: I6051bf180a8542b58162f1bde9c79ab86120ee2b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/DpInPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyPreMemLib.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3fcc969458f9fe0f144fc484df6ee32a0e6d303b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:12 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/*Pm: BIOS shall properly configure Power Management in EBG
Programmed EBG PG values according to BWG for following IP blocks:
* eSPI
* DMI
* SATA
* SMBUS
* cAVS
* xHCI
* LPC
Change-Id: I62b86a073d225608021b1979c656dfcd16b4e268


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Espi/EspiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/LpcConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiLpcLib/PeiLpcLib.c

================================================================================ 
Commit: efcf286d4abc35d4c43d22b3faa73c442e801aa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:10 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib
Remove the following files:
ClientCommonPkg/Csm/*
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/*
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Include/CsmConfig.h
And also modify related files.
We don't support legacy BIOS any more, so remove them.
Change-Id: I879d4b965edbec9da86ce104577a22c9f0d40485


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Csm/Include/Framework/BootScript.h
ClientCommonPkg/Csm/Include/Framework/DxeCis.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
ClientCommonPkg/Csm/Include/Framework/Hob.h
ClientCommonPkg/Csm/Include/Framework/StatusCode.h
ClientCommonPkg/Csm/Include/FrameworkDxe.h
ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
ClientCommonPkg/Csm/TcgLegacy/Tis.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h

================================================================================ 
Commit: a44654b720735cff74c877227d237d09de79ab35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSiFviInitLib: MRC version is not enumerating in system scope tool
This patch introduces a library instance of PeiSiFviInitLib.inf to fix
the issue that MemRC version is not enumerating in System Scope tool.
Change-Id: I107d4794e9570c5bcd794a81157e2c471fc244b6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.h
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 8f3a60ed6da95227a7f998b53dcf1a6f34052c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:00 2020 -0700 
-------------------------------------------------------------------------------- 
TBT BIOS: Disable PCIE tunneling for USB4 host routers for FW CM
1. Add ITbtPcieTunnelingForUsb4 to ITBT ConfigBlock and deprecated ITbtSecurityLevel.
2. Add SETUP item to control the PCIe tunneling for USB4
3. Based on policy to program security level register.
Change-Id: Ic0bbac9e8fc64a28d9f8d813548b47858017c364


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
TigerLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 4933cd5c44259fc9402c72cd8a1f32f6fdf9f54d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:45 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove FscpMsrcommon.h
Change-Id: I464e8bf6deaeab6593bfe1f4c8154c08c9c6e646


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/FscpMsrcommon.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: a67a922114235293a4346da72a11346077d06c38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ie55b2c3bf75e64e47eb0f12c42a017580e9c3048


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 531149bb97b94e722fef63ccdc130b798b26e1e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3013_00
Change-Id: I0367f2f99f03580a634f4cfc1cdbadd0f3b5f2ab


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7cbac3e802f623409da94b2db3e0f9241d543ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:25 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] BIOS Shall configure ADL CPU Side portIDs
Impacted Platforms:ADL, TGL, JSL, SBX, RKL
Change-Id: I692f7c37359ffb6d2e56d4961da7f132a47d5174


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInitCommon.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf

================================================================================ 
Commit: 934f9081ce602c90fae2f8c6c34e813330314fb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove SGx feature
-Remove SGX code from TGL codebase
Change-Id: I67bf9c0c592cbb32a853186ad0a16c82fbcb53d8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SoftwareGuardSetupData.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 4b273fe0d9195489f5ac18a0d8486bc09f6bc0ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:18 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Dec 31 20:36:22 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4134fc7142fc4fe193e47f59a0353145a937711 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Getting Mc0 and Mc1 sizes from MRC.
Change-Id: I23e74f25305937b979bb7d42aca1bda202664f82


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c

================================================================================ 
Commit: 98755ccb3847021fc433e5527b79ea84ef056f6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I7049a2d449a1169753acbd5891ef182333430e3d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6df624f8f49f565b16f36f5c96a46993a54ed710 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2532_00
Change-Id: I3619d50951c2e4b986495d250119ba712586d91a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b4408f2707ab241e3cbd5409d53072da0ec138c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:03 2020 -0700 
-------------------------------------------------------------------------------- 
Align FWSTS1 definitions with ME BWG specification
"ManufacturingMode" name field has been replaced with "SpiProtectionMode"
Change-Id: I05dfebb8cd858ebd6ae486c3f320368d5980b863


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c

================================================================================ 
Commit: 98bdd51a95fdb0f5c5a894ebfa63885bb7d9fb85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:00 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/SetupVariablePei, PlatformInitAdvancedPreMem: Move variable patch to SetupVariablePei
This commit consolidates Setup variable creation, calling patch table,
and caching processes to SetupVariablePei.
- Moves gPatchConfigurationDataPreMemPpiGuid definition
from PlatformPkg.dec to BoardPkg.dec as the variable patch table
is defined based on board configuration.
The PPI gets installed after default setup variables are generated
in SetupVariablePei.
- Introduces a new PPI, gSetupVariablesReadyPpiGuid, which indicates
the variable readiness based on board configuration.
The PPI gets installed at the end of the callback where applying
the variable patch table in the board initialization,
or installed in SetupVariablePei if Setup variables are already found.
- Moves the variable caching process from PlatformInitAdvancedPreMem to
SetupVariablePei which registers the callback which gets called
on gSetupVariablesReadyPpiGuid.
Change-Id: I79d13ad88149a1978b25065eb65dc210ad8179eb


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 3293c569d6f010099f2ccc252a791043f3032061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:58:54 2020 -0700 
-------------------------------------------------------------------------------- 
[Problem]TGL_UP4 CRB BIOS[TGL_Y A2]: PCIe x4 slot is not working in OS level but working in Bios menu
[Solution]
1) Set the reset polarity to active low
Change-Id: Ifca75f85e3be64979d4bdca364cd78a8aadff455


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 00742041585ef40acb5dc6a4a9b45c3ac0bca67e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:58:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Responsiveness S3 Resume regression between v2497 and v2511 BIOS
commit id : 35053b2c39c75d49c9eb3cb13ef2f1eb883805f7
removed BootMode != BOOT_ON_S3_RESUME check for Advanced/UefiBoot/OsBoot FV installation will increase S3 time,
recover it, and also add S3_resume check for the Hob Build.
Change-Id: I9fc33be01d11fb89245c4823167ae25d70d3e3ca


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: 2340e893d56f52cded9c5d5ee418e128732097c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:58:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I91d44ebd198baba7c8d9ed708e8eaa243d3f89ef


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b74ea6f32a30473f6b7084236d448a37e5f3ab35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:58:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2531_00
Change-Id: Iff38757959fd2946e243a7fe60908f6b42c3d951


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ac351cba18d7e91b94cda889c7dfce33f0cc0831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:58:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: I73330572d2110ef49cc8919f16eceb78ff0225b3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0535adb7e306e60e750224020a5cd1c7ce6b0db2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 00:14:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2527_00
Change-Id: Ic8e6597a90616aeefbec1664ef381d2bde335c0d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Guid/VariableSmi.h
ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
ClientCommonPkg/Include/Protocol/IrqTableInfo.h
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriod.c
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriodDxe.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.inf
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/Include/VmdInfoHob.h
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchHybridStorageHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
Release_Notes.docx
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl
TigerLakeBoardPkg/BiosId.env
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPreMem.h
TigerLakeBoardPkg/postbuild.bat
TigerLakeFspBinPkg/Fsp.bsf
TigerLakeFspBinPkg/Fsp.fd
TigerLakeFspBinPkg/Include/FspUpd.h
TigerLakeFspBinPkg/Include/FspmUpd.h
TigerLakeFspBinPkg/Include/FspsUpd.h
TigerLakeFspBinPkg/Include/FsptUpd.h
TigerLakeFspBinPkg/Include/MemInfoHob.h
TigerLakeFspBinPkg/Include/SmbiosCacheInfoHob.h
TigerLakeFspBinPkg/Include/SmbiosProcessorInfoHob.h
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000054.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000056.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
TigerLakePlatSamplePkg/Include/CpuSmm.h
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Include/SoftwareGuardSetupData.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
TigerLakePlatSamplePkg/Setup/TbtSetup.uni
TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
readme.txt
~$lease_Notes.docx
