// Seed: 1482385408
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input wand id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    input wire id_6,
    input tri0 id_7,
    input wor id_8
);
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    output tri  id_2
);
  wire id_4;
  wire id_5, id_6;
  module_0(
      id_2, id_2, id_0, id_1, id_0, id_1, id_1, id_0, id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wand id_3
);
  id_5 :
  assert property (@(1) 1'b0)
  else id_5 <= (1);
  assign {id_2, id_0} = 1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_3 (
    output logic id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  wand  id_3,
    output logic id_4,
    input  tri0  id_5,
    input  uwire id_6,
    output logic id_7
);
  assign id_0 = 1;
  reg id_9;
  module_2(
      id_3, id_1, id_1, id_3
  );
  wire  id_10;
  logic id_11;
  final begin
    id_0 <= id_11;
    #1;
    id_7 <= 1;
    id_9 <= id_11 == 1;
    id_4 = id_11;
  end
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
