Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Byron Montenegro/Documents/02.Proyectos_VHDL/contador/contador09.vhd" in Library work.
Architecture behavioral of Entity contador09 is up to date.
Compiling vhdl file "C:/Users/Byron Montenegro/Documents/02.Proyectos_VHDL/contador/DPSWS.vhd" in Library work.
Architecture behavioral of Entity dpsws is up to date.
Compiling vhdl file "C:/Users/Byron Montenegro/Documents/02.Proyectos_VHDL/contador/Top.vhd" in Library work.
Entity <top> compiled.
Entity <Top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <contador09> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DPSWS> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top> in library <work> (Architecture <Behavioral>).
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <contador09> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/Byron Montenegro/Documents/02.Proyectos_VHDL/contador/contador09.vhd" line 49: Mux is complete : default of case is discarded
Entity <contador09> analyzed. Unit <contador09> generated.

Analyzing Entity <DPSWS> in library <work> (Architecture <Behavioral>).
Entity <DPSWS> analyzed. Unit <DPSWS> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <contador09>.
    Related source file is "C:/Users/Byron Montenegro/Documents/02.Proyectos_VHDL/contador/contador09.vhd".
WARNING:Xst:1780 - Signal <delay_mux> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit ROM for signal <display$mux0001> created at line 33.
    Found 8-bit register for signal <display>.
    Found 3-bit register for signal <enable>.
    Found 4-bit up counter for signal <contador>.
    Found 24-bit up counter for signal <delay_cambio>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <contador09> synthesized.


Synthesizing Unit <DPSWS>.
    Related source file is "C:/Users/Byron Montenegro/Documents/02.Proyectos_VHDL/contador/DPSWS.vhd".
Unit <DPSWS> synthesized.


Synthesizing Unit <Top>.
    Related source file is "C:/Users/Byron Montenegro/Documents/02.Proyectos_VHDL/contador/Top.vhd".
WARNING:Xst:1780 - Signal <a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 2
 3-bit register                                        : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <enable_0> (without init value) has a constant value of 1 in block <contador09>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <contador09>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_display_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <contador09> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <enable_0> (without init value) has a constant value of 1 in block <contador09>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <display_7> (without init value) has a constant value of 1 in block <contador09>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Top> ...

Optimizing unit <contador09> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 99
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 23
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 2
#      LUT4                        : 14
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 37
#      FD                          : 7
#      FDR                         : 25
#      FDRE                        : 4
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       23  out of    704     3%  
 Number of Slice Flip Flops:             35  out of   1408     2%  
 Number of 4 input LUTs:                 44  out of   1408     3%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    108    12%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.961ns (Maximum Frequency: 201.573MHz)
   Minimum input arrival time before clock: 2.665ns
   Maximum output required time after clock: 5.248ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.961ns (frequency: 201.573MHz)
  Total number of paths / destination ports: 1122 / 68
-------------------------------------------------------------------------
Delay:               4.961ns (Levels of Logic = 8)
  Source:            contador09/delay_cambio_14 (FF)
  Destination:       contador09/contador_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: contador09/delay_cambio_14 to contador09/contador_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.495   0.488  contador09/delay_cambio_14 (contador09/delay_cambio_14)
     LUT4:I0->O            1   0.561   0.000  contador09/contador_and00001_wg_lut<0> (contador09/contador_and00001_wg_lut<0>)
     MUXCY:S->O            1   0.523   0.000  contador09/contador_and00001_wg_cy<0> (contador09/contador_and00001_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  contador09/contador_and00001_wg_cy<1> (contador09/contador_and00001_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  contador09/contador_and00001_wg_cy<2> (contador09/contador_and00001_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  contador09/contador_and00001_wg_cy<3> (contador09/contador_and00001_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  contador09/contador_and00001_wg_cy<4> (contador09/contador_and00001_wg_cy<4>)
     MUXCY:CI->O          29   0.065   1.074  contador09/contador_and00001_wg_cy<5> (contador09/contador_and00001_wg_cy<5>)
     LUT4:I3->O            4   0.561   0.499  contador09/contador_and0000 (contador09/contador_and0000)
     FDRE:R                    0.435          contador09/contador_0
    ----------------------------------------
    Total                      4.961ns (2.900ns logic, 2.061ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              2.665ns (Levels of Logic = 2)
  Source:            DPSwitch0 (PAD)
  Destination:       contador09/enable_2 (FF)
  Destination Clock: clk rising

  Data Path: DPSwitch0 to contador09/enable_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.465  DPSwitch0_IBUF (DPSwitch0_IBUF)
     LUT2:I0->O            2   0.561   0.380  DPSWS/a1 (b)
     FDR:R                     0.435          contador09/enable_2
    ----------------------------------------
    Total                      2.665ns (1.820ns logic, 0.845ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            contador09/display_6 (FF)
  Destination:       display<6> (PAD)
  Source Clock:      clk rising

  Data Path: contador09/display_6 to display<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.495   0.357  contador09/display_6 (contador09/display_6)
     OBUF:I->O                 4.396          display_6_OBUF (display<6>)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.16 secs
 
--> 

Total memory usage is 252024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

