--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MODE_BUTTON |    2.489(R)|      SLOW  |   -0.218(R)|      SLOW  |CLK_BUFGP         |   0.000|
RX          |    3.613(R)|      SLOW  |   -1.108(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
INDEX_RX<0>   |         8.516(R)|      SLOW  |         4.494(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<1>   |         8.760(R)|      SLOW  |         4.687(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<2>   |         8.280(R)|      SLOW  |         4.325(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<3>   |         8.763(R)|      SLOW  |         4.683(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<0>   |         9.074(R)|      SLOW  |         4.924(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<1>   |         8.422(R)|      SLOW  |         4.436(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<2>   |         8.329(R)|      SLOW  |         4.440(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<3>   |         8.234(R)|      SLOW  |         4.360(R)|      FAST  |CLK_BUFGP         |   0.000|
MODE_LED      |         8.748(R)|      SLOW  |         4.753(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<0>|        10.447(R)|      SLOW  |         4.891(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|        10.147(R)|      SLOW  |         4.903(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         9.959(R)|      SLOW  |         4.839(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         8.958(R)|      SLOW  |         4.165(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|        10.018(R)|      SLOW  |         4.833(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         9.300(R)|      SLOW  |         4.091(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         8.660(R)|      SLOW  |         4.125(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         8.932(R)|      SLOW  |         4.031(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         7.897(R)|      SLOW  |         4.093(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         9.093(R)|      SLOW  |         4.896(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         9.331(R)|      SLOW  |         5.076(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |        10.146(R)|      SLOW  |         5.655(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |    4.201|         |         |         |
RESET_BUTTON       |    4.834|    4.834|         |         |
RESET_SECOND_BUTTON|    3.825|    3.825|         |         |
SEND_BUTTON        |    3.743|    9.957|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    2.589|         |
RESET_BUTTON       |         |         |    2.331|    2.331|
RESET_SECOND_BUTTON|         |         |    0.674|    0.674|
SEND_BUTTON        |         |         |         |   -0.672|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_SECOND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    2.589|         |
RESET_BUTTON       |         |         |    2.421|    2.421|
RESET_SECOND_BUTTON|         |         |    0.878|    0.878|
SEND_BUTTON        |         |         |         |   -0.672|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    8.775|         |
RESET_BUTTON       |         |         |         |    2.077|
RESET_SECOND_BUTTON|         |         |         |    0.132|
SEND_BUTTON        |         |         |    0.963|    0.963|
-------------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
INPUT_DATA<0>  |OUTPUT_DATA<0> |    9.729|
INPUT_DATA<0>  |OUTPUT_DATA<1> |    9.695|
INPUT_DATA<0>  |OUTPUT_DATA<2> |   10.044|
INPUT_DATA<0>  |OUTPUT_DATA<3> |    9.152|
INPUT_DATA<0>  |OUTPUT_DATA<4> |    9.889|
INPUT_DATA<0>  |OUTPUT_DATA<5> |    8.813|
INPUT_DATA<0>  |OUTPUT_DATA<6> |    8.448|
INPUT_DATA<0>  |OUTPUT_DATA<7> |    8.716|
INPUT_DATA<1>  |OUTPUT_DATA<0> |   10.643|
INPUT_DATA<1>  |OUTPUT_DATA<1> |   10.750|
INPUT_DATA<1>  |OUTPUT_DATA<2> |   10.556|
INPUT_DATA<1>  |OUTPUT_DATA<3> |    9.673|
INPUT_DATA<1>  |OUTPUT_DATA<4> |   10.843|
INPUT_DATA<1>  |OUTPUT_DATA<5> |    9.794|
INPUT_DATA<1>  |OUTPUT_DATA<6> |    9.456|
INPUT_DATA<1>  |OUTPUT_DATA<7> |    9.597|
INPUT_DATA<2>  |OUTPUT_DATA<0> |   10.450|
INPUT_DATA<2>  |OUTPUT_DATA<1> |   10.168|
INPUT_DATA<2>  |OUTPUT_DATA<2> |   10.481|
INPUT_DATA<2>  |OUTPUT_DATA<3> |    9.520|
INPUT_DATA<2>  |OUTPUT_DATA<4> |   10.921|
INPUT_DATA<2>  |OUTPUT_DATA<5> |    9.701|
INPUT_DATA<2>  |OUTPUT_DATA<6> |    9.524|
INPUT_DATA<2>  |OUTPUT_DATA<7> |    9.253|
INPUT_DATA<3>  |OUTPUT_DATA<0> |    9.875|
INPUT_DATA<3>  |OUTPUT_DATA<1> |    9.583|
INPUT_DATA<3>  |OUTPUT_DATA<2> |    9.773|
INPUT_DATA<3>  |OUTPUT_DATA<3> |    8.714|
INPUT_DATA<3>  |OUTPUT_DATA<4> |    9.561|
INPUT_DATA<3>  |OUTPUT_DATA<5> |    8.869|
INPUT_DATA<3>  |OUTPUT_DATA<6> |    8.586|
INPUT_DATA<3>  |OUTPUT_DATA<7> |    8.830|
RX             |RX_LED         |    5.969|
---------------+---------------+---------+


Analysis completed Thu May 26 20:06:10 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4590 MB



