{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620933520651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620933520651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 12:18:40 2021 " "Processing started: Thu May 13 12:18:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620933520651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933520651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp_adder -c fp_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp_adder -c fp_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933520651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620933520943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620933520943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 fp_adder.v(504) " "Verilog HDL Declaration information at fp_adder.v(504): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 504 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 fp_adder.v(505) " "Verilog HDL Declaration information at fp_adder.v(505): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 505 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 fp_adder.v(506) " "Verilog HDL Declaration information at fp_adder.v(506): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 506 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 fp_adder.v(507) " "Verilog HDL Declaration information at fp_adder.v(507): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 507 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 fp_adder.v(508) " "Verilog HDL Declaration information at fp_adder.v(508): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 508 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 fp_adder.v(509) " "Verilog HDL Declaration information at fp_adder.v(509): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 509 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(643) " "Verilog HDL Expression warning at fp_adder.v(643): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 643 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(644) " "Verilog HDL Expression warning at fp_adder.v(644): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 644 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(645) " "Verilog HDL Expression warning at fp_adder.v(645): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 645 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(646) " "Verilog HDL Expression warning at fp_adder.v(646): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 646 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(647) " "Verilog HDL Expression warning at fp_adder.v(647): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 647 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(648) " "Verilog HDL Expression warning at fp_adder.v(648): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 648 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(649) " "Verilog HDL Expression warning at fp_adder.v(649): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 649 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(650) " "Verilog HDL Expression warning at fp_adder.v(650): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 650 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(651) " "Verilog HDL Expression warning at fp_adder.v(651): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 651 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(653) " "Verilog HDL Expression warning at fp_adder.v(653): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 653 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(660) " "Verilog HDL Expression warning at fp_adder.v(660): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 660 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(661) " "Verilog HDL Expression warning at fp_adder.v(661): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 661 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(662) " "Verilog HDL Expression warning at fp_adder.v(662): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 662 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(663) " "Verilog HDL Expression warning at fp_adder.v(663): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 663 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(664) " "Verilog HDL Expression warning at fp_adder.v(664): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 664 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(665) " "Verilog HDL Expression warning at fp_adder.v(665): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 665 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(666) " "Verilog HDL Expression warning at fp_adder.v(666): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 666 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(667) " "Verilog HDL Expression warning at fp_adder.v(667): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 667 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(668) " "Verilog HDL Expression warning at fp_adder.v(668): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 668 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(670) " "Verilog HDL Expression warning at fp_adder.v(670): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 670 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(677) " "Verilog HDL Expression warning at fp_adder.v(677): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 677 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(678) " "Verilog HDL Expression warning at fp_adder.v(678): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 678 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(679) " "Verilog HDL Expression warning at fp_adder.v(679): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 679 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(680) " "Verilog HDL Expression warning at fp_adder.v(680): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 680 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(681) " "Verilog HDL Expression warning at fp_adder.v(681): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 681 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(682) " "Verilog HDL Expression warning at fp_adder.v(682): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 682 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(683) " "Verilog HDL Expression warning at fp_adder.v(683): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 683 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(684) " "Verilog HDL Expression warning at fp_adder.v(684): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 684 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(685) " "Verilog HDL Expression warning at fp_adder.v(685): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 685 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(687) " "Verilog HDL Expression warning at fp_adder.v(687): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 687 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(695) " "Verilog HDL Expression warning at fp_adder.v(695): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 695 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(696) " "Verilog HDL Expression warning at fp_adder.v(696): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 696 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(697) " "Verilog HDL Expression warning at fp_adder.v(697): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 697 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(698) " "Verilog HDL Expression warning at fp_adder.v(698): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 698 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(699) " "Verilog HDL Expression warning at fp_adder.v(699): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 699 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(700) " "Verilog HDL Expression warning at fp_adder.v(700): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 700 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(701) " "Verilog HDL Expression warning at fp_adder.v(701): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 701 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(702) " "Verilog HDL Expression warning at fp_adder.v(702): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 702 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(703) " "Verilog HDL Expression warning at fp_adder.v(703): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 703 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fp_adder.v(705) " "Verilog HDL Expression warning at fp_adder.v(705): truncated literal to match 2 bits" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 705 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 fp_adder.v(599) " "Verilog HDL Declaration information at fp_adder.v(599): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 599 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 fp_adder.v(600) " "Verilog HDL Declaration information at fp_adder.v(600): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 600 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 fp_adder.v(601) " "Verilog HDL Declaration information at fp_adder.v(601): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 601 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 fp_adder.v(602) " "Verilog HDL Declaration information at fp_adder.v(602): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 602 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 fp_adder.v(603) " "Verilog HDL Declaration information at fp_adder.v(603): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 603 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 fp_adder.v(604) " "Verilog HDL Declaration information at fp_adder.v(604): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 604 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620933529544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_adder.v 6 6 " "Found 6 design units, including 6 entities, in source file fp_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_adder " "Found entity 1: fp_adder" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620933529554 ""} { "Info" "ISGN_ENTITY_NAME" "2 referenceKeypad " "Found entity 2: referenceKeypad" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620933529554 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_to_binary " "Found entity 3: char_to_binary" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620933529554 ""} { "Info" "ISGN_ENTITY_NAME" "4 display " "Found entity 4: display" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620933529554 ""} { "Info" "ISGN_ENTITY_NAME" "5 display_vector " "Found entity 5: display_vector" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620933529554 ""} { "Info" "ISGN_ENTITY_NAME" "6 clock_dividertest " "Found entity 6: clock_dividertest" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620933529554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk fp_adder.v(62) " "Verilog HDL Implicit Net warning at fp_adder.v(62): created implicit net for \"clk\"" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620933529554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp_adder " "Elaborating entity \"fp_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_under fp_adder.v(17) " "Verilog HDL or VHDL warning at fp_adder.v(17): object \"f_under\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum1 fp_adder.v(36) " "Verilog HDL or VHDL warning at fp_adder.v(36): object \"sum1\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pushout_11 fp_adder.v(55) " "Verilog HDL or VHDL warning at fp_adder.v(55): object \"pushout_11\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fp_adder.v(99) " "Verilog HDL assignment warning at fp_adder.v(99): truncated value with size 32 to match size of target (2)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fp_adder.v(112) " "Verilog HDL assignment warning at fp_adder.v(112): truncated value with size 32 to match size of target (2)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fp_adder.v(132) " "Verilog HDL assignment warning at fp_adder.v(132): truncated value with size 32 to match size of target (2)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fp_adder.v(148) " "Verilog HDL assignment warning at fp_adder.v(148): truncated value with size 32 to match size of target (2)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fp_adder.v(262) " "Verilog HDL assignment warning at fp_adder.v(262): truncated value with size 32 to match size of target (15)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fp_adder.v(263) " "Verilog HDL assignment warning at fp_adder.v(263): truncated value with size 32 to match size of target (15)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fp_adder.v(276) " "Verilog HDL assignment warning at fp_adder.v(276): truncated value with size 32 to match size of target (15)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fp_adder.v(291) " "Verilog HDL assignment warning at fp_adder.v(291): truncated value with size 32 to match size of target (5)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp fp_adder.v(231) " "Verilog HDL Always Construct warning at fp_adder.v(231): inferring latch(es) for variable \"exp\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frac_1 fp_adder.v(231) " "Verilog HDL Always Construct warning at fp_adder.v(231): inferring latch(es) for variable \"frac_1\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frac_2 fp_adder.v(231) " "Verilog HDL Always Construct warning at fp_adder.v(231): inferring latch(es) for variable \"frac_2\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign fp_adder.v(231) " "Verilog HDL Always Construct warning at fp_adder.v(231): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "under fp_adder.v(231) " "Verilog HDL Always Construct warning at fp_adder.v(231): inferring latch(es) for variable \"under\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_1 fp_adder.v(231) " "Verilog HDL Always Construct warning at fp_adder.v(231): inferring latch(es) for variable \"n_1\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620933529574 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_1\[0\] fp_adder.v(302) " "Inferred latch for \"n_1\[0\]\" at fp_adder.v(302)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_1\[1\] fp_adder.v(302) " "Inferred latch for \"n_1\[1\]\" at fp_adder.v(302)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_1\[2\] fp_adder.v(302) " "Inferred latch for \"n_1\[2\]\" at fp_adder.v(302)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_1\[3\] fp_adder.v(302) " "Inferred latch for \"n_1\[3\]\" at fp_adder.v(302)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_1\[4\] fp_adder.v(302) " "Inferred latch for \"n_1\[4\]\" at fp_adder.v(302)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "under fp_adder.v(302) " "Inferred latch for \"under\" at fp_adder.v(302)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign fp_adder.v(231) " "Inferred latch for \"sign\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[0\] fp_adder.v(231) " "Inferred latch for \"frac_2\[0\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[1\] fp_adder.v(231) " "Inferred latch for \"frac_2\[1\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[2\] fp_adder.v(231) " "Inferred latch for \"frac_2\[2\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[3\] fp_adder.v(231) " "Inferred latch for \"frac_2\[3\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[4\] fp_adder.v(231) " "Inferred latch for \"frac_2\[4\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[5\] fp_adder.v(231) " "Inferred latch for \"frac_2\[5\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[6\] fp_adder.v(231) " "Inferred latch for \"frac_2\[6\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[7\] fp_adder.v(231) " "Inferred latch for \"frac_2\[7\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[8\] fp_adder.v(231) " "Inferred latch for \"frac_2\[8\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[9\] fp_adder.v(231) " "Inferred latch for \"frac_2\[9\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[10\] fp_adder.v(231) " "Inferred latch for \"frac_2\[10\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[11\] fp_adder.v(231) " "Inferred latch for \"frac_2\[11\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[12\] fp_adder.v(231) " "Inferred latch for \"frac_2\[12\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[0\] fp_adder.v(231) " "Inferred latch for \"frac_1\[0\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[1\] fp_adder.v(231) " "Inferred latch for \"frac_1\[1\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[2\] fp_adder.v(231) " "Inferred latch for \"frac_1\[2\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[3\] fp_adder.v(231) " "Inferred latch for \"frac_1\[3\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[4\] fp_adder.v(231) " "Inferred latch for \"frac_1\[4\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[5\] fp_adder.v(231) " "Inferred latch for \"frac_1\[5\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[6\] fp_adder.v(231) " "Inferred latch for \"frac_1\[6\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[7\] fp_adder.v(231) " "Inferred latch for \"frac_1\[7\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[8\] fp_adder.v(231) " "Inferred latch for \"frac_1\[8\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[9\] fp_adder.v(231) " "Inferred latch for \"frac_1\[9\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[10\] fp_adder.v(231) " "Inferred latch for \"frac_1\[10\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[11\] fp_adder.v(231) " "Inferred latch for \"frac_1\[11\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[12\] fp_adder.v(231) " "Inferred latch for \"frac_1\[12\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp\[0\] fp_adder.v(231) " "Inferred latch for \"exp\[0\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp\[1\] fp_adder.v(231) " "Inferred latch for \"exp\[1\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp\[2\] fp_adder.v(231) " "Inferred latch for \"exp\[2\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp\[3\] fp_adder.v(231) " "Inferred latch for \"exp\[3\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp\[4\] fp_adder.v(231) " "Inferred latch for \"exp\[4\]\" at fp_adder.v(231)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933529584 "|fp_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_dividertest clock_dividertest:cd " "Elaborating entity \"clock_dividertest\" for hierarchy \"clock_dividertest:cd\"" {  } { { "fp_adder.v" "cd" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620933529604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 fp_adder.v(749) " "Verilog HDL assignment warning at fp_adder.v(749): truncated value with size 32 to match size of target (20)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529604 "|fp_adder|clock_dividertest:cd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 fp_adder.v(752) " "Verilog HDL assignment warning at fp_adder.v(752): truncated value with size 32 to match size of target (20)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529604 "|fp_adder|clock_dividertest:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referenceKeypad referenceKeypad:k1 " "Elaborating entity \"referenceKeypad\" for hierarchy \"referenceKeypad:k1\"" {  } { { "fp_adder.v" "k1" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620933529614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_adder.v(416) " "Verilog HDL assignment warning at fp_adder.v(416): truncated value with size 32 to match size of target (4)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529614 "|fp_adder|referenceKeypad:k1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_adder.v(420) " "Verilog HDL assignment warning at fp_adder.v(420): truncated value with size 32 to match size of target (4)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529614 "|fp_adder|referenceKeypad:k1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_adder.v(424) " "Verilog HDL assignment warning at fp_adder.v(424): truncated value with size 32 to match size of target (4)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529614 "|fp_adder|referenceKeypad:k1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_adder.v(428) " "Verilog HDL assignment warning at fp_adder.v(428): truncated value with size 32 to match size of target (4)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529614 "|fp_adder|referenceKeypad:k1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_adder.v(444) " "Verilog HDL assignment warning at fp_adder.v(444): truncated value with size 32 to match size of target (8)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620933529614 "|fp_adder|referenceKeypad:k1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_to_binary char_to_binary:cb1 " "Elaborating entity \"char_to_binary\" for hierarchy \"char_to_binary:cb1\"" {  } { { "fp_adder.v" "cb1" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620933529632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_vector display_vector:dv1 " "Elaborating entity \"display_vector\" for hierarchy \"display_vector:dv1\"" {  } { { "fp_adder.v" "dv1" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620933529639 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(643) " "Verilog HDL Case Statement warning at fp_adder.v(643): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 643 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529641 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(645) " "Verilog HDL Case Statement warning at fp_adder.v(645): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 645 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529641 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(646) " "Verilog HDL Case Statement warning at fp_adder.v(646): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 646 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529641 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(647) " "Verilog HDL Case Statement warning at fp_adder.v(647): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 647 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529641 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(648) " "Verilog HDL Case Statement warning at fp_adder.v(648): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 648 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529641 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(649) " "Verilog HDL Case Statement warning at fp_adder.v(649): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 649 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529641 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(650) " "Verilog HDL Case Statement warning at fp_adder.v(650): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 650 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529641 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(651) " "Verilog HDL Case Statement warning at fp_adder.v(651): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 651 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529641 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(652) " "Verilog HDL Case Statement warning at fp_adder.v(652): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 652 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529641 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(653) " "Verilog HDL Case Statement warning at fp_adder.v(653): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 653 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529641 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(660) " "Verilog HDL Case Statement warning at fp_adder.v(660): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 660 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(662) " "Verilog HDL Case Statement warning at fp_adder.v(662): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 662 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(663) " "Verilog HDL Case Statement warning at fp_adder.v(663): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 663 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(664) " "Verilog HDL Case Statement warning at fp_adder.v(664): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 664 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(665) " "Verilog HDL Case Statement warning at fp_adder.v(665): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 665 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(666) " "Verilog HDL Case Statement warning at fp_adder.v(666): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 666 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(667) " "Verilog HDL Case Statement warning at fp_adder.v(667): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 667 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(668) " "Verilog HDL Case Statement warning at fp_adder.v(668): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 668 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(669) " "Verilog HDL Case Statement warning at fp_adder.v(669): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 669 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(670) " "Verilog HDL Case Statement warning at fp_adder.v(670): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 670 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(677) " "Verilog HDL Case Statement warning at fp_adder.v(677): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 677 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(679) " "Verilog HDL Case Statement warning at fp_adder.v(679): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 679 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(680) " "Verilog HDL Case Statement warning at fp_adder.v(680): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 680 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529642 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(681) " "Verilog HDL Case Statement warning at fp_adder.v(681): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 681 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(682) " "Verilog HDL Case Statement warning at fp_adder.v(682): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 682 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(683) " "Verilog HDL Case Statement warning at fp_adder.v(683): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 683 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(684) " "Verilog HDL Case Statement warning at fp_adder.v(684): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 684 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(685) " "Verilog HDL Case Statement warning at fp_adder.v(685): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 685 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(686) " "Verilog HDL Case Statement warning at fp_adder.v(686): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 686 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(687) " "Verilog HDL Case Statement warning at fp_adder.v(687): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 687 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(695) " "Verilog HDL Case Statement warning at fp_adder.v(695): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 695 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(697) " "Verilog HDL Case Statement warning at fp_adder.v(697): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 697 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(698) " "Verilog HDL Case Statement warning at fp_adder.v(698): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 698 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(699) " "Verilog HDL Case Statement warning at fp_adder.v(699): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 699 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(700) " "Verilog HDL Case Statement warning at fp_adder.v(700): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 700 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(701) " "Verilog HDL Case Statement warning at fp_adder.v(701): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 701 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(702) " "Verilog HDL Case Statement warning at fp_adder.v(702): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 702 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(703) " "Verilog HDL Case Statement warning at fp_adder.v(703): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 703 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(704) " "Verilog HDL Case Statement warning at fp_adder.v(704): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 704 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fp_adder.v(705) " "Verilog HDL Case Statement warning at fp_adder.v(705): case item expression covers a value already covered by a previous case item" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 705 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1620933529643 "|fp_adder|display_vector:dv1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_1\[0\] " "Latch n_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA store\[12\] " "Ports D and ENA on the latch are fed by the same signal store\[12\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620933530133 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620933530133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_1\[1\] " "Latch n_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA store\[12\] " "Ports D and ENA on the latch are fed by the same signal store\[12\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620933530133 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620933530133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_1\[2\] " "Latch n_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA store\[5\] " "Ports D and ENA on the latch are fed by the same signal store\[5\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620933530133 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620933530133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_1\[3\] " "Latch n_1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA store\[5\] " "Ports D and ENA on the latch are fed by the same signal store\[5\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620933530133 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620933530133 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "over GND " "Pin \"over\" is stuck at GND" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|over"} { "Warning" "WMLS_MLS_STUCK_PIN" "under VCC " "Pin \"under\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|under"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620933530343 "|fp_adder|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620933530343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620933530403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hersa/Desktop/EE271_Project/271_Project/output_files/fp_adder.map.smsg " "Generated suppressed messages file C:/Users/hersa/Desktop/EE271_Project/271_Project/output_files/fp_adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933531013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620933531103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620933531103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "721 " "Implemented 721 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620933531163 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620933531163 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620933531163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "632 " "Implemented 632 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620933531163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620933531163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620933531183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 12:18:51 2021 " "Processing ended: Thu May 13 12:18:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620933531183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620933531183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620933531183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620933531183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1620933532313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620933532313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 12:18:52 2021 " "Processing started: Thu May 13 12:18:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620933532313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620933532313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fp_adder -c fp_adder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fp_adder -c fp_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620933532313 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620933532393 ""}
{ "Info" "0" "" "Project  = fp_adder" {  } {  } 0 0 "Project  = fp_adder" 0 0 "Fitter" 0 0 1620933532393 ""}
{ "Info" "0" "" "Revision = fp_adder" {  } {  } 0 0 "Revision = fp_adder" 0 0 "Fitter" 0 0 1620933532393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620933532473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620933532473 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fp_adder 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"fp_adder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620933532483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620933532513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620933532513 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620933532694 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620933532704 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620933532814 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620933532814 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 1288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 1290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 1292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 1294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 1298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 1300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620933532814 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 1302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620933532814 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620933532814 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620933532814 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620933532814 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620933532814 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620933532814 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620933532814 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 89 " "No exact pin location assignment(s) for 48 pins of 89 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1620933533084 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1620933533663 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fp_adder.sdc " "Synopsys Design Constraints File file not found: 'fp_adder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620933533663 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620933533673 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1620933533673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620933533673 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620933533673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkfast~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clkfast~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620933533713 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620933533713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_dividertest:cd\|clock_out  " "Automatically promoted node clock_dividertest:cd\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "store\[4\] " "Destination node store\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "store\[3\] " "Destination node store\[3\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "store\[2\] " "Destination node store\[2\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "store\[1\] " "Destination node store\[1\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "store\[8\] " "Destination node store\[8\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "store\[7\] " "Destination node store\[7\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "store\[11\] " "Destination node store\[11\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "store\[10\] " "Destination node store\[10\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "store\[9\] " "Destination node store\[9\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "store\[6\] " "Destination node store\[6\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1620933533713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620933533713 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 738 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620933533713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "a  " "Automatically promoted node a " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620933533713 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620933533713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "referenceKeypad:k1\|new_key  " "Automatically promoted node referenceKeypad:k1\|new_key " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "referenceKeypad:k1\|new_key~2 " "Destination node referenceKeypad:k1\|new_key~2" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620933533713 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620933533713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal6~2  " "Automatically promoted node Equal6~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exp7\[0\]~0 " "Destination node exp7\[0\]~0" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "z_1~2 " "Destination node z_1~2" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620933533713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620933533713 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 294 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620933533713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620933534123 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620933534123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620933534123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620933534133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620933534133 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620933534133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620933534133 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620933534133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620933534163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620933534163 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620933534163 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 2.5V 0 48 0 " "Number of I/O pins in group: 48 (unused VREF, 2.5V VCCIO, 0 input, 48 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1620933534183 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1620933534183 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1620933534183 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620933534183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620933534183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620933534183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 39 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620933534183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620933534183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620933534183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 13 47 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620933534183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 19 33 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620933534183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620933534183 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1620933534183 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1620933534183 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620933534323 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1620933534323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620933535694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620933535874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620933535894 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620933542231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620933542231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620933542874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620933544446 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620933544446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620933545688 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620933545688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620933545688 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620933545860 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620933545870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620933546430 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620933546430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620933547283 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620933547933 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620933548284 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620933548284 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620933548284 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hersa/Desktop/EE271_Project/271_Project/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620933548284 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1620933548284 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hersa/Desktop/EE271_Project/271_Project/output_files/fp_adder.fit.smsg " "Generated suppressed messages file C:/Users/hersa/Desktop/EE271_Project/271_Project/output_files/fp_adder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620933548354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5646 " "Peak virtual memory: 5646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620933548794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 12:19:08 2021 " "Processing ended: Thu May 13 12:19:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620933548794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620933548794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620933548794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620933548794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620933549796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620933549796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 12:19:09 2021 " "Processing started: Thu May 13 12:19:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620933549796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620933549796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fp_adder -c fp_adder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fp_adder -c fp_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620933549796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1620933550035 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1620933551587 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620933551697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620933552478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 12:19:12 2021 " "Processing ended: Thu May 13 12:19:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620933552478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620933552478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620933552478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620933552478 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620933553085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620933553532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620933553532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 12:19:13 2021 " "Processing started: Thu May 13 12:19:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620933553532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620933553532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fp_adder -c fp_adder " "Command: quartus_sta fp_adder -c fp_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620933553532 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620933553612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1620933553771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620933553771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933553801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933553801 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1620933554011 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fp_adder.sdc " "Synopsys Design Constraints File file not found: 'fp_adder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1620933554041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933554041 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_dividertest:cd\|clock_out clock_dividertest:cd\|clock_out " "create_clock -period 1.000 -name clock_dividertest:cd\|clock_out clock_dividertest:cd\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620933554041 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name a a " "create_clock -period 1.000 -name a a" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620933554041 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkfast clkfast " "create_clock -period 1.000 -name clkfast clkfast" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620933554041 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name referenceKeypad:k1\|new_key referenceKeypad:k1\|new_key " "create_clock -period 1.000 -name referenceKeypad:k1\|new_key referenceKeypad:k1\|new_key" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620933554041 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name store\[0\] store\[0\] " "create_clock -period 1.000 -name store\[0\] store\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620933554041 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620933554041 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1620933554041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620933554051 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1620933554051 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620933554061 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1620933554061 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620933554071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.294 " "Worst-case setup slack is -6.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.294            -180.392 a  " "   -6.294            -180.392 a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.110            -356.744 clock_dividertest:cd\|clock_out  " "   -4.110            -356.744 clock_dividertest:cd\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.593             -34.339 clkfast  " "   -3.593             -34.339 clkfast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.837              -6.864 store\[0\]  " "   -1.837              -6.864 store\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.464             -32.770 referenceKeypad:k1\|new_key  " "   -1.464             -32.770 referenceKeypad:k1\|new_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933554071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.049 " "Worst-case hold slack is -0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.117 clock_dividertest:cd\|clock_out  " "   -0.049              -0.117 clock_dividertest:cd\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 store\[0\]  " "    0.266               0.000 store\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 clkfast  " "    0.643               0.000 clkfast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004               0.000 referenceKeypad:k1\|new_key  " "    1.004               0.000 referenceKeypad:k1\|new_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.687               0.000 a  " "    1.687               0.000 a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933554081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620933554081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620933554091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.463 clkfast  " "   -3.000             -32.463 clkfast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -371.795 clock_dividertest:cd\|clock_out  " "   -1.403            -371.795 clock_dividertest:cd\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -39.284 referenceKeypad:k1\|new_key  " "   -1.403             -39.284 referenceKeypad:k1\|new_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 store\[0\]  " "    0.408               0.000 store\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 a  " "    0.432               0.000 a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933554091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933554091 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620933554101 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620933554101 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620933554111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620933554121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620933555002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620933555102 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620933555102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.746 " "Worst-case setup slack is -5.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.746            -164.958 a  " "   -5.746            -164.958 a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.714            -309.923 clock_dividertest:cd\|clock_out  " "   -3.714            -309.923 clock_dividertest:cd\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.309             -29.662 clkfast  " "   -3.309             -29.662 clkfast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.654              -6.178 store\[0\]  " "   -1.654              -6.178 store\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.242             -26.730 referenceKeypad:k1\|new_key  " "   -1.242             -26.730 referenceKeypad:k1\|new_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933555112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.026 " "Worst-case hold slack is -0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.047 clock_dividertest:cd\|clock_out  " "   -0.026              -0.047 clock_dividertest:cd\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 store\[0\]  " "    0.298               0.000 store\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 clkfast  " "    0.595               0.000 clkfast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 referenceKeypad:k1\|new_key  " "    0.875               0.000 referenceKeypad:k1\|new_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.625               0.000 a  " "    1.625               0.000 a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933555112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620933555122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620933555122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.463 clkfast  " "   -3.000             -32.463 clkfast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -371.795 clock_dividertest:cd\|clock_out  " "   -1.403            -371.795 clock_dividertest:cd\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -39.284 referenceKeypad:k1\|new_key  " "   -1.403             -39.284 referenceKeypad:k1\|new_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 store\[0\]  " "    0.382               0.000 store\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 a  " "    0.457               0.000 a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933555132 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620933555132 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620933555132 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620933555142 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620933555332 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620933555332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.316 " "Worst-case setup slack is -2.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.316             -66.374 a  " "   -2.316             -66.374 a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113             -49.006 clock_dividertest:cd\|clock_out  " "   -1.113             -49.006 clock_dividertest:cd\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070              -3.768 clkfast  " "   -1.070              -3.768 clkfast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.526              -1.795 store\[0\]  " "   -0.526              -1.795 store\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -3.145 referenceKeypad:k1\|new_key  " "   -0.219              -3.145 referenceKeypad:k1\|new_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933555332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 clock_dividertest:cd\|clock_out  " "    0.086               0.000 clock_dividertest:cd\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 store\[0\]  " "    0.199               0.000 store\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 clkfast  " "    0.248               0.000 clkfast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 referenceKeypad:k1\|new_key  " "    0.393               0.000 referenceKeypad:k1\|new_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 a  " "    0.967               0.000 a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933555342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620933555352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620933555352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.713 clkfast  " "   -3.000             -24.713 clkfast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -265.000 clock_dividertest:cd\|clock_out  " "   -1.000            -265.000 clock_dividertest:cd\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 referenceKeypad:k1\|new_key  " "   -1.000             -28.000 referenceKeypad:k1\|new_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 a  " "    0.426               0.000 a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 store\[0\]  " "    0.436               0.000 store\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620933555362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620933555362 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620933555372 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620933555372 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620933556383 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620933556383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620933556443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 12:19:16 2021 " "Processing ended: Thu May 13 12:19:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620933556443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620933556443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620933556443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620933556443 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 145 s " "Quartus Prime Full Compilation was successful. 0 errors, 145 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620933557110 ""}
