[INF:CM0023] Creating log file ../../build/tests/OneDivider/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.v:1: No timescale set for "dut".

[WRN:PA0205] tb.v:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] dut.v:1: Compile module "work@dut".

[INF:CP0303] tb.v:1: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tb.v:1: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/OneDivider/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@tb)
|vpiName:work@tb
|uhdmallModules:
\_module: work@dut (work@dut) dut.v:1: , parent:work@tb
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiProcess:
  \_always: , line:5, parent:work@dut
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:5, col:7
      |vpiCondition:
      \_operation: , line:5, col:10
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:5, col:10
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk), line:5, col:18
            |vpiName:clk
            |vpiActual:
            \_logic_net: (work@tb.dut1.clk), line:2, col:23, parent:work@tb.dut1
              |vpiName:clk
              |vpiFullName:work@tb.dut1.clk
              |vpiNetType:36
        |vpiOperand:
        \_operation: , line:5, col:25
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (rstn), line:5, col:33
            |vpiName:rstn
            |vpiActual:
            \_logic_net: (work@tb.dut1.rstn), line:1, col:23, parent:work@tb.dut1
              |vpiName:rstn
              |vpiFullName:work@tb.dut1.rstn
              |vpiNetType:36
      |vpiStmt:
      \_if_else: , line:6, col:7
        |vpiCondition:
        \_operation: , line:6, col:11
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@dut.rstn), line:6, col:12
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
            |vpiActual:
            \_logic_net: (work@tb.dut1.rstn), line:1, col:23, parent:work@tb.dut1
        |vpiStmt:
        \_assignment: , line:7, col:10
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (work@dut.div), line:7, col:10
            |vpiName:div
            |vpiFullName:work@dut.div
            |vpiActual:
            \_logic_net: (work@tb.dut1.div), line:3, col:22, parent:work@tb.dut1
              |vpiName:div
              |vpiFullName:work@tb.dut1.div
              |vpiNetType:48
          |vpiRhs:
          \_constant: , line:7, col:17
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
        |vpiElseStmt:
        \_assignment: , line:9, col:10
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (work@dut.div), line:9, col:10
            |vpiName:div
            |vpiFullName:work@dut.div
            |vpiActual:
            \_logic_net: (work@tb.dut1.div), line:3, col:22, parent:work@tb.dut1
          |vpiRhs:
          \_operation: , line:9, col:17
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@dut.div), line:9, col:18
              |vpiName:div
              |vpiFullName:work@dut.div
              |vpiActual:
              \_logic_net: (work@tb.dut1.div), line:3, col:22, parent:work@tb.dut1
  |vpiPort:
  \_port: (rstn), line:1, col:23, parent:work@dut
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.rstn), line:1, col:23, parent:work@dut
        |vpiName:rstn
        |vpiFullName:work@dut.rstn
        |vpiNetType:36
  |vpiPort:
  \_port: (clk), line:2, col:23, parent:work@dut
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.clk), line:2, col:23, parent:work@dut
        |vpiName:clk
        |vpiFullName:work@dut.clk
        |vpiNetType:36
  |vpiPort:
  \_port: (div), line:3, col:22, parent:work@dut
    |vpiName:div
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.div), line:3, col:22, parent:work@dut
        |vpiName:div
        |vpiFullName:work@dut.div
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.rstn), line:1, col:23, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.clk), line:2, col:23, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.div), line:3, col:22, parent:work@dut
|uhdmallModules:
\_module: work@tb (work@tb) tb.v:1: , parent:work@tb
  |vpiDefName:work@tb
  |vpiFullName:work@tb
  |vpiProcess:
  \_initial: , parent:work@tb
    |vpiStmt:
    \_begin: (work@tb), line:5, col:10
      |vpiFullName:work@tb
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:6, col:4, parent:work@tb
        |vpiName:$dumpfile
        |vpiArgument:
        \_constant: , line:6, col:14
          |vpiConstType:6
          |vpiDecompile:test.vcd
          |vpiSize:8
          |STRING:test.vcd
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:7, col:4, parent:work@tb
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor), line:8, col:4, parent:work@tb
        |vpiName:$monitor
        |vpiArgument:
        \_constant: , line:8, col:13
          |vpiConstType:6
          |vpiDecompile:@%0dns clk = %0d, %0d
          |vpiSize:21
          |STRING:@%0dns clk = %0d, %0d
        |vpiArgument:
        \_sys_func_call: ($time), line:8, col:37, parent:$monitor
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@tb.clk), line:8, col:43, parent:$monitor
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:2, col:6, parent:work@tb
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiNetType:48
        |vpiArgument:
        \_ref_obj: (work@tb.div), line:8, col:48, parent:$monitor
          |vpiName:div
          |vpiFullName:work@tb.div
          |vpiActual:
          \_logic_net: (work@tb.div), line:3, col:8, parent:work@tb
            |vpiName:div
            |vpiFullName:work@tb.div
            |vpiNetType:36
      |vpiStmt:
      \_delay_control: , line:9, col:4, parent:work@tb
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:9, col:9
          |vpiName:$finish
  |vpiProcess:
  \_initial: , parent:work@tb
    |vpiStmt:
    \_begin: (work@tb), line:13, col:2
      |vpiFullName:work@tb
      |vpiStmt:
      \_assignment: , line:14, col:4, parent:work@tb
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@tb.rstn), line:14, col:4, parent:work@tb
          |vpiName:rstn
          |vpiFullName:work@tb.rstn
          |vpiActual:
          \_logic_net: (work@tb.rstn), line:4, col:8, parent:work@tb
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
            |vpiNetType:36
        |vpiRhs:
        \_constant: , line:14, col:11
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
      |vpiStmt:
      \_assignment: , line:15, col:4, parent:work@tb
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:15, col:4, parent:work@tb
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:2, col:6, parent:work@tb
        |vpiRhs:
        \_constant: , line:15, col:10
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
      |vpiStmt:
      \_delay_control: , line:16, col:4, parent:work@tb
        |#2
        |vpiStmt:
        \_assignment: , line:16, col:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@tb.rstn), line:16, col:7
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
            |vpiActual:
            \_logic_net: (work@tb.rstn), line:4, col:8, parent:work@tb
          |vpiRhs:
          \_constant: , line:16, col:14
            |vpiConstType:9
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
  |vpiProcess:
  \_always: , line:19, col:2, parent:work@tb
    |vpiAlwaysType:1
    |vpiStmt:
    \_delay_control: , line:20, col:4
      |#5
      |vpiStmt:
      \_assignment: , line:20, col:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:20, col:7
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:2, col:6, parent:work@tb
        |vpiRhs:
        \_operation: , line:20, col:13
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@tb.clk), line:20, col:14
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_logic_net: (work@tb.clk), line:2, col:6, parent:work@tb
  |vpiNet:
  \_logic_net: (work@tb.clk), line:2, col:6, parent:work@tb
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@tb.div), line:3, col:8, parent:work@tb
    |vpiName:div
    |vpiFullName:work@tb.div
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@tb.rstn), line:4, col:8, parent:work@tb
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiNetType:36
  |vpiAssertion:
  \_assert_stmt: (work@tb.ap_div2), line:28, col:11, parent:work@tb
    |vpiName:ap_div2
    |vpiFullName:work@tb.ap_div2
    |vpiElseStmt:
    \_sys_func_call: ($fatal), line:28, col:81
      |vpiName:$fatal
      |vpiArgument:
      \_constant: , line:28, col:88
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiArgument:
      \_constant: , line:28, col:91
        |vpiConstType:6
        |vpiDecompile:FAILED ASSERTION
        |vpiSize:16
        |STRING:FAILED ASSERTION
    |vpiStmt:
    \_sys_func_call: ($display), line:28, col:59
      |vpiName:$display
      |vpiArgument:
      \_constant: , line:28, col:68
        |vpiConstType:6
        |vpiDecompile:OK!
        |vpiSize:3
        |STRING:OK!
    |vpiProperty:
    \_property_spec: 
      |vpiPropertyExpr:
      \_operation: , line:28, col:30
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), line:28, col:38
          |vpiName:clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:2, col:6, parent:work@tb
|uhdmtopModules:
\_module: work@tb (work@tb) tb.v:1: 
  |vpiDefName:work@tb
  |vpiName:work@tb
  |vpiModule:
  \_module: work@dut (work@tb.dut1) tb.v:22: , parent:work@tb
    |vpiDefName:work@dut
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiPort:
    \_port: (rstn), line:1, col:23, parent:work@tb.dut1
      |vpiName:rstn
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (rstn), line:22, col:11
        |vpiName:rstn
        |vpiActual:
        \_logic_net: (work@tb.rstn), line:4, col:8, parent:work@tb
          |vpiName:rstn
          |vpiFullName:work@tb.rstn
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@tb.dut1.rstn), line:1, col:23, parent:work@tb.dut1
          |vpiName:rstn
          |vpiFullName:work@tb.dut1.rstn
          |vpiNetType:36
    |vpiPort:
    \_port: (clk), line:2, col:23, parent:work@tb.dut1
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), line:22, col:17
        |vpiName:clk
        |vpiActual:
        \_logic_net: (work@tb.clk), line:2, col:6, parent:work@tb
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiNetType:48
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@tb.dut1.clk), line:2, col:23, parent:work@tb.dut1
          |vpiName:clk
          |vpiFullName:work@tb.dut1.clk
          |vpiNetType:36
    |vpiPort:
    \_port: (div), line:3, col:22, parent:work@tb.dut1
      |vpiName:div
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (div), line:22, col:22
        |vpiName:div
        |vpiActual:
        \_logic_net: (work@tb.div), line:3, col:8, parent:work@tb
          |vpiName:div
          |vpiFullName:work@tb.div
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@tb.dut1.div), line:3, col:22, parent:work@tb.dut1
          |vpiName:div
          |vpiFullName:work@tb.dut1.div
          |vpiNetType:48
    |vpiNet:
    \_logic_net: (work@tb.dut1.rstn), line:1, col:23, parent:work@tb.dut1
    |vpiNet:
    \_logic_net: (work@tb.dut1.clk), line:2, col:23, parent:work@tb.dut1
    |vpiNet:
    \_logic_net: (work@tb.dut1.div), line:3, col:22, parent:work@tb.dut1
    |vpiInstance:
    \_module: work@tb (work@tb) tb.v:1: 
  |vpiNet:
  \_logic_net: (work@tb.clk), line:2, col:6, parent:work@tb
  |vpiNet:
  \_logic_net: (work@tb.div), line:3, col:8, parent:work@tb
  |vpiNet:
  \_logic_net: (work@tb.rstn), line:4, col:8, parent:work@tb
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

