# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 6.17.9-arch1-1
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2025-12-16 16:25:46 CET
# hostname  : mashina.(none)
# pid       : 46237
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:43375' '-style' 'windows' '-data' 'AAABBHicY2RgYLCp////PwMYMFcBCTYGfwY3IIQDxgdQhg0jAyoA8ZlQRQIbUGgGBlaYZpgSZiDWYtBlSGTIAcJ8hnKGeIZShjyGYiBZAIT5DEUMJQypDClAcX+GYDJUJzJUMGQC+TlQ8TSwqlywGfFA1ckMemAyB+weAIX3IeY=' '-proj' '/ssd1/workspace/axi_led/formal/tc/jgproject/sessionLogs/session_0' '-init' '-hidden' '/ssd1/workspace/axi_led/formal/tc/jgproject/.tmp/.initCmds.tcl' 'axi_led_formal_tc.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /ssd1/workspace/axi_led/formal/tc/jgproject/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/hrvoje/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[ERROR (VERI-1128)] ../src/axi_led_formal_tb.sv(59): 'o_axi_wresp' is not declared
[ERROR (VERI-1072)] ../src/axi_led_formal_tb.sv(104): module 'axi_led_formal_tb' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../src/axi_led_formal_tb.sv(59): 'o_axi_wresp' is not declared
	[ERROR (VERI-1072)] ../src/axi_led_formal_tb.sv(104): module 'axi_led_formal_tb' is ignored due to previous errors
ERROR (ENL034): 2 errors detected in the design file(s).

ERROR: problem encountered at line 2 in file axi_led_formal_tc.tcl

% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1952)] ../../rtl/axi_led.sv(69): range must be bounded by constant expressions
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(81): 'o_axi_rready' is not declared
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(85): 'o_axi_rready' is not declared
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(87): 'a_araddr_buf_used' is not declared
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(98): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(102): procedural assignment to a non-register 'o_axi_rdata' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(103): procedural assignment to a non-register 'o_axi_rresp' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(107): procedural assignment to a non-register 'o_axi_rdata' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(108): procedural assignment to a non-register 'o_axi_rresp' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(112): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(200): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1952)] ../../rtl/axi_led.sv(69): range must be bounded by constant expressions
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(81): 'o_axi_rready' is not declared
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(85): 'o_axi_rready' is not declared
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(87): 'a_araddr_buf_used' is not declared
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(98): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(102): procedural assignment to a non-register 'o_axi_rdata' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(103): procedural assignment to a non-register 'o_axi_rresp' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(107): procedural assignment to a non-register 'o_axi_rdata' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(108): procedural assignment to a non-register 'o_axi_rresp' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(112): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(200): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 11 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1952)] ../../rtl/axi_led.sv(69): range must be bounded by constant expressions
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(85): 'o_axi_rready' is not declared
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(87): 'a_araddr_buf_used' is not declared
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(98): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(102): procedural assignment to a non-register 'o_axi_rdata' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(103): procedural assignment to a non-register 'o_axi_rresp' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(107): procedural assignment to a non-register 'o_axi_rdata' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(108): procedural assignment to a non-register 'o_axi_rresp' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(112): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(200): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1952)] ../../rtl/axi_led.sv(69): range must be bounded by constant expressions
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(85): 'o_axi_rready' is not declared
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(87): 'a_araddr_buf_used' is not declared
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(98): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(102): procedural assignment to a non-register 'o_axi_rdata' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(103): procedural assignment to a non-register 'o_axi_rresp' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(107): procedural assignment to a non-register 'o_axi_rdata' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(108): procedural assignment to a non-register 'o_axi_rresp' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(112): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(200): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 10 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(85): 'o_axi_rready' is not declared
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(87): 'a_araddr_buf_used' is not declared
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(98): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(102): procedural assignment to a non-register 'o_axi_rdata' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(103): procedural assignment to a non-register 'o_axi_rresp' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(107): procedural assignment to a non-register 'o_axi_rdata' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(108): procedural assignment to a non-register 'o_axi_rresp' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(112): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(200): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(85): 'o_axi_rready' is not declared
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(87): 'a_araddr_buf_used' is not declared
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(98): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(102): procedural assignment to a non-register 'o_axi_rdata' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(103): procedural assignment to a non-register 'o_axi_rresp' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(107): procedural assignment to a non-register 'o_axi_rdata' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(108): procedural assignment to a non-register 'o_axi_rresp' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(112): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(200): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 9 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(87): 'a_araddr_buf_used' is not declared
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(98): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(102): procedural assignment to a non-register 'o_axi_rdata' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(103): procedural assignment to a non-register 'o_axi_rresp' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(107): procedural assignment to a non-register 'o_axi_rdata' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(108): procedural assignment to a non-register 'o_axi_rresp' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(112): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(200): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(87): 'a_araddr_buf_used' is not declared
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(98): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(102): procedural assignment to a non-register 'o_axi_rdata' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(103): procedural assignment to a non-register 'o_axi_rresp' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(107): procedural assignment to a non-register 'o_axi_rdata' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(108): procedural assignment to a non-register 'o_axi_rresp' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(112): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(200): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 8 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(98): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(102): procedural assignment to a non-register 'o_axi_rdata' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(103): procedural assignment to a non-register 'o_axi_rresp' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(107): procedural assignment to a non-register 'o_axi_rdata' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(108): procedural assignment to a non-register 'o_axi_rresp' is not permitted
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(112): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(200): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(98): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(102): procedural assignment to a non-register 'o_axi_rdata' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(103): procedural assignment to a non-register 'o_axi_rresp' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(107): procedural assignment to a non-register 'o_axi_rdata' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(108): procedural assignment to a non-register 'o_axi_rresp' is not permitted
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(112): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(200): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 7 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[WARN (VERI-1209)] ../../rtl/axi_led.sv(74): expression size 5 truncated to fit in target size 4
[WARN (VERI-1209)] ../../rtl/axi_led.sv(84): expression size 5 truncated to fit in target size 4
[WARN (VDB-1002)] ../../rtl/axi_led.sv(51): net 's_axi_arready' does not have a driver
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 1. Use "get_design_info -list multiple_driven" for more information.
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
[WARN (VERI-1330)] ../src/axi_led_formal_tb.sv(90): actual bit length 5 differs from formal bit length 4 for port 'i_axi_araddr'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 48 of 84 design flops, 0 of 0 design latches, 46 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 46751@mashina(local) jg_46237_mashina_1
0.0.N: Proofgrid shell started at 46750@mashina(local) jg_46237_mashina_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.01 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.Hp: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 0.03 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 46776@mashina(local) jg_46237_mashina_1
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.24 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 46781@mashina(local) jg_46237_mashina_1
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 46784@mashina(local) jg_46237_mashina_1
0.0.L: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.26 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 46783@mashina(local) jg_46237_mashina_1
0.0.Oh: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.27 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 46782@mashina(local) jg_46237_mashina_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.28 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Exited with Success (@ 0.37 s)
0.0.B: Proofgrid shell started at 46785@mashina(local) jg_46237_mashina_1
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.38 s)
0.0.AM: Proofgrid shell started at 46786@mashina(local) jg_46237_mashina_1
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.38 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.94 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.28        0.01        0.00        4.21 %
     Hp        0.28        0.01        0.00        4.33 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.28        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.38        0.00        0.00        0.00 %
     AM        0.38        0.00        0.00        0.00 %
    all        0.29        0.00        0.00        0.94 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.63        0.02        0.00

    Data read    : 8.33 kiB
    Data written : 1009.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 48 of 84 design flops, 0 of 0 design latches, 46 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 46927@mashina(local) jg_46237_mashina_2
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 46926@mashina(local) jg_46237_mashina_2
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.01 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.02 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Exited with Success (@ 0.24 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 46955@mashina(local) jg_46237_mashina_2
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 46961@mashina(local) jg_46237_mashina_2
0.0.L: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.26 s)
0.0.AM: Proofgrid shell started at 46963@mashina(local) jg_46237_mashina_2
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Exited with Success (@ 0.27 s)
0.0.Oh: Proofgrid shell started at 46960@mashina(local) jg_46237_mashina_2
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 46959@mashina(local) jg_46237_mashina_2
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.29 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.29 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 46941@mashina(local) jg_46237_mashina_2
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.37 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Proofgrid shell started at 46962@mashina(local) jg_46237_mashina_2
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.03 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.29        0.01        0.00        2.71 %
     Hp        0.28        0.02        0.00        6.66 %
     Ht        0.38        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.29        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.26        0.00        0.00        0.00 %
    all        0.30        0.00        0.00        1.03 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.68        0.03        0.00

    Data read    : 12.22 kiB
    Data written : 1.00 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 48 of 84 design flops, 0 of 0 design latches, 46 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 47172@mashina(local) jg_46237_mashina_3
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 47171@mashina(local) jg_46237_mashina_3
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.24 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.25 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 47192@mashina(local) jg_46237_mashina_3
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.26 s)
0.0.L: Proofgrid shell started at 47205@mashina(local) jg_46237_mashina_3
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 47206@mashina(local) jg_46237_mashina_3
0.0.B: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.27 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.33 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 47204@mashina(local) jg_46237_mashina_3
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 47207@mashina(local) jg_46237_mashina_3
0.0.AM: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.35 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.35 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 47199@mashina(local) jg_46237_mashina_3
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.38 s)
0.0.Mpcustom4: Proofgrid shell started at 47203@mashina(local) jg_46237_mashina_3
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.58 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.01        0.00        2.72 %
     Hp        0.25        0.01        0.00        3.48 %
     Ht        0.28        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.39        0.00        0.00        0.00 %
     Oh        0.34        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.27        0.00        0.00        0.00 %
     AM        0.34        0.00        0.00        0.00 %
    all        0.31        0.00        0.00        0.58 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.79        0.02        0.00

    Data read    : 8.75 kiB
    Data written : 1009.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 48 of 84 design flops, 0 of 0 design latches, 46 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 50744@mashina(local) jg_46237_mashina_4
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Proofgrid shell started at 50745@mashina(local) jg_46237_mashina_4
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted. [0.00 s]
0.0.N: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.01 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 50758@mashina(local) jg_46237_mashina_4
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 50776@mashina(local) jg_46237_mashina_4
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.26 s)
0.0.Mpcustom4: Exited with Success (@ 0.26 s)
0.0.Oh: Proofgrid shell started at 50777@mashina(local) jg_46237_mashina_4
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.26 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 50778@mashina(local) jg_46237_mashina_4
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.30 s)
0.0.B: Proofgrid shell started at 50779@mashina(local) jg_46237_mashina_4
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.37 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 50772@mashina(local) jg_46237_mashina_4
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 50780@mashina(local) jg_46237_mashina_4
0.0.AM: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.40 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.35 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.01        0.00        3.32 %
     Hp        0.26        0.00        0.00        0.32 %
     Ht        0.28        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.30        0.00        0.00        0.00 %
      B        0.30        0.00        0.00        0.00 %
     AM        0.40        0.00        0.00        0.00 %
    all        0.30        0.00        0.00        0.35 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.69        0.01        0.00

    Data read    : 8.02 kiB
    Data written : 1015.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(93): 'araddr_buf_used' is not declared
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(94): 'a_arvalid_buf' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(194): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(93): 'araddr_buf_used' is not declared
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(94): 'a_arvalid_buf' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(194): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(94): 'a_arvalid_buf' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(194): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(94): 'a_arvalid_buf' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(194): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 45 of 49 design flops, 0 of 0 design latches, 55 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 51422@mashina(local) jg_46237_mashina_5
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 51421@mashina(local) jg_46237_mashina_5
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.02 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.Hp: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.02 s.
0.0.Hp: All properties determined. [0.02 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.24 s)
0.0.Ht: Proofgrid shell started at 51439@mashina(local) jg_46237_mashina_5
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.24 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 51457@mashina(local) jg_46237_mashina_5
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 51453@mashina(local) jg_46237_mashina_5
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 51454@mashina(local) jg_46237_mashina_5
0.0.Oh: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 51455@mashina(local) jg_46237_mashina_5
0.0.L: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.28 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Exited with Success (@ 0.37 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 51449@mashina(local) jg_46237_mashina_5
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.37 s)
0.0.B: Proofgrid shell started at 51456@mashina(local) jg_46237_mashina_5
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.23 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.28        0.01        0.00        5.03 %
     Hp        0.28        0.02        0.00        6.23 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.38        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.28        0.00        0.00        0.00 %
      B        0.38        0.00        0.00        0.00 %
     AM        0.26        0.00        0.00        0.00 %
    all        0.29        0.00        0.00        1.23 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.65        0.03        0.00

    Data read    : 11.68 kiB
    Data written : 1.01 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 1 (33.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (66.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(94): 'a_addr_dec' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(196): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(94): 'a_addr_dec' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(196): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 45 of 49 design flops, 0 of 0 design latches, 55 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 51635@mashina(local) jg_46237_mashina_6
0.0.N: Proofgrid shell started at 51634@mashina(local) jg_46237_mashina_6
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.Hp: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.02 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0.0.Ht: Proofgrid shell started at 51656@mashina(local) jg_46237_mashina_6
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.24 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 51661@mashina(local) jg_46237_mashina_6
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Exited with Success (@ 0.26 s)
0.0.L: Proofgrid shell started at 51668@mashina(local) jg_46237_mashina_6
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 51666@mashina(local) jg_46237_mashina_6
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.26 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 51669@mashina(local) jg_46237_mashina_6
0.0.B: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.28 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.37 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 51667@mashina(local) jg_46237_mashina_6
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 51670@mashina(local) jg_46237_mashina_6
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.38 s)
0.0.AM: Exited with Success (@ 0.38 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.13 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.01        0.00        5.41 %
     Hp        0.25        0.02        0.00        5.79 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.38        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.28        0.00        0.00        0.00 %
     AM        0.38        0.00        0.00        0.00 %
    all        0.29        0.00        0.00        1.13 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.59        0.03        0.00

    Data read    : 12.93 kiB
    Data written : 1.00 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 1 (33.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (66.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(94): 's_addr_dec' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(205): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(94): 's_addr_dec' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(205): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 45 of 114 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 59425@mashina(local) jg_46237_mashina_7
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Proofgrid shell started at 59426@mashina(local) jg_46237_mashina_7
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: Interrupted. [0.00 s]
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.24 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 59438@mashina(local) jg_46237_mashina_7
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 59459@mashina(local) jg_46237_mashina_7
0.0.L: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.26 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 59458@mashina(local) jg_46237_mashina_7
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.26 s)
0.0.L: Exited with Success (@ 0.28 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 59453@mashina(local) jg_46237_mashina_7
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.30 s)
0.0.AM: Proofgrid shell started at 59461@mashina(local) jg_46237_mashina_7
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Exited with Success (@ 0.37 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 59457@mashina(local) jg_46237_mashina_7
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 59460@mashina(local) jg_46237_mashina_7
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.39 s)
0.0.B: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.34 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.01        0.00        3.09 %
     Hp        0.27        0.00        0.00        0.31 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.31        0.00        0.00        0.00 %
    Mpcustom4        0.39        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.31        0.00        0.00        0.00 %
    all        0.30        0.00        0.00        0.34 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.72        0.01        0.00

    Data read    : 8.35 kiB
    Data written : 1002.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 46 of 114 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 59649@mashina(local) jg_46237_mashina_8
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 59648@mashina(local) jg_46237_mashina_8
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.24 s)
0.0.Ht: Proofgrid shell started at 59668@mashina(local) jg_46237_mashina_8
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.24 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 59681@mashina(local) jg_46237_mashina_8
0.0.Oh: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 59680@mashina(local) jg_46237_mashina_8
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.28 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Exited with Success (@ 0.29 s)
0.0.L: Proofgrid shell started at 59682@mashina(local) jg_46237_mashina_8
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.30 s)
0.0.B: Proofgrid shell started at 59683@mashina(local) jg_46237_mashina_8
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.38 s)
0.0.Bm: Proofgrid shell started at 59676@mashina(local) jg_46237_mashina_8
0.0.Bm: Requesting engine job to terminate
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.38 s)
0.0.AM: Proofgrid shell started at 59684@mashina(local) jg_46237_mashina_8
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.55 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.01        0.00        2.33 %
     Hp        0.25        0.01        0.00        3.31 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.40        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.30        0.00        0.00        0.00 %
      B        0.30        0.00        0.00        0.00 %
     AM        0.40        0.00        0.00        0.00 %
    all        0.30        0.00        0.00        0.55 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.68        0.01        0.00

    Data read    : 8.89 kiB
    Data written : 1009.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1137)] ../../rtl/axi_led.sv(113): syntax error near '('
[WARN (VERI-2387)] ../../rtl/axi_led.sv(116): design contains a SystemVerilog implicit generate region
[WARN (VERI-2365)] ../../rtl/axi_led.sv(116): generate block is only allowed inside a loop or conditional generate in SystemVerilog mode
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(201): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] ../../rtl/axi_led.sv(113): syntax error near '('
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(201): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(108): 'i_axi_rvalid' is not declared
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(113): 's_axi_arvalid' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(201): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(108): 'i_axi_rvalid' is not declared
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(113): 's_axi_arvalid' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(201): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(113): 's_axi_arvalid' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(201): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(113): 's_axi_arvalid' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(201): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 45 of 114 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 62762@mashina(local) jg_46237_mashina_9
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: Proofgrid shell started at 62763@mashina(local) jg_46237_mashina_9
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.25 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 62796@mashina(local) jg_46237_mashina_9
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 62795@mashina(local) jg_46237_mashina_9
0.0.Oh: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.27 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 62794@mashina(local) jg_46237_mashina_9
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.28 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Exited with Success (@ 0.30 s)
0.0.Ht: Proofgrid shell started at 62778@mashina(local) jg_46237_mashina_9
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.32 s)
0.0.B: Proofgrid shell started at 62797@mashina(local) jg_46237_mashina_9
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.36 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 62790@mashina(local) jg_46237_mashina_9
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 62798@mashina(local) jg_46237_mashina_9
0.0.AM: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.39 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.45 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.01        0.00        3.26 %
     Hp        0.27        0.00        0.00        1.28 %
     Ht        0.32        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.28        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.33        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.31        0.00        0.00        0.45 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.77        0.01        0.00

    Data read    : 10.87 kiB
    Data written : 1.00 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 46 of 114 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.06 s]
0.0.N: Proof Simplification Iteration 5	[0.06 s]
0.0.N: Proof Simplification Iteration 6	[0.06 s]
0.0.PRE: Proof Simplification completed in 0.06 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 63034@mashina(local) jg_46237_mashina_10
0.0.N: Proofgrid shell started at 63033@mashina(local) jg_46237_mashina_10
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Interrupted. [0.01 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.24 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Proofgrid shell started at 63069@mashina(local) jg_46237_mashina_10
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 63056@mashina(local) jg_46237_mashina_10
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 63065@mashina(local) jg_46237_mashina_10
0.0.Bm: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.26 s)
0.0.Ht: Exited with Success (@ 0.26 s)
0.0.Bm: Exited with Success (@ 0.26 s)
0.0.Mpcustom4: Proofgrid shell started at 63066@mashina(local) jg_46237_mashina_10
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 63067@mashina(local) jg_46237_mashina_10
0.0.Oh: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 63070@mashina(local) jg_46237_mashina_10
0.0.AM: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 63068@mashina(local) jg_46237_mashina_10
0.0.L: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.39 s)
0.0.L: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.61 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.27        0.01        0.00        2.92 %
     Hp        0.26        0.01        0.00        3.00 %
     Ht        0.28        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.39        0.00        0.00        0.00 %
      B        0.26        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.29        0.00        0.00        0.61 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.64        0.02        0.00

    Data read    : 8.93 kiB
    Data written : 1011.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(120): 'o_axi_rready' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(208): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(120): 'o_axi_rready' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(208): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(120): 'o_axi_rready' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(208): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(120): 'o_axi_rready' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(208): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 46 of 114 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.06 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 63577@mashina(local) jg_46237_mashina_11
0.0.N: Proofgrid shell started at 63576@mashina(local) jg_46237_mashina_11
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.02 s]
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 0.03 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 63595@mashina(local) jg_46237_mashina_11
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 63604@mashina(local) jg_46237_mashina_11
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Bm: Exited with Success (@ 0.25 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 63609@mashina(local) jg_46237_mashina_11
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 63610@mashina(local) jg_46237_mashina_11
0.0.L: Requesting engine job to terminate
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Exited with Success (@ 0.26 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 63611@mashina(local) jg_46237_mashina_11
0.0.B: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.28 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.37 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 63608@mashina(local) jg_46237_mashina_11
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.38 s)
0.0.AM: Proofgrid shell started at 63612@mashina(local) jg_46237_mashina_11
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.38 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.57 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.28        0.02        0.00        6.64 %
     Hp        0.28        0.02        0.00        7.32 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.38        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.28        0.00        0.00        0.00 %
     AM        0.38        0.00        0.00        0.00 %
    all        0.30        0.00        0.00        1.57 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.66        0.04        0.00

    Data read    : 9.96 kiB
    Data written : 999.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 46 of 114 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 64933@mashina(local) jg_46237_mashina_12
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proofgrid shell started at 64934@mashina(local) jg_46237_mashina_12
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assert_rdata_valid_ready_handshake".
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Interrupted. [0.01 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 64961@mashina(local) jg_46237_mashina_12
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 64953@mashina(local) jg_46237_mashina_12
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.25 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 64965@mashina(local) jg_46237_mashina_12
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.L: Proofgrid shell started at 64967@mashina(local) jg_46237_mashina_12
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.28 s)
0.0.AM: Proofgrid shell started at 64969@mashina(local) jg_46237_mashina_12
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.28 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 64966@mashina(local) jg_46237_mashina_12
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 64968@mashina(local) jg_46237_mashina_12
0.0.B: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.40 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.85 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.01        0.00        4.64 %
     Hp        0.26        0.01        0.00        3.92 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.39        0.00        0.00        0.00 %
      L        0.28        0.00        0.00        0.00 %
      B        0.40        0.00        0.00        0.00 %
     AM        0.28        0.00        0.00        0.00 %
    all        0.29        0.00        0.00        0.85 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.65        0.02        0.00

    Data read    : 11.41 kiB
    Data written : 1.04 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 46 of 114 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 65186@mashina(local) jg_46237_mashina_13
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.Hp: Proofgrid shell started at 65187@mashina(local) jg_46237_mashina_13
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assert_rdata_valid_ready_handshake".
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.25 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 65220@mashina(local) jg_46237_mashina_13
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 65214@mashina(local) jg_46237_mashina_13
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 65219@mashina(local) jg_46237_mashina_13
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Exited with Success (@ 0.30 s)
0.0.L: Proofgrid shell started at 65221@mashina(local) jg_46237_mashina_13
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 65222@mashina(local) jg_46237_mashina_13
0.0.B: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.32 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.32 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 65204@mashina(local) jg_46237_mashina_13
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.40 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 65223@mashina(local) jg_46237_mashina_13
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.42 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.77 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.01        0.00        4.57 %
     Hp        0.27        0.01        0.00        3.30 %
     Ht        0.41        0.00        0.00        0.00 %
     Bm        0.28        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.31        0.00        0.00        0.00 %
      B        0.32        0.00        0.00        0.00 %
     AM        0.41        0.00        0.00        0.00 %
    all        0.31        0.00        0.00        0.77 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.80        0.02        0.00

    Data read    : 11.29 kiB
    Data written : 1.02 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(119): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(120): 'o_axi_rready' is not declared
[ERROR (VERI-1100)] ../../rtl/axi_led.sv(121): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(208): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(119): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(120): 'o_axi_rready' is not declared
	[ERROR (VERI-1100)] ../../rtl/axi_led.sv(121): procedural assignment to a non-register 'o_axi_rvalid' is not permitted
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(208): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(120): 'o_axi_rready' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(208): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(120): 'o_axi_rready' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(208): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(104): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 46 of 114 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 65455@mashina(local) jg_46237_mashina_14
0.0.N: Proofgrid shell started at 65454@mashina(local) jg_46237_mashina_14
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.Hp: All properties determined. [0.02 s]
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 0.02 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 65477@mashina(local) jg_46237_mashina_14
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 65488@mashina(local) jg_46237_mashina_14
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 65486@mashina(local) jg_46237_mashina_14
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 65487@mashina(local) jg_46237_mashina_14
0.0.Oh: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.B: Proofgrid shell started at 65489@mashina(local) jg_46237_mashina_14
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.28 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 65485@mashina(local) jg_46237_mashina_14
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 65490@mashina(local) jg_46237_mashina_14
0.0.AM: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.39 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.19 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.02        0.00        5.75 %
     Hp        0.26        0.02        0.00        5.84 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.28        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.29        0.00        0.00        1.19 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.63        0.03        0.00

    Data read    : 9.48 kiB
    Data written : 994.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(113): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 46 of 114 design flops, 0 of 0 design latches, 52 of 130 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 7
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 65665@mashina(local) jg_46237_mashina_15
0.0.Hp: Proofgrid shell started at 65666@mashina(local) jg_46237_mashina_15
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.02 s]
0.0.Hp: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 65691@mashina(local) jg_46237_mashina_15
0.0.Bm: Requesting engine job to terminate
0.0.Ht: Proofgrid shell started at 65688@mashina(local) jg_46237_mashina_15
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Exited with Success (@ 0.26 s)
0.0.B: Proofgrid shell started at 65700@mashina(local) jg_46237_mashina_15
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Proofgrid shell started at 65697@mashina(local) jg_46237_mashina_15
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.Oh: Proofgrid shell started at 65698@mashina(local) jg_46237_mashina_15
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 65699@mashina(local) jg_46237_mashina_15
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 65701@mashina(local) jg_46237_mashina_15
0.0.AM: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.39 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.71 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.02        0.00        8.57 %
     Hp        0.25        0.02        0.00        7.90 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.38        0.00        0.00        0.00 %
      B        0.27        0.00        0.00        0.00 %
     AM        0.38        0.00        0.00        0.00 %
    all        0.29        0.01        0.00        1.71 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.61        0.05        0.00

    Data read    : 13.09 kiB
    Data written : 1.25 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -property <embedded>::axi_led_formal_tb.cov_5_conecutive_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.cov_5_conecutive_read_requests".
covered
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(113): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 46 of 114 design flops, 0 of 0 design latches, 52 of 130 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 7
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 65941@mashina(local) jg_46237_mashina_16
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.Hp: Proofgrid shell started at 65942@mashina(local) jg_46237_mashina_16
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assert_rdata_valid_ready_handshake".
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.Hp: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.01 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.24 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 65974@mashina(local) jg_46237_mashina_16
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 65975@mashina(local) jg_46237_mashina_16
0.0.L: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 65969@mashina(local) jg_46237_mashina_16
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.L: Exited with Success (@ 0.27 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Exited with Success (@ 0.32 s)
0.0.Mpcustom4: Proofgrid shell started at 65973@mashina(local) jg_46237_mashina_16
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 65977@mashina(local) jg_46237_mashina_16
0.0.AM: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.33 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Exited with Success (@ 0.37 s)
0.0.Ht: Proofgrid shell started at 65954@mashina(local) jg_46237_mashina_16
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.40 s)
0.0.B: Proofgrid shell started at 65976@mashina(local) jg_46237_mashina_16
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.03 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.02        0.00        6.17 %
     Hp        0.26        0.01        0.00        4.42 %
     Ht        0.39        0.00        0.00        0.00 %
     Bm        0.28        0.00        0.00        0.00 %
    Mpcustom4        0.33        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.40        0.00        0.00        0.00 %
     AM        0.33        0.00        0.00        0.00 %
    all        0.31        0.00        0.00        1.03 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.77        0.03        0.00

    Data read    : 14.66 kiB
    Data written : 1.30 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_rdata_valid_ready_handshake".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(81): 's_axi_arvalid' is not declared
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(117): 'i_axi_arready' is not declared
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(123): 'i_axi_arready' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(211): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(81): 's_axi_arvalid' is not declared
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(117): 'i_axi_arready' is not declared
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(123): 'i_axi_arready' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(211): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(117): 'i_axi_arready' is not declared
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(123): 'i_axi_arready' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(211): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(117): 'i_axi_arready' is not declared
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(123): 'i_axi_arready' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(211): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(113): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 46 of 114 design flops, 0 of 0 design latches, 52 of 130 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 66800@mashina(local) jg_46237_mashina_17
0.0.Hp: Proofgrid shell started at 66801@mashina(local) jg_46237_mashina_17
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt 11	[0.02 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.02 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1"	[0.00 s].
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.02 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.03 s]
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.24 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 66820@mashina(local) jg_46237_mashina_17
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Bm: Proofgrid shell started at 66828@mashina(local) jg_46237_mashina_17
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.26 s)
0.0.AM: Proofgrid shell started at 66837@mashina(local) jg_46237_mashina_17
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 66833@mashina(local) jg_46237_mashina_17
0.0.Mpcustom4: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.26 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.26 s)
0.0.B: Proofgrid shell started at 66836@mashina(local) jg_46237_mashina_17
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.27 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 66834@mashina(local) jg_46237_mashina_17
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 66835@mashina(local) jg_46237_mashina_17
0.0.L: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.39 s)
0.0.L: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.10 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.03        0.00       10.11 %
     Hp        0.26        0.03        0.00        9.62 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.39        0.00        0.00        0.00 %
      L        0.39        0.00        0.00        0.00 %
      B        0.26        0.00        0.00        0.00 %
     AM        0.26        0.00        0.00        0.00 %
    all        0.29        0.01        0.00        2.10 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.62        0.06        0.00

    Data read    : 15.28 kiB
    Data written : 1.12 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 1 (12.5%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (87.5%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(113): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 46 of 114 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 66983@mashina(local) jg_46237_mashina_18
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Hp: Proofgrid shell started at 66984@mashina(local) jg_46237_mashina_18
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.02 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.02 s.
0.0.N: Trace Attempt 13	[0.02 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.03 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.02 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.Hp: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.02 s.
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: All properties determined. [0.02 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.25 s)
0: ProofGrid usable level: 0
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.26 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 67011@mashina(local) jg_46237_mashina_18
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 67016@mashina(local) jg_46237_mashina_18
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.28 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 67019@mashina(local) jg_46237_mashina_18
0.0.AM: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.28 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Exited with Success (@ 0.30 s)
0.0.Ht: Proofgrid shell started at 66996@mashina(local) jg_46237_mashina_18
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.30 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 67017@mashina(local) jg_46237_mashina_18
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.32 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 67015@mashina(local) jg_46237_mashina_18
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.41 s)
0.0.B: Proofgrid shell started at 67018@mashina(local) jg_46237_mashina_18
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.60 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.03        0.00        9.65 %
     Hp        0.27        0.02        0.00        6.39 %
     Ht        0.32        0.00        0.00        0.00 %
     Bm        0.28        0.00        0.00        0.00 %
    Mpcustom4        0.40        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.32        0.00        0.00        0.00 %
      B        0.41        0.00        0.00        0.00 %
     AM        0.27        0.00        0.00        0.00 %
    all        0.31        0.01        0.00        1.60 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.80        0.05        0.00

    Data read    : 11.36 kiB
    Data written : 889.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 1 (14.2857%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 6 (85.7143%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(113): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 45 of 113 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 67195@mashina(local) jg_46237_mashina_19
0.0.N: Proofgrid shell started at 67194@mashina(local) jg_46237_mashina_19
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.02 s]
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 67222@mashina(local) jg_46237_mashina_19
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 67213@mashina(local) jg_46237_mashina_19
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.25 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.26 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 67228@mashina(local) jg_46237_mashina_19
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 67227@mashina(local) jg_46237_mashina_19
0.0.Oh: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.28 s)
0.0.B: Proofgrid shell started at 67229@mashina(local) jg_46237_mashina_19
0.0.B: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.28 s)
0.0.B: Exited with Success (@ 0.28 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 67226@mashina(local) jg_46237_mashina_19
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 67230@mashina(local) jg_46237_mashina_19
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.39 s)
0.0.Mpcustom4: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.33 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.02        0.00        6.13 %
     Hp        0.26        0.02        0.00        6.78 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.39        0.00        0.00        0.00 %
     Oh        0.28        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.28        0.00        0.00        0.00 %
     AM        0.38        0.00        0.00        0.00 %
    all        0.29        0.00        0.00        1.33 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.63        0.04        0.00

    Data read    : 10.00 kiB
    Data written : 1004.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(113): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 45 of 113 design flops, 0 of 0 design latches, 44 of 122 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.06 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 67365@mashina(local) jg_46237_mashina_20
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proofgrid shell started at 67366@mashina(local) jg_46237_mashina_20
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.02 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.02 s]
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 67381@mashina(local) jg_46237_mashina_20
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 67393@mashina(local) jg_46237_mashina_20
0.0.Bm: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Exited with Success (@ 0.26 s)
0.0.L: Proofgrid shell started at 67399@mashina(local) jg_46237_mashina_20
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 67397@mashina(local) jg_46237_mashina_20
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 67401@mashina(local) jg_46237_mashina_20
0.0.AM: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Exited with Success (@ 0.37 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 67398@mashina(local) jg_46237_mashina_20
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 67400@mashina(local) jg_46237_mashina_20
0.0.B: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.39 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.31 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.27        0.02        0.00        6.55 %
     Hp        0.27        0.02        0.00        5.74 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.39        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.27        0.00        0.00        0.00 %
    all        0.30        0.00        0.00        1.31 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.66        0.04        0.00

    Data read    : 10.00 kiB
    Data written : 1024.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(113): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 45 of 113 design flops, 0 of 0 design latches, 52 of 130 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 7
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 67535@mashina(local) jg_46237_mashina_21
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 67534@mashina(local) jg_46237_mashina_21
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.03 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.24 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.24 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 67550@mashina(local) jg_46237_mashina_21
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 67567@mashina(local) jg_46237_mashina_21
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 67568@mashina(local) jg_46237_mashina_21
0.0.Oh: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.AM: Proofgrid shell started at 67571@mashina(local) jg_46237_mashina_21
0.0.AM: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Exited with Success (@ 0.29 s)
0.0.L: Proofgrid shell started at 67569@mashina(local) jg_46237_mashina_21
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.29 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 67563@mashina(local) jg_46237_mashina_21
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.38 s)
0.0.B: Proofgrid shell started at 67570@mashina(local) jg_46237_mashina_21
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.84 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.02        0.00        7.53 %
     Hp        0.25        0.03        0.00       10.08 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.29        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.27        0.00        0.00        0.00 %
    all        0.29        0.01        0.00        1.84 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.65        0.05        0.00

    Data read    : 13.74 kiB
    Data written : 1.25 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -property <embedded>::axi_led_formal_tb.cov_5_conecutive_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.cov_5_conecutive_read_requests".
covered
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[ERROR (VERI-1128)] ../src/axi_led_formal_tb.sv(70): 'i_axi_arrvalid' is not declared
[ERROR (VERI-1072)] ../src/axi_led_formal_tb.sv(134): module 'axi_led_formal_tb' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../src/axi_led_formal_tb.sv(70): 'i_axi_arrvalid' is not declared
	[ERROR (VERI-1072)] ../src/axi_led_formal_tb.sv(134): module 'axi_led_formal_tb' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 67930@mashina(local) jg_46237_mashina_22
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 67929@mashina(local) jg_46237_mashina_22
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt 13	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.03 s]
0.0.N: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Exited with Success (@ 0.26 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 67962@mashina(local) jg_46237_mashina_22
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 67961@mashina(local) jg_46237_mashina_22
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.28 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 67963@mashina(local) jg_46237_mashina_22
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.28 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.28 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 67942@mashina(local) jg_46237_mashina_22
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.39 s)
0.0.Bm: Proofgrid shell started at 67957@mashina(local) jg_46237_mashina_22
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 67965@mashina(local) jg_46237_mashina_22
0.0.AM: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.40 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 67964@mashina(local) jg_46237_mashina_22
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.40 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.61 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.02        0.00        6.85 %
     Hp        0.25        0.03        0.00       10.15 %
     Ht        0.40        0.00        0.00        0.00 %
     Bm        0.40        0.00        0.00        0.00 %
    Mpcustom4        0.28        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.28        0.00        0.00        0.00 %
      B        0.40        0.00        0.00        0.00 %
     AM        0.40        0.00        0.00        0.00 %
    all        0.33        0.01        0.00        1.61 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.94        0.05        0.00

    Data read    : 15.05 kiB
    Data written : 1.33 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.06 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 68164@mashina(local) jg_46237_mashina_23
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 68163@mashina(local) jg_46237_mashina_23
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.01 s].
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.04 s]
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Exited with Success (@ 0.25 s)
0: ProofGrid usable level: 0
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.25 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 68197@mashina(local) jg_46237_mashina_23
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 68195@mashina(local) jg_46237_mashina_23
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 68196@mashina(local) jg_46237_mashina_23
0.0.Oh: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.AM: Proofgrid shell started at 68199@mashina(local) jg_46237_mashina_23
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.27 s)
0.0.Bm: Proofgrid shell started at 68191@mashina(local) jg_46237_mashina_23
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.28 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 68178@mashina(local) jg_46237_mashina_23
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.38 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Proofgrid shell started at 68198@mashina(local) jg_46237_mashina_23
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.67 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.27        0.03        0.00       11.30 %
     Hp        0.26        0.04        0.00       13.18 %
     Ht        0.39        0.00        0.00        0.00 %
     Bm        0.29        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.27        0.00        0.00        0.00 %
    all        0.30        0.01        0.00        2.67 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.67        0.07        0.00

    Data read    : 17.47 kiB
    Data written : 1.37 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 68403@mashina(local) jg_46237_mashina_24
0.0.N: Proofgrid shell started at 68402@mashina(local) jg_46237_mashina_24
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF051): 0.0.Hp: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was proven unreachable in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "axi_led_formal_tb.assert_valid_number_of_read_requests" was proven in 0.02 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.02 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.04 s]
0.0.N: Interrupted. [0.02 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.25 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.25 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 68425@mashina(local) jg_46237_mashina_24
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 68434@mashina(local) jg_46237_mashina_24
0.0.Mpcustom4: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 68437@mashina(local) jg_46237_mashina_24
0.0.B: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.B: Exited with Success (@ 0.27 s)
0.0.L: Proofgrid shell started at 68436@mashina(local) jg_46237_mashina_24
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 68435@mashina(local) jg_46237_mashina_24
0.0.Oh: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.27 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 68438@mashina(local) jg_46237_mashina_24
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 68433@mashina(local) jg_46237_mashina_24
0.0.Bm: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.39 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 3.21 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.04        0.00       14.58 %
     Hp        0.25        0.04        0.00       14.83 %
     Ht        0.28        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.27        0.00        0.00        0.00 %
     AM        0.38        0.00        0.00        0.00 %
    all        0.29        0.01        0.00        3.21 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.64        0.09        0.00

    Data read    : 12.29 kiB
    Data written : 1.56 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 1 (12.5%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (87.5%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 68654@mashina(local) jg_46237_mashina_25
0.0.Hp: Proofgrid shell started at 68655@mashina(local) jg_46237_mashina_25
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.03 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.23 s)
0.0.Ht: Proofgrid shell started at 68678@mashina(local) jg_46237_mashina_25
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Oh: Proofgrid shell started at 68687@mashina(local) jg_46237_mashina_25
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 68689@mashina(local) jg_46237_mashina_25
0.0.B: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.30 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 68688@mashina(local) jg_46237_mashina_25
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 68686@mashina(local) jg_46237_mashina_25
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.32 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.32 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 68685@mashina(local) jg_46237_mashina_25
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.39 s)
0.0.AM: Proofgrid shell started at 68690@mashina(local) jg_46237_mashina_25
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.78 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.03        0.00        8.98 %
     Hp        0.25        0.02        0.00        8.70 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.32        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.31        0.00        0.00        0.00 %
      B        0.27        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.30        0.01        0.00        1.78 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.71        0.05        0.00

    Data read    : 14.49 kiB
    Data written : 1.33 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 69158@mashina(local) jg_46237_mashina_26
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 69157@mashina(local) jg_46237_mashina_26
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.01 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.23 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 69171@mashina(local) jg_46237_mashina_26
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 69192@mashina(local) jg_46237_mashina_26
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Proofgrid shell started at 69190@mashina(local) jg_46237_mashina_26
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.28 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 69191@mashina(local) jg_46237_mashina_26
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 69194@mashina(local) jg_46237_mashina_26
0.0.AM: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.30 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.30 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 69186@mashina(local) jg_46237_mashina_26
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.38 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Proofgrid shell started at 69193@mashina(local) jg_46237_mashina_26
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.87 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.01        0.00        3.51 %
     Hp        0.26        0.01        0.00        5.36 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.28        0.00        0.00        0.00 %
     Oh        0.30        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.40        0.00        0.00        0.00 %
     AM        0.30        0.00        0.00        0.00 %
    all        0.30        0.00        0.00        0.87 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.73        0.02        0.00

    Data read    : 13.76 kiB
    Data written : 1.33 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 4 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 69325@mashina(local) jg_46237_mashina_27
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Proofgrid shell started at 69326@mashina(local) jg_46237_mashina_27
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.N: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.03 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.03 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16384 was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rresp_valid_ready_handshake"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.05 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.02 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.23 s)
0.0.Ht: Proofgrid shell started at 69338@mashina(local) jg_46237_mashina_27
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 69361@mashina(local) jg_46237_mashina_27
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 69359@mashina(local) jg_46237_mashina_27
0.0.L: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.27 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.27 s)
0.0.Oh: Proofgrid shell started at 69358@mashina(local) jg_46237_mashina_27
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Proofgrid shell started at 69357@mashina(local) jg_46237_mashina_27
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Exited with Success (@ 0.37 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 69353@mashina(local) jg_46237_mashina_27
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 69360@mashina(local) jg_46237_mashina_27
0.0.B: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.39 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.63 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.05        0.00       16.18 %
     Hp        0.28        0.02        0.00        7.73 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.29        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.27        0.00        0.00        0.00 %
    all        0.30        0.01        0.00        2.63 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.67        0.07        0.00

    Data read    : 16.09 kiB
    Data written : 1.49 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1137)] ../../rtl/axi_led.sv(92): syntax error near 'end'
[ERROR (VERI-2344)] ../../rtl/axi_led.sv(92): SystemVerilog 2012 keyword 'end' used in incorrect context
[WARN (VERI-2387)] ../../rtl/axi_led.sv(94): design contains a SystemVerilog implicit generate region
[WARN (VERI-2365)] ../../rtl/axi_led.sv(94): generate block is only allowed inside a loop or conditional generate in SystemVerilog mode
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(219): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] ../../rtl/axi_led.sv(92): syntax error near 'end'
	[ERROR (VERI-2344)] ../../rtl/axi_led.sv(92): SystemVerilog 2012 keyword 'end' used in incorrect context
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(219): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 70184@mashina(local) jg_46237_mashina_28
0.0.N: Proofgrid shell started at 70183@mashina(local) jg_46237_mashina_28
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.01 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.03 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.23 s)
0.0.Ht: Proofgrid shell started at 70206@mashina(local) jg_46237_mashina_28
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 70216@mashina(local) jg_46237_mashina_28
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 70217@mashina(local) jg_46237_mashina_28
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Exited with Success (@ 0.30 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 70215@mashina(local) jg_46237_mashina_28
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 70219@mashina(local) jg_46237_mashina_28
0.0.AM: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.32 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Exited with Success (@ 0.39 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 70214@mashina(local) jg_46237_mashina_28
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.41 s)
0.0.B: Proofgrid shell started at 70218@mashina(local) jg_46237_mashina_28
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.80 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.03        0.00        8.89 %
     Hp        0.26        0.03        0.00        9.14 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.41        0.00        0.00        0.00 %
    Mpcustom4        0.32        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.29        0.00        0.00        0.00 %
      B        0.41        0.00        0.00        0.00 %
     AM        0.32        0.00        0.00        0.00 %
    all        0.31        0.01        0.00        1.80 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.78        0.05        0.00

    Data read    : 14.56 kiB
    Data written : 1.33 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.06 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 70414@mashina(local) jg_46237_mashina_29
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 70413@mashina(local) jg_46237_mashina_29
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt 13	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.N: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.Hp: Interrupted. [0.03 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Exited with Success (@ 0.25 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 70441@mashina(local) jg_46237_mashina_29
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 70426@mashina(local) jg_46237_mashina_29
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.27 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 70449@mashina(local) jg_46237_mashina_29
0.0.AM: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.28 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.28 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 70446@mashina(local) jg_46237_mashina_29
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 70448@mashina(local) jg_46237_mashina_29
0.0.B: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.37 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.39 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 70447@mashina(local) jg_46237_mashina_29
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 70445@mashina(local) jg_46237_mashina_29
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.41 s)
0.0.Mpcustom4: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.69 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.02        0.00        7.38 %
     Hp        0.26        0.03        0.00        9.97 %
     Ht        0.29        0.00        0.00        0.00 %
     Bm        0.28        0.00        0.00        0.00 %
    Mpcustom4        0.40        0.00        0.00        0.00 %
     Oh        0.35        0.00        0.00        0.00 %
      L        0.40        0.00        0.00        0.00 %
      B        0.36        0.00        0.00        0.00 %
     AM        0.27        0.00        0.00        0.00 %
    all        0.32        0.01        0.00        1.69 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.88        0.05        0.00

    Data read    : 15.05 kiB
    Data written : 1.33 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % visualize -quiet true -window visualize:0
[<embedded>] % visualize -replot -bg -window visualize:0 -prompt
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = QT 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
    prefer_quiet                  = on
1: Using multistage preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.QT: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
background 1
1.0.QT: Proof Simplification Iteration 1	[0.00 s]
1.0.QT: Proof Simplification Iteration 2	[0.00 s]
1.0.QT: Proof Simplification Iteration 3	[0.00 s]
1.0.QT: Proof Simplification Iteration 4	[0.00 s]
1.0.QT: Proof Simplification Iteration 5	[0.00 s]
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: Initial ProofGrid level: 1
1: ProofGrid is starting event handling
1.0.QT: mashina: "Arch Linux" is an unsupported operating system.
1.0.QT: Proofgrid shell started at 70567@mashina(local) jg_46237_mashina_30
1.0.QT: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.QT: A trace with 3 cycles was found. [0.00 s]
1.0.QT: A trace with 3 cycles was found. [0.00 s]
1.0.QT: A trace with 3 cycles was found. [0.00 s]
1.0.QT: A trace with 3 cycles was found. [0.00 s]
1.0.QT: A trace with 3 cycles was found. [0.00 s]
1: ProofGrid is temporarily paused because there are too many pending traces.
1: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
1.0.QT: A trace with 3 cycles was found. [0.00 s]
1.0.QT: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0.01 s]
1.0.QT: A trace with 3 cycles was found. [0.00 s]
INFO (IVS036): All soft constraints have been handled for the Visualize window "visualize:0" (soft constraint satisfaction degree: 145 satisfied, 2 not satisfied out of 147) in 0.00 s.
1.0.QT: All properties determined. [0.01 s]
1.0.QT: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1: --------------------------------------------------------------
ProofGrid Summary (utilization 4.97 %)
--------------------------------------------------------------
     engines started                               :     1
     engine jobs started                           :     1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     QT        0.26        0.01        0.00        4.97 %
    all        0.26        0.01        0.00        4.97 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.26        0.01        0.00

    Data read    : 8.80 kiB
    Data written : 208.00 B

1: All pending notifications were processed.
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 70661@mashina(local) jg_46237_mashina_31
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Proofgrid shell started at 70662@mashina(local) jg_46237_mashina_31
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.02 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.Hp: A trace with 5 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.02 s.
0.0.Hp: All properties determined. [0.02 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.01 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.24 s)
0.0.Bm: Proofgrid shell started at 70689@mashina(local) jg_46237_mashina_31
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 70695@mashina(local) jg_46237_mashina_31
0.0.L: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.26 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Proofgrid shell started at 70693@mashina(local) jg_46237_mashina_31
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.29 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 70674@mashina(local) jg_46237_mashina_31
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.33 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 70697@mashina(local) jg_46237_mashina_31
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.36 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 70694@mashina(local) jg_46237_mashina_31
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 70696@mashina(local) jg_46237_mashina_31
0.0.B: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.41 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.53 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.03        0.00        9.73 %
     Hp        0.26        0.02        0.00        6.00 %
     Ht        0.35        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.29        0.00        0.00        0.00 %
     Oh        0.40        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.40        0.00        0.00        0.00 %
     AM        0.35        0.00        0.00        0.00 %
    all        0.32        0.00        0.00        1.53 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.84        0.04        0.00

    Data read    : 17.12 kiB
    Data written : 1.25 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_bresp_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_bresp_valid_ready_handshake".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 70843@mashina(local) jg_46237_mashina_32
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.Hp: Proofgrid shell started at 70844@mashina(local) jg_46237_mashina_32
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.02 s]
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.24 s)
0.0.Bm: Proofgrid shell started at 70871@mashina(local) jg_46237_mashina_32
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.25 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 70876@mashina(local) jg_46237_mashina_32
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 70877@mashina(local) jg_46237_mashina_32
0.0.L: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.27 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 70862@mashina(local) jg_46237_mashina_32
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.32 s)
0.0.AM: Proofgrid shell started at 70879@mashina(local) jg_46237_mashina_32
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.32 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Proofgrid shell started at 70878@mashina(local) jg_46237_mashina_32
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.39 s)
0.0.Mpcustom4: Proofgrid shell started at 70875@mashina(local) jg_46237_mashina_32
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.42 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.02        0.00        7.68 %
     Hp        0.26        0.02        0.00        6.48 %
     Ht        0.31        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.39        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.32        0.00        0.00        0.00 %
    all        0.30        0.00        0.00        1.42 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.71        0.04        0.00

    Data read    : 14.47 kiB
    Data written : 1.34 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 71031@mashina(local) jg_46237_mashina_33
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proofgrid shell started at 71032@mashina(local) jg_46237_mashina_33
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.02 s.
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.02 s]
0.0.Hp: Trace Attempt  5	[0.02 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.Hp: A trace with 5 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.02 s.
0.0.Hp: All properties determined. [0.02 s]
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.01 s].
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.25 s)
0.0.Ht: Proofgrid shell started at 71050@mashina(local) jg_46237_mashina_33
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.26 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 71063@mashina(local) jg_46237_mashina_33
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.L: Proofgrid shell started at 71065@mashina(local) jg_46237_mashina_33
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Exited with Success (@ 0.29 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 71059@mashina(local) jg_46237_mashina_33
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.31 s)
0.0.AM: Proofgrid shell started at 71067@mashina(local) jg_46237_mashina_33
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.32 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 71064@mashina(local) jg_46237_mashina_33
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.39 s)
0.0.B: Proofgrid shell started at 71066@mashina(local) jg_46237_mashina_33
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.84 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.03        0.00        9.68 %
     Hp        0.25        0.02        0.00        8.91 %
     Ht        0.28        0.00        0.00        0.00 %
     Bm        0.32        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.39        0.00        0.00        0.00 %
      L        0.28        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.31        0.00        0.00        0.00 %
    all        0.31        0.01        0.00        1.84 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.76        0.05        0.00

    Data read    : 16.60 kiB
    Data written : 1.37 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 71210@mashina(local) jg_46237_mashina_34
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 71209@mashina(local) jg_46237_mashina_34
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16384 was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.03 s]
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.25 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.25 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 71243@mashina(local) jg_46237_mashina_34
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Exited with Success (@ 0.28 s)
0.0.Bm: Proofgrid shell started at 71236@mashina(local) jg_46237_mashina_34
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Exited with Success (@ 0.29 s)
0.0.Oh: Proofgrid shell started at 71242@mashina(local) jg_46237_mashina_34
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 71241@mashina(local) jg_46237_mashina_34
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.30 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.30 s)
0.0.AM: Proofgrid shell started at 71245@mashina(local) jg_46237_mashina_34
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.31 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 71229@mashina(local) jg_46237_mashina_34
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.39 s)
0.0.B: Proofgrid shell started at 71244@mashina(local) jg_46237_mashina_34
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.17 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.03        0.00       10.28 %
     Hp        0.26        0.03        0.00       11.19 %
     Ht        0.41        0.00        0.00        0.00 %
     Bm        0.30        0.00        0.00        0.00 %
    Mpcustom4        0.30        0.00        0.00        0.00 %
     Oh        0.29        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.41        0.00        0.00        0.00 %
     AM        0.31        0.00        0.00        0.00 %
    all        0.31        0.01        0.00        2.17 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.79        0.06        0.00

    Data read    : 18.73 kiB
    Data written : 1.52 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "axi_led_formal_tb.assert_valid_number_of_read_requests" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was proven unreachable in 0.00 s.
0: Found proofs for 6 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 71414@mashina(local) jg_46237_mashina_35
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Proofgrid shell started at 71415@mashina(local) jg_46237_mashina_35
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "axi_led_formal_tb.assert_bresp_valid_ready_handshake".
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.00 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.N: All properties determined. [0.01 s]
0.0.Hp: Exited with Success (@ 0.24 s)
0: ProofGrid usable level: 0
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.25 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 71446@mashina(local) jg_46237_mashina_35
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 71448@mashina(local) jg_46237_mashina_35
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.26 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 71442@mashina(local) jg_46237_mashina_35
0.0.Bm: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.27 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 71433@mashina(local) jg_46237_mashina_35
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.27 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.30 s)
0.0.B: Proofgrid shell started at 71449@mashina(local) jg_46237_mashina_35
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.38 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 71447@mashina(local) jg_46237_mashina_35
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 71450@mashina(local) jg_46237_mashina_35
0.0.AM: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.39 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.34 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.01        0.00        2.33 %
     Hp        0.26        0.00        0.00        1.21 %
     Ht        0.29        0.00        0.00        0.00 %
     Bm        0.28        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.39        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.30        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.30        0.00        0.00        0.34 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.69        0.01        0.00

    Data read    : 6.41 kiB
    Data written : 609.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 3 (37.5%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (62.5%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 71612@mashina(local) jg_46237_mashina_36
0.0.N: Proofgrid shell started at 71611@mashina(local) jg_46237_mashina_36
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt 10	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "axi_led_formal_tb.assert_valid_number_of_read_requests" was proven in 0.02 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.02 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.05 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.01 s].
0.0.N: Interrupted. [0.00 s]
0.0.N: Exited with Success (@ 0.06 s)
0: ProofGrid usable level: 0
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.06 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Exited with Success (@ 0.24 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 71636@mashina(local) jg_46237_mashina_36
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.25 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 71634@mashina(local) jg_46237_mashina_36
0.0.Ht: Requesting engine job to terminate
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 71647@mashina(local) jg_46237_mashina_36
0.0.AM: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Proofgrid shell started at 71643@mashina(local) jg_46237_mashina_36
0.0.Mpcustom4: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.B: Proofgrid shell started at 71646@mashina(local) jg_46237_mashina_36
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.37 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 71645@mashina(local) jg_46237_mashina_36
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 71644@mashina(local) jg_46237_mashina_36
0.0.Oh: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.38 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.38 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 3.62 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.05        0.00       15.96 %
     Hp        0.26        0.05        0.00       16.11 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.38        0.00        0.00        0.00 %
      L        0.38        0.00        0.00        0.00 %
      B        0.29        0.00        0.00        0.00 %
     AM        0.27        0.00        0.00        0.00 %
    all        0.30        0.01        0.00        3.62 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.66        0.10        0.00

    Data read    : 16.04 kiB
    Data written : 1.51 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -property <embedded>::axi_led_formal_tb.cov_5_conecutive_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.cov_5_conecutive_read_requests".
covered
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 4 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 7
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 74528@mashina(local) jg_46237_mashina_37
0.0.N: Proofgrid shell started at 74527@mashina(local) jg_46237_mashina_37
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assert_bresp_valid_ready_handshake".
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.N: Trace Attempt  7	[0.00 s]
0.0.N: A trace with 7 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 7 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.Hp: All properties determined. [0.02 s]
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.25 s)
0.0.Ht: Proofgrid shell started at 74551@mashina(local) jg_46237_mashina_37
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 74562@mashina(local) jg_46237_mashina_37
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 74559@mashina(local) jg_46237_mashina_37
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.27 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Exited with Success (@ 0.34 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 74561@mashina(local) jg_46237_mashina_37
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 74563@mashina(local) jg_46237_mashina_37
0.0.B: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.36 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.38 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 74560@mashina(local) jg_46237_mashina_37
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.39 s)
0.0.AM: Proofgrid shell started at 74564@mashina(local) jg_46237_mashina_37
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.31 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.02        0.00        6.69 %
     Hp        0.26        0.02        0.00        6.82 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.39        0.00        0.00        0.00 %
     Oh        0.36        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.36        0.00        0.00        0.00 %
     AM        0.40        0.00        0.00        0.00 %
    all        0.31        0.00        0.00        1.31 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.83        0.04        0.00

    Data read    : 16.79 kiB
    Data written : 1.24 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 78 of 146 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 4 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 7
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 74759@mashina(local) jg_46237_mashina_38
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Proofgrid shell started at 74760@mashina(local) jg_46237_mashina_38
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.02 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.02 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.04 s]
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Exited with Success (@ 0.24 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.25 s)
0.0.Ht: Proofgrid shell started at 74776@mashina(local) jg_46237_mashina_38
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 74792@mashina(local) jg_46237_mashina_38
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.B: Proofgrid shell started at 74794@mashina(local) jg_46237_mashina_38
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Exited with Success (@ 0.31 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 74787@mashina(local) jg_46237_mashina_38
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.33 s)
0.0.AM: Proofgrid shell started at 74795@mashina(local) jg_46237_mashina_38
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.34 s)
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 74791@mashina(local) jg_46237_mashina_38
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.42 s)
0.0.L: Proofgrid shell started at 74793@mashina(local) jg_46237_mashina_38
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.42 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.86 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.04        0.00       14.67 %
     Hp        0.26        0.04        0.00       12.92 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.34        0.00        0.00        0.00 %
    Mpcustom4        0.42        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.42        0.00        0.00        0.00 %
      B        0.28        0.00        0.00        0.00 %
     AM        0.34        0.00        0.00        0.00 %
    all        0.32        0.01        0.00        2.86 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.85        0.08        0.00

    Data read    : 21.25 kiB
    Data written : 1.38 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_bresp_valid_ready_handshake -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_bresp_valid_ready_handshake".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 74990@mashina(local) jg_46237_mashina_39
0.0.Hp: Proofgrid shell started at 74991@mashina(local) jg_46237_mashina_39
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.03 s]
0.0.N: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Exited with Success (@ 0.25 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 75009@mashina(local) jg_46237_mashina_39
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Mpcustom4: Proofgrid shell started at 75022@mashina(local) jg_46237_mashina_39
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 75024@mashina(local) jg_46237_mashina_39
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Exited with Success (@ 0.27 s)
0.0.Bm: Proofgrid shell started at 75018@mashina(local) jg_46237_mashina_39
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 75023@mashina(local) jg_46237_mashina_39
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.29 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.29 s)
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 75026@mashina(local) jg_46237_mashina_39
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 75025@mashina(local) jg_46237_mashina_39
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.40 s)
0.0.B: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.94 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.03        0.00        9.55 %
     Hp        0.26        0.03        0.00        9.20 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.29        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.29        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.30        0.01        0.00        1.94 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.68        0.05        0.00

    Data read    : 14.45 kiB
    Data written : 1.33 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
WARNING (WNL053): Unable to find signal "axi_led_dut.s_rvalid_buf_en".
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
[ERROR (VERI-1128)] ../../rtl/axi_led.sv(107): 'o_axi_rready' is not declared
[ERROR (VERI-1072)] ../../rtl/axi_led.sv(233): module 'axi_led' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../rtl/axi_led.sv(107): 'o_axi_rready' is not declared
	[ERROR (VERI-1072)] ../../rtl/axi_led.sv(233): module 'axi_led' is ignored due to previous errors
ERROR at line 2 in file axi_led_formal_tc.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 78 of 146 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 4 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 7
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 76549@mashina(local) jg_46237_mashina_40
0.0.N: Proofgrid shell started at 76548@mashina(local) jg_46237_mashina_40
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.03 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.Hp: Trace Attempt  2	[0.03 s]
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.03 s.
0.0.N: Trace Attempt 13	[0.03 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.03 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_valid_number_of_read_requests"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.06 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 6 cycles in 0.01 s.
0.0.Hp: All properties determined. [0.06 s]
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.01 s].
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.23 s)
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 76574@mashina(local) jg_46237_mashina_40
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Exited with Success (@ 0.26 s)
0.0.Ht: Proofgrid shell started at 76571@mashina(local) jg_46237_mashina_40
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 76583@mashina(local) jg_46237_mashina_40
0.0.B: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.27 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Proofgrid shell started at 76580@mashina(local) jg_46237_mashina_40
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 76582@mashina(local) jg_46237_mashina_40
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.28 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 76581@mashina(local) jg_46237_mashina_40
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 76584@mashina(local) jg_46237_mashina_40
0.0.AM: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.39 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 3.98 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.06        0.00       17.86 %
     Hp        0.25        0.05        0.00       17.83 %
     Ht        0.28        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.39        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.27        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.30        0.01        0.00        3.98 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.66        0.11        0.00

    Data read    : 21.69 kiB
    Data written : 1.41 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 0 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 76778@mashina(local) jg_46237_mashina_41
0.0.Hp: Proofgrid shell started at 76779@mashina(local) jg_46237_mashina_41
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.01 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.03 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.24 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.24 s)
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 76801@mashina(local) jg_46237_mashina_41
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 76809@mashina(local) jg_46237_mashina_41
0.0.Bm: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.27 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Exited with Success (@ 0.27 s)
0.0.L: Proofgrid shell started at 76812@mashina(local) jg_46237_mashina_41
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 76813@mashina(local) jg_46237_mashina_41
0.0.B: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.27 s)
0.0.L: Exited with Success (@ 0.27 s)
0.0.Oh: Proofgrid shell started at 76811@mashina(local) jg_46237_mashina_41
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Exited with Success (@ 0.38 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 76814@mashina(local) jg_46237_mashina_41
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 76810@mashina(local) jg_46237_mashina_41
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.40 s)
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.77 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.02        0.00        8.81 %
     Hp        0.25        0.02        0.00        8.58 %
     Ht        0.28        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.40        0.00        0.00        0.00 %
     Oh        0.29        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.27        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.30        0.01        0.00        1.77 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.67        0.05        0.00

    Data read    : 14.54 kiB
    Data written : 1.32 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[WARN (VERI-1899)] ../../rtl/axi_led.sv(125): 'c_axi_rdata' inside always_comb block does not represent combinational logic
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 35 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 77088@mashina(local) jg_46237_mashina_42
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 77087@mashina(local) jg_46237_mashina_42
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.03 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt 12	[0.02 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.04 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.01 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.01 s].
0.0.N: Interrupted. [0.00 s]
0.0.N: Exited with Success (@ 0.04 s)
0: ProofGrid usable level: 0
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.04 s]
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Exited with Success (@ 0.25 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: Proofgrid shell started at 77124@mashina(local) jg_46237_mashina_42
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 77123@mashina(local) jg_46237_mashina_42
0.0.L: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.27 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 77117@mashina(local) jg_46237_mashina_42
0.0.Bm: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.28 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: Exited with Success (@ 0.38 s)
0.0.Ht: Proofgrid shell started at 77102@mashina(local) jg_46237_mashina_42
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.38 s)
0.0.Oh: Proofgrid shell started at 77122@mashina(local) jg_46237_mashina_42
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Exited with Success (@ 0.41 s)
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 77121@mashina(local) jg_46237_mashina_42
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.42 s)
0.0.AM: Proofgrid shell started at 77125@mashina(local) jg_46237_mashina_42
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.43 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.41 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.27        0.03        0.00       10.60 %
     Hp        0.26        0.04        0.00       13.80 %
     Ht        0.40        0.00        0.00        0.00 %
     Bm        0.29        0.00        0.00        0.00 %
    Mpcustom4        0.42        0.00        0.00        0.00 %
     Oh        0.40        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.27        0.00        0.00        0.00 %
     AM        0.43        0.00        0.00        0.00 %
    all        0.33        0.01        0.00        2.41 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.01        0.07        0.00

    Data read    : 18.91 kiB
    Data written : 1.35 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
[<embedded>] % include axi_led_formal_tc.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv12 ../src/axi_led_formal_tb.sv ../../rtl/axi_led.sv
[-- (VERI-1482)] Analyzing Verilog file '/ssd1/eda/cadence/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../src/axi_led_formal_tb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../../rtl/axi_led.sv'
%% elaborate -top axi_led_formal_tb
INFO (ISW003): Top module name is "axi_led_formal_tb".
[INFO (HIER-8002)] ../src/axi_led_formal_tb.sv(134): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../rtl/axi_led.sv(12): compiling module 'axi_led:(LED_NBR_p=32)'
[WARN (VERI-1899)] ../../rtl/axi_led.sv(125): 'c_axi_rdata' inside always_comb block does not represent combinational logic
[INFO (VERI-1018)] ../src/axi_led_formal_tb.sv(1): compiling module 'axi_led_formal_tb'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
axi_led_formal_tb
%% clock clk
%% reset !rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
axi_led_formal_tb
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 145 design flops, 0 of 35 design latches, 53 of 131 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_awaddr_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wdata_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "axi_led_formal_tb.assume_wstrb_valid_ready_handshake:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.05 s]
0.0.N: Proof Simplification Iteration 6	[0.05 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: mashina: "Arch Linux" is an unsupported operating system.
0.0.N: Proofgrid shell started at 77280@mashina(local) jg_46237_mashina_43
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.00 s].
0.0.Hp: Proofgrid shell started at 77281@mashina(local) jg_46237_mashina_43
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rdata_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_bresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "axi_led_formal_tb.assert_valid_number_of_read_requests" in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.assert_rresp_valid_ready_handshake:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1".
0.0.N: Stopped processing property "axi_led_formal_tb.assume_araddr_valid_ready_handshake:precondition1"	[0.01 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rdata_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "axi_led_formal_tb.assert_rresp_valid_ready_handshake" was proven in 0.02 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.N: Stopped processing property "axi_led_formal_tb.assert_rdata_valid_ready_handshake"	[0.03 s].
0.0.N: Starting proof for property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "axi_led_formal_tb.assert_bresp_valid_ready_handshake" in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.assert_bresp_valid_ready_handshake"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "axi_led_formal_tb.cov_5_conecutive_read_requests" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "axi_led_formal_tb.cov_5_conecutive_read_requests" was covered in 5 cycles in 0.00 s.
0.0.N: Stopped processing property "axi_led_formal_tb.cov_5_conecutive_read_requests"	[0.01 s].
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.04 s]
0.0.N: Exited with Success (@ 0.05 s)
0: ProofGrid usable level: 0
0.0.Ht: mashina: "Arch Linux" is an unsupported operating system.
0.0.Bm: mashina: "Arch Linux" is an unsupported operating system.
0.0.Hp: Exited with Success (@ 0.24 s)
0.0.L: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 77299@mashina(local) jg_46237_mashina_43
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.AM: mashina: "Arch Linux" is an unsupported operating system.
0.0.Ht: Exited with Success (@ 0.26 s)
0.0.Bm: Proofgrid shell started at 77308@mashina(local) jg_46237_mashina_43
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 77316@mashina(local) jg_46237_mashina_43
0.0.AM: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.27 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Mpcustom4: mashina: "Arch Linux" is an unsupported operating system.
0.0.L: Proofgrid shell started at 77314@mashina(local) jg_46237_mashina_43
0.0.L: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.27 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Proofgrid shell started at 77312@mashina(local) jg_46237_mashina_43
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.29 s)
0.0.Oh: mashina: "Arch Linux" is an unsupported operating system.
0.0.B: mashina: "Arch Linux" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 77313@mashina(local) jg_46237_mashina_43
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.40 s)
0.0.B: Proofgrid shell started at 77315@mashina(local) jg_46237_mashina_43
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 3.16 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.05        0.00       14.89 %
     Hp        0.26        0.04        0.00       13.95 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.29        0.00        0.00        0.00 %
     Oh        0.39        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.40        0.00        0.00        0.00 %
     AM        0.27        0.00        0.00        0.00 %
    all        0.30        0.01        0.00        3.16 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.67        0.09        0.00

    Data read    : 16.38 kiB
    Data written : 1.39 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::axi_led_formal_tb.assert_valid_number_of_read_requests".
cex
