<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230000539A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230000539</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17781505</doc-number><date>20201130</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>GB</country><doc-number>1917693.2</doc-number><date>20191204</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>A</section><class>61</class><subclass>B</subclass><main-group>18</main-group><subgroup>12</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>03</class><subclass>K</subclass><main-group>3</main-group><subgroup>335</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>A</section><class>61</class><subclass>B</subclass><main-group>18</main-group><subgroup>1206</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>03</class><subclass>K</subclass><main-group>3</main-group><subgroup>335</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>A</section><class>61</class><subclass>B</subclass><main-group>2018</main-group><subgroup>00755</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">PULSE GENERATING CIRCUIT, AND ELECTROSURGICAL GENERATOR INCORPORATING THE SAME</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>CREO MEDICAL LIMITED</orgname><address><city>Chepstow, Monmouthshire</city><country>GB</country></address></addressbook><residence><country>GB</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>HANCOCK</last-name><first-name>Christopher Paul</first-name><address><city>Chepstow</city><country>GB</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>DAVIES</last-name><first-name>Ilan</first-name><address><city>Chepstow</city><country>GB</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>HODGKINS</last-name><first-name>George</first-name><address><city>Chepstow</city><country>GB</country></address></addressbook></inventor></inventors></us-parties><pct-or-regional-filing-data><document-id><country>WO</country><doc-number>PCT/EP2020/083979</doc-number><date>20201130</date></document-id><us-371c12-date><date>20220601</date></us-371c12-date></pct-or-regional-filing-data></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">The present invention relates to a pulse generating circuit for an electrosurgical generator, for generating a waveform suitable for causing electroporation of biological tissue. The pulse generating circuit comprises a voltage source connectable to a load via a switching element, and an open circuit coaxial transmission line connected between the switching element and the voltage source to be charged by the voltage source when the switching element is in an OFF state and to be discharged when the switching element is in an ON state. The switching element comprises a plurality of series connected avalanche transistors, and a trigger pulse generator configured to generate a trigger pulse to activate the plurality of series connected avalanche transistors. Furthermore, the impedance of the coaxial transmission line is configured to match a sum of (i) the impedance the plurality of series connected avalanche transistors, and (ii) the impedance of the load.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="86.95mm" wi="81.53mm" file="US20230000539A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="228.43mm" wi="113.37mm" file="US20230000539A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="189.31mm" wi="149.61mm" file="US20230000539A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="221.32mm" wi="115.74mm" file="US20230000539A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="195.24mm" wi="142.66mm" orientation="landscape" file="US20230000539A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="187.71mm" wi="128.95mm" orientation="landscape" file="US20230000539A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">TECHNICAL FIELD</heading><p id="p-0002" num="0001">The present invention relates to an electrosurgical generator for generating a waveform suitable for causing electroporation of biological tissue. In particular, the invention relates to a pulse generating circuit for an electrosurgical generator, where the pulse generating circuit is configured to generate high voltage pulses having a duration less than 10 ns.</p><heading id="h-0002" level="1">BACKGROUND TO THE INVENTION</heading><p id="p-0003" num="0002">Electrosurgical generators are pervasive throughout hospital operating theatres, for use in open and laparoscopic procedures, and are also increasingly present in endoscopy suites. In endoscopic procedures the electrosurgical accessory is typically inserted through a lumen inside an endoscope. Considered against the equivalent access channel for laparoscopic surgery, such a lumen is comparatively narrow in bore and greater in length.</p><p id="p-0004" num="0003">WO 2019/185331 A1 discloses an electrosurgical generator capable of supplying energy in a waveform that causes electroporation in biological tissue. The electrosurgical generator may comprise an electroporation waveform supply unit that is integrated with means for generating microwave electromagnetic signals and radiofrequency electromagnetic signals for treatment. The electrosurgical generator may be configured to deliver different types of energy along a common feed cable. The electroporation waveform supply unit comprises a DC power supply and a DC pulse generator. The DC power supply may include a DC-DC converter for up-converting a voltage output by an adjustable voltage supply. Each DC pulse may have a duration in the range 1 ns to 10 ms and a maximum amplitude in the range 10 V to 10 kV.</p><p id="p-0005" num="0004">In recent years there have been numerous developments of ultrashort electric field pulse generators [<b>1</b>]. Ultrashort electric field pulses in the nanosecond regime have numerous applications. Applications includes: measurement of particles, photography, ultra-wideband radar detection and medical application to name a few [2]-[3].</p><p id="p-0006" num="0005">There are numerous methods of generating high amplitude, nanosecond pulsed electric field with a rise and fall time of 2 ns. Traditionally, coaxial transmission line-based implementations, such as Blumlein, in correlation with spark-gap, Marx bank, or diode and laser opening switch techniques have been used to generate high-voltage nanosecond pulses [1].</p><heading id="h-0003" level="1">SUMMARY OF THE INVENTION</heading><p id="p-0007" num="0006">At its most general the present invention provides a pulse generating circuit for an electrosurgical generator, which is configured to generate high voltage pulses having a duration less than 10 ns suitable for causing electroporation of biological cells. In particular, the pulse generating circuit disclosed herein may be suitable for generating pulses that exhibit a &#x2018;flat-top&#x2019; profile, i.e. having steep (e.g. less than 2 ns) rise and fall times, with minimal ringing. As explained in more detail below, this can be achieved through an open circuit transmission line technique in conjunction with the stacking of avalanche transistors as a fast switching element.</p><p id="p-0008" num="0007">According to the invention there is provided a pulse generating circuit for an electrosurgical generator, the pulse generating circuit comprising: a voltage source connectable to a load via a switching element; an open circuit coaxial transmission line connected between the switching element and the voltage source to be charged by the voltage source when the switching element is in an OFF state and to be discharged when the switching element is in an ON state, wherein the switching element comprises: a plurality of series connected avalanche transistors; and a trigger pulse generator configured to generate a trigger pulse to activate the plurality of series connected avalanche transistors, and wherein the impedance of the coaxial transmission line is configured to match a sum of (i) the impedance the plurality of series connected avalanche transistors, and (ii) the impedance of the load. This circuit configuration can yield a flat top pulse (due to the matched impedance condition) having a short duration (controlled by the length of the coaxial transmission line) with a ultrashort rise time (controlled by the switching element) and an amplitude suitable for electroporation due to the cascading effect of the series connected avalanche transistors. In particular, the amplitude of the output may be 500 V or more, e.g. 1 kV or more, without exceeding the collector-base breakdown voltage across any of the plurality of series connected avalanche transistors.</p><p id="p-0009" num="0008">The coaxial transmission line may have a length selected to provide a line delay equal to or less than 5 ns. The pulse duration is twice the line delay, so the output pulse may have duration equal to or less than 10 ns.</p><p id="p-0010" num="0009">The coaxial transmission line may be charged by the voltage source through a resistor having a high impedance, e.g. 1 M&#x3a9;. The circuit may thus be considered as comprises a first loop when the switching element is in an OFF state and a second loop when the switching element is in an ON state. In the first loop, current flows from the voltage source through the resistor to charge the coaxial transmission line. In the second loop, current flows from the coaxial transmission line through the switching element to the load.</p><p id="p-0011" num="0010">The trigger pulse may comprise a TTL signal. The trigger pulse generator may be any source suitable for generating such a signal, e.g. a microprocessor or the like. The trigger pulse may have a voltage less than the emitter-base breakdown voltage of each of the plurality of avalanche transistors. The duration of the trigger pulse may be longer than the duration of the pulse from the coaxial transmission line, to ensure that the switching element is in an ON state for long enough for the coaxial transmission line to completely discharge. In one example, the trigger pulse has a voltage of 5 V and a duration of 600 ns.</p><p id="p-0012" num="0011">The trigger pulse generator may be connected to the plurality of series connected avalanche transistors via a transformer. This means that the trigger signal is floating between the base and emitter, and is therefore independent of the voltage through the transistor and on to the load. In one example, the trigger pulse may be applied between the collector and emitter of a first transistor of the plurality of series connected avalanche transistors. The first transistor may be the transistor that is furthest from the coaxial transmission line.</p><p id="p-0013" num="0012">A diode may be connected in parallel with each of the plurality of series connected avalanche transistors to clamp the voltage across each transistor to less than its collector-base breakdown voltage. This protects the transistors.</p><p id="p-0014" num="0013">Each transistor in the plurality of series connected avalanche transistors may be identical so that a voltage of the voltage source is divided evenly between the transistors.</p><p id="p-0015" num="0014">As mentioned above, the present invention is particularly suited for use in electrosurgery. The load may therefore comprise an electrosurgical instrument capable of delivered a monopolar pulse for electroporation of biological tissue.</p><p id="p-0016" num="0015">In another example, the invention may provide an electrosurgical generator having a pulse generating circuit as set out above. The pulse generating circuit may be configured to generate an electroporation waveform, i.e. a burst of energy suitable for causing electroporation of biological tissue. The electroporation waveform may comprise one or more rapid high voltage pulses. Each pulse may have a pulse width in a range from 1 ns to 10 &#x3bc;s, preferably in the range from 1 ns to 10 ns, although the invention need not be limited to this range. Shorter duration pulses (e.g. equal to or less than 10 ns) may be preferred for reversible electroporation.</p><p id="p-0017" num="0016">Preferably the rise time of each pulse is equal to or less than 90% of the pulse duration, more preferably equal to or less than 50% of the pulse duration, and most preferably equal to or less than 10% of the pulse duration.</p><p id="p-0018" num="0017">Each pulse may have an amplitude in the range 10 V to 10 kV, preferably in the range 1 kV to 10 kV. Each pulse may be positive pulse from a ground potential.</p><p id="p-0019" num="0018">The electroporation waveform may be a single pulse or a plurality of pulses, e.g. a period train of pulses. The waveform may have a duty cycle equal to or less than 50%, e.g. in the range 0.5% to 50%.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0020" num="0019">Embodiments of the invention are discussed below with reference to the accompanying drawings, in which:</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic diameter that illustrates the principle of a discharge line generator with an ideal switch;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is a graph showing a voltage waveform at (i) the transmission line, and (ii) the load in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>3</b>A</figref> is a schematic diagram representing the open circuit transmission line of <figref idref="DRAWINGS">FIG. <b>1</b></figref> in a DC model;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>3</b>B</figref> is a schematic diagram representing the open circuit transmission line of <figref idref="DRAWINGS">FIG. <b>1</b></figref> in a transmission line model;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic diagram of showing the open circuit transmission line of <figref idref="DRAWINGS">FIG. <b>1</b></figref> with an avalanche transistor to generate an ultrashort electric field pulse;</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a diagram of a simulated LTSpice circuit of a monopolar ultrashort electric field pulse generator;</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a graph showing pulses of various durations generated from the LTSpice circuit of <figref idref="DRAWINGS">FIG. <b>5</b></figref>; and</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a monopolar pulse observed with a matched 35&#x3a9; load, from circuit in <figref idref="DRAWINGS">FIG. <b>5</b></figref>.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION, FURTHER OPTIONS AND PREFERENCES</heading><p id="p-0029" num="0028">Generation of ultra-short pulses is possible by using an open circuit coaxial transmission line as a high-Q storage element consisting of distributed series of inductors and shunt capacitors with minimal resistance and shunt conductance. Discharging an open ended delay line via a fast switching element provides a means of producing a &#x2018;flat-top&#x2019; rectangular pulse with steep fall times of less than 2 ns in a simple and affordable manner. The co-axial transmission line with a characteristic impedance Z<sub>0 </sub>a length of l and a dielectric constant &#x3b5;<sub>r </sub>is charged to a voltage level V<sub>cc</sub>, through a high impedance resistor R<sub>c</sub>. The line will have and associated delay time T given by the following equation:</p><p id="p-0030" num="0000"><maths id="MATH-US-00001" num="00001"><math overflow="scroll"> <mrow>  <mi>T</mi>  <mo>=</mo>  <mfrac>   <mrow>    <mi>l</mi>    <mo>&#x2062;</mo>    <msqrt>     <msub>      <mi>&#x3b5;</mi>      <mi>r</mi>     </msub>    </msqrt>   </mrow>   <mi>c</mi>  </mfrac> </mrow></math></maths></p><p id="p-0031" num="0029">where c is the speed of light (2.99&#xd7;10<sup>8 </sup>m/s).</p><p id="p-0032" num="0030">It follows from this that the pulse duration associated with the transmission line is:</p><p id="p-0033" num="0000"><maths id="MATH-US-00002" num="00002"><math overflow="scroll"> <mrow>  <mrow>   <mn>2</mn>   <mo>&#x2062;</mo>   <mi>T</mi>  </mrow>  <mo>=</mo>  <mrow>   <mn>2</mn>   <mo>&#x2062;</mo>   <mfrac>    <mrow>     <mi>l</mi>     <mo>&#x2062;</mo>     <msqrt>      <msub>       <mi>&#x3b5;</mi>       <mi>r</mi>      </msub>     </msqrt>    </mrow>    <mi>c</mi>   </mfrac>  </mrow> </mrow></math></maths></p><p id="p-0034" num="0031">An ultrashort electric field pulse can be generated on a load, R<sub>L</sub>, by discharging the transmission line through R<sub>L </sub>by closing a switching element. The switching element determines the rise time of the ultrashort electric field pulse whilst the transmission line determines the pulse duration (or width) and the fall time.</p><p id="p-0035" num="0032">As explained above, the duration of the pulse at the load will be twice the associated delay time of the transmission line.</p><p id="p-0036" num="0033"><figref idref="DRAWINGS">FIG. <b>1</b></figref> illustrates the principle of an open circuit transmission line technique with an ideal switch as the switching element.</p><p id="p-0037" num="0034"><figref idref="DRAWINGS">FIG. <b>2</b></figref> shows the voltage waveforms obtained from the system of <figref idref="DRAWINGS">FIG. <b>1</b></figref> at (i) the transmission line Z<sub>0 </sub>and (ii) load R<sub>L</sub>.</p><p id="p-0038" num="0035">The relationship between the characteristic impedance of the transmission line Z<sub>0 </sub>and the load R<sub>L </sub>is integral to the performance of an open circuit coaxial transmission line technique in two ways, which can be understood by modelling the configuration using direct circuit (DC) theory and transmission line theory.</p><p id="p-0039" num="0036">In DC theory, the relationship between A<sub>0 </sub>and R<sub>L </sub>imitates a potential divider, as shown in <figref idref="DRAWINGS">FIG. <b>3</b>A</figref>. Their relationship determines the pulse amplitude at the load V<sub>L</sub>:</p><p id="p-0040" num="0000"><maths id="MATH-US-00003" num="00003"><math overflow="scroll"> <mrow>  <msub>   <mi>V</mi>   <mi>L</mi>  </msub>  <mo>=</mo>  <mrow>   <mrow>    <mo>(</mo>    <mfrac>     <msub>      <mi>R</mi>      <mi>L</mi>     </msub>     <mrow>      <msub>       <mi>R</mi>       <mi>L</mi>      </msub>      <mo>+</mo>      <msub>       <mi>Z</mi>       <mn>0</mn>      </msub>     </mrow>    </mfrac>    <mo>)</mo>   </mrow>   <mo>&#x2062;</mo>   <msub>    <mi>V</mi>    <mi>cc</mi>   </msub>  </mrow> </mrow></math></maths></p><p id="p-0041" num="0037">If the impedance Z<sub>0 </sub>is the same as R<sub>L</sub>, the maximum amplitude of the pulse at the load, V<sub>Lmax</sub>, will be half the voltage the to which the transmission line is charged:</p><p id="p-0042" num="0000"><maths id="MATH-US-00004" num="00004"><math overflow="scroll"> <mrow>  <mtable>   <mtr>    <mtd>     <mrow>      <mrow>       <mrow>        <mi>if</mi>        <mo>&#x2062;</mo>        <mtext>   </mtext>        <msub>         <mi>R</mi>         <mi>L</mi>        </msub>       </mrow>       <mo>=</mo>       <msub>        <mi>Z</mi>        <mn>0</mn>       </msub>      </mrow>      <mo>,</mo>     </mrow>    </mtd>    <mtd>     <msub>      <mi>V</mi>      <mrow>       <mi>L</mi>       <mo>&#x2062;</mo>       <mtext>  </mtext>       <mi>max</mi>      </mrow>     </msub>    </mtd>   </mtr>  </mtable>  <mo>=</mo>  <mfrac>   <msub>    <mi>V</mi>    <mi>cc</mi>   </msub>   <mn>2</mn>  </mfrac> </mrow></math></maths></p><p id="p-0043" num="0038">Using a transmission line model, the system can be represented as shown in <figref idref="DRAWINGS">FIG. <b>3</b>B</figref>. In this model, the relationship between Z<sub>0 </sub>and R<sub>L </sub>determines the reflection coefficient, and therefore the pulse shape at the load. If R<sub>L </sub>is the same as Z<sub>0</sub>, the reflection coefficient will be zero and no secondary pulse or reflection of the primary pulse will be seen at the load:</p><p id="p-0044" num="0000"><maths id="MATH-US-00005" num="00005"><math overflow="scroll"> <mrow>  <mrow>   <mrow>    <mtable>     <mtr>      <mtd>       <mrow>        <mi>&#x393;</mi>        <mo>=</mo>        <mrow>         <mo>(</mo>         <mfrac>          <mrow>           <msub>            <mi>R</mi>            <mi>L</mi>           </msub>           <mo>-</mo>           <msub>            <mi>Z</mi>            <mn>0</mn>           </msub>          </mrow>          <mrow>           <msub>            <mi>R</mi>            <mi>L</mi>           </msub>           <mo>+</mo>           <msub>            <mi>Z</mi>            <mn>0</mn>           </msub>          </mrow>         </mfrac>         <mo>)</mo>        </mrow>       </mrow>      </mtd>      <mtd>       <mo>&#x2234;</mo>      </mtd>     </mtr>    </mtable>    <mo>&#x2062;</mo>    <mtext>   </mtext>    <mi>if</mi>    <mo>&#x2062;</mo>    <mtext>   </mtext>    <msub>     <mi>R</mi>     <mi>L</mi>    </msub>   </mrow>   <mo>=</mo>   <msub>    <mi>Z</mi>    <mn>0</mn>   </msub>  </mrow>  <mo>,</mo>  <mtext> </mtext>  <mrow>   <mi>&#x393;</mi>   <mo>=</mo>   <mn>0</mn>  </mrow> </mrow></math></maths></p><p id="p-0045" num="0039">Thus, the relationship of Z<sub>0 </sub>and R<sub>L </sub>determine two key aspects of the pulse at a load: (i) the pulse amplitude, and (ii) pulse shape (caused by any reflection). It follows from the analysis above, that the best pulse shape and parameters, the characteristic impedance of the transmission line Z<sub>0 </sub>and the load R<sub>L </sub>should match.</p><p id="p-0046" num="0040">Other features of the pulse are controlled by other parameters of the circuit. For example, the pulse risetime is determined by the behavioural of the switching element, whilst the pulse width is determined by the length of the transmission line, as discussed above.</p><p id="p-0047" num="0041">This switching element in embodiments of the invention is preferably provided by a stacked array of avalanche transistors. An avalanche transistor is known to provide reliable and repeatable high-speed switching of high voltages with rise times as low as 300 ps, which can be achieved in practice if microwave component layout techniques are considered when the circuit are implemented. Avalanche transistors utilize the negative-resistance characteristics region of bipolar junction transistors, which result from operation in the common-emitter breakdown region. The avalanche region lies between collector emitter (V<sub>CEO</sub>) and collector base (V<sub>CBO</sub>) voltage when the base current I<sub>B</sub>=0 A and emitter current I<sub>E</sub>=0 A.</p><p id="p-0048" num="0042"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic diagram of a pulse generating circuit <b>100</b> that utilises an open circuit transmission line technique in combination with an avalanche transistor as a fast switching element. The circuit function is based on the discharge of the open-circuit transmission line across an avalanche transistor into a load R<sub>L</sub>.</p><p id="p-0049" num="0043">A single avalanche transistor circuit can be configured to have a bi-stable operation, where the maximum pulse amplitude at the output is limited to half the value of the transistor's collector-emitter breakdown voltage, BV<sub>CES</sub>, if Z<sub>0</sub>=R<sub>L</sub>. A supply voltage V<sub>cc </sub>above the transistor's BV<sub>CES </sub>would permanently breakdown and damage the avalanche transistors as a switching element.</p><p id="p-0050" num="0044">Initially, energy is stored in a co-axial transmission line via a small current flow in loop <b>1</b>. A positive trigger on the base of the transistor will suddenly switch the transistor &#x2018;on&#x2019;. The energy stored in the transmission line will simultaneously be released as a high current along loop <b>2</b>, producing a pulse on R<sub>L</sub>. The width of the trigger on the base is longer than 2T, i.e. the required pulse width at the load.</p><p id="p-0051" num="0045"><figref idref="DRAWINGS">FIG. <b>5</b></figref> shows a pulse generation circuit <b>200</b> that is an embodiment of the invention. The pulse generation circuit <b>200</b> is similar to the circuit shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, except that in place of the single avalanche transistor, there is a plurality (five in this example) of series-connected avalanche transistors. The plurality of series-connected avalanche transistors effectively operate in combination as a single avalanche transistor. This means that the discharge of the open-circuit transmission line is across the stacked transistors to the load, thereby resulting in a cascade effect that causes a proportionally higher pulse amplitude at the load. In this example, each of the avalanche transistors is identical so that the supply voltage V<sub>cc </sub>is equally distributed across each of the avalanche transistor in the series chain.</p><p id="p-0052" num="0046">In this arrangement, the maximum pulse amplitude that can be generated is dependent on the number of stacked avalanche transistor n. The number of avalanche transistors required to generate a specific pulse amplitude V<sub>L </sub>can be expressed as</p><p id="p-0053" num="0000"><maths id="MATH-US-00006" num="00006"><math overflow="scroll"> <mrow>  <msub>   <mi>V</mi>   <mi>L</mi>  </msub>  <mo>=</mo>  <mrow>   <msub>    <mi>nBV</mi>    <mi>CBO</mi>   </msub>   <mo>(</mo>   <mfrac>    <msub>     <mi>R</mi>     <mi>L</mi>    </msub>    <mrow>     <msub>      <mi>R</mi>      <mi>L</mi>     </msub>     <mo>+</mo>     <msub>      <mi>Z</mi>      <mn>0</mn>     </msub>    </mrow>   </mfrac>   <mo>)</mo>  </mrow> </mrow></math></maths></p><p id="p-0054" num="0047">where BV<sub>CBO </sub>is the collector-base breakdown voltage of each avalanche transistor. If R<sub>L</sub>=Z<sub>0</sub>, a maximum pulse amplitude V<sub>Lmax </sub>can thus be expressed as</p><p id="p-0055" num="0000"><maths id="MATH-US-00007" num="00007"><math overflow="scroll"> <mrow>  <msub>   <mi>V</mi>   <mrow>    <mi>L</mi>    <mo>&#x2062;</mo>    <mtext>  </mtext>    <mi>max</mi>   </mrow>  </msub>  <mo>=</mo>  <mfrac>   <mrow>    <mi>n</mi>    <mo>&#x2062;</mo>    <mi>B</mi>    <mo>&#x2062;</mo>    <msub>     <mi>V</mi>     <mi>CBO</mi>    </msub>   </mrow>   <mn>2</mn>  </mfrac> </mrow></math></maths></p><p id="p-0056" num="0048">In the pulse generating circuit <b>200</b> five FMMT417 avalanche transistor are stacked. Each transistor has an collector-emitter breakdown voltage BV<sub>CEO </sub>of 100 V and a collector-base breakdown voltage BV<sub>CBO </sub>of 320 V. The circuit shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref> was simulated using LTSpice models. The Spice model of the FMMT417 was directly taken from the manufacture's website. The source resistance R<sub>c </sub>is 1 M&#x3a9;, characteristic impedance of the transmission line Z<sub>0 </sub>is 50&#x3a9;, source voltage V<sub>cc </sub>is 1.5 kV.</p><p id="p-0057" num="0049">The circuit may include a diode (not shown) connected in parallel with each transistor to clamp the voltage to ensure that the voltage across each transistor does not exceed its collector-base breakdown voltage. Doing so can increase the lifespan of the transistors and ensure that triggering occurs by the trigger signal.</p><p id="p-0058" num="0050">The trigger signal may be provided by any suitable source. Preferably the trigger signal is generated by a TTL source or a microcontroller. In this example, the trigger signal comprises a pulse having a duration of 600 ns and a 5 V amplitude and pulse period (period of repetition) of 20 ms. It is advantageous to have a 5 V trigger signal because it is less than the emitter-base breakdown voltage of the transistors.</p><p id="p-0059" num="0051">The pulse width of trigger signal is arranged to be longer than the pulse desired to be generated from the transmission line. The duration of 600 ns was chosen in this case to provide a safe margin to allow the whole transmission line to discharge.</p><p id="p-0060" num="0052">The trigger signal repetition rate (pulse period) is limited by the time it takes for the open-circuit charged transmission line to charge up again to full capacity.</p><p id="p-0061" num="0053">A transformer is disposed between the trigger signal generator and the base and emitter of the first transistor in the stack (i.e. the transistor furthest from the transmission line). This configuration means that the trigger pulse is floating, and therefore should be the same between the base and emitter of the first transistor no matter the voltage through the transistor and onto the load. As a result, the amplitude of the pulse at the load ought to increase linearly with the number of transistors in the stack. The transformer may be a 1-EMR-046 Gate Drive Transformer having a 1:1 winding ratio and high voltage isolation.</p><p id="p-0062" num="0054">In use, the five stacked avalanche transistors are initially in their off-state, with each transistor having 300 V across them (i.e. V<sub>cc</sub>/n). When a positive trigger signal is applied to the base of the first transistor Q<b>1</b>, Q<b>1</b> is turned &#x2018;on&#x2019; and places its collector voltage near ground potential. This results in the second transistor Q<b>2</b> having twice the collector-emitter voltage, thus creating the desired condition in terms of overvolting and therefore causes a non-destructive avalanching of Q<b>2</b> and places its collector near ground potential. This creates a sequential &#x2018;knock-on&#x2019; effect on the next transistor in the chain resulting in the overvolting of the first avalanche transistors, Q<b>1</b>, to the final avalanche transistors, Q<b>5</b> near the charged open circuit transmission line. When Q<b>5</b> is turned &#x2018;on&#x2019;, a fast rise time is produced at the load (&#x3c;2 ns), therefore allowing the charged open circuit transmission line to discharge through the load producing a pulse with a width of 2T and a maximum amplitude of V<sub>cc</sub>/2, if R<sub>L</sub>=Z<sub>0</sub>.</p><p id="p-0063" num="0055">The pulse generating circuit <b>200</b> may thus be used to generate monopolar ultrashort electric field pulses.</p><p id="p-0064" num="0056">Although not shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the pulse generating circuit <b>200</b> may further comprise a capacitor connected in parallel with the high impedance resistor R<sub>c</sub>. This acts as a current reservoir to enable high current to be provided for a short period of time without causes a significant voltage drop. For example, if it is desired to produce a pulse having a 1 kV peak voltage, the driving current I<sub>d </sub>required can be calculated as</p><p id="p-0065" num="0000"><maths id="MATH-US-00008" num="00008"><math overflow="scroll"> <mrow>  <mrow>   <msub>    <mi>I</mi>    <mi>d</mi>   </msub>   <mo>=</mo>   <mrow>    <mi>C</mi>    <mo>&#x2062;</mo>    <mfrac>     <mrow>      <mi>d</mi>      <mo>&#x2062;</mo>      <mi>V</mi>     </mrow>     <mi>dt</mi>    </mfrac>   </mrow>  </mrow>  <mo>,</mo> </mrow></math></maths></p><p id="p-0066" num="0000">where C is the load capacitance (i.e. the combined capacitance of the coaxial transmission line and R<sub>L</sub>), and</p><p id="p-0067" num="0000"><maths id="MATH-US-00009" num="00009"><math overflow="scroll"> <mfrac>  <mrow>   <mi>d</mi>   <mo>&#x2062;</mo>   <mi>V</mi>  </mrow>  <mrow>   <mi>d</mi>   <mo>&#x2062;</mo>   <mi>t</mi>  </mrow> </mfrac></math></maths></p><p id="p-0068" num="0000">is the desired change in voltage over the pulse rise time. The driving current I<sub>d </sub>may be 1500 A or more, e.g. 2000 A. The reservoir capacitor prevents the voltage of the pulse from dropping significantly through the duration of the pulse. The capacitance value C<sub>res </sub>of the reservoir capacitor can be calculated by considering an acceptable drop in voltage</p><p id="p-0069" num="0000"><maths id="MATH-US-00010" num="00010"><math overflow="scroll"> <mfrac>  <mrow>   <mi>d</mi>   <mo>&#x2062;</mo>   <mi>V</mi>  </mrow>  <mrow>   <mi>d</mi>   <mo>&#x2062;</mo>   <mi>t</mi>  </mrow> </mfrac></math></maths></p><p id="p-0070" num="0000">(say 1 V over a 10 ns pulse) for the driving current I<sub>d</sub>. The capacitance value C<sub>res </sub>may be 1.5 to 2.5 &#x3bc;F, for example.</p><p id="p-0071" num="0057"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a graph showing voltage pulses obtained for a range of transmission line lengths. In <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the transmission line lengths are characterised by the line delay T. The graph demonstrate that the transmission line length determines the pulse width of 2T, i.e. transmission lines having line delays of 5 ns, 25 ns, 50 ns and 100 ns produce pulse widths of 10 ns, 50 ns, 100 ns and 200 ns respectively. Additionally, the rise times of all four pulses are the same and less than 2 ns, which emphasises that the switching element, i.e. the five avalanche transistors, determines this factor.</p><p id="p-0072" num="0058">The graph in <figref idref="DRAWINGS">FIG. <b>6</b></figref> suggests that a 50&#x3a9; load does not match the transmission line characteristic impedance because secondary pulse of lower amplitude to the primary pulse is seen on each signal. This suggested an unmatched load due to reflection, i.e. &#x393;&#x2260;0. The inventors have realised that it is necessary to compensate for the impedance of the transistors in order to optimise the pulse generation circuit. In the example shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, each individual transistor has an impedance of &#x2212;3&#x3a9;. Therefore, a total of &#x2dc;15&#x3a9; is across the transistor stack. The reflection coefficient can thus be expressed as</p><p id="p-0073" num="0000"><maths id="MATH-US-00011" num="00011"><math overflow="scroll"> <mrow>  <mi>&#x393;</mi>  <mo>=</mo>  <mrow>   <mrow>    <mo>(</mo>    <mfrac>     <mrow>      <msub>       <mi>R</mi>       <mi>&#x3a3;</mi>      </msub>      <mo>-</mo>      <msub>       <mi>Z</mi>       <mn>0</mn>      </msub>     </mrow>     <mrow>      <msub>       <mi>R</mi>       <mi>&#x3a3;</mi>      </msub>      <mo>+</mo>      <msub>       <mi>Z</mi>       <mn>0</mn>      </msub>     </mrow>    </mfrac>    <mo>)</mo>   </mrow>   <mo>=</mo>   <mrow>    <mo>(</mo>    <mfrac>     <mrow>      <mrow>       <mo>(</mo>       <mrow>        <msub>         <mi>R</mi>         <mi>L</mi>        </msub>        <mo>+</mo>        <mrow>         <mi>n</mi>         <mo>&#x2062;</mo>         <msub>          <mi>R</mi>          <mi>A</mi>         </msub>        </mrow>       </mrow>       <mo>)</mo>      </mrow>      <mo>-</mo>      <msub>       <mi>Z</mi>       <mn>0</mn>      </msub>     </mrow>     <mrow>      <mrow>       <mo>(</mo>       <mrow>        <msub>         <mi>R</mi>         <mi>L</mi>        </msub>        <mo>+</mo>        <mrow>         <mi>n</mi>         <mo>&#x2062;</mo>         <msub>          <mi>R</mi>          <mi>A</mi>         </msub>        </mrow>       </mrow>       <mo>)</mo>      </mrow>      <mo>+</mo>      <msub>       <mi>Z</mi>       <mn>0</mn>      </msub>     </mrow>    </mfrac>    <mo>)</mo>   </mrow>  </mrow> </mrow></math></maths></p><p id="p-0074" num="0059">wherein the R<sub>&#x3a3; </sub>is the total impedance of the circuit, and R<sub>A </sub>is the impedance of a signal avalanche transistor.</p><p id="p-0075" num="0060">This explains the reflection observed in the pulses shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, as &#x393;=0.13, and the amplitude of the reflection pulse is &#x2dc;13% of the primary pulse (R<sub>L</sub>=50&#x3a9;, nR<sub>A</sub>=(3&#x3a9;&#xd7;5)=15&#x3a9; and Z<sub>0</sub>=50&#x3a9;). The additional impedance of nR<sub>A </sub>also affects the DC component of the design, which can be rewritten as:</p><p id="p-0076" num="0000"><maths id="MATH-US-00012" num="00012"><math overflow="scroll"> <mrow>  <msub>   <mi>V</mi>   <mi>L</mi>  </msub>  <mo>=</mo>  <mrow>   <mrow>    <mo>(</mo>    <mfrac>     <msub>      <mi>R</mi>      <mi>L</mi>     </msub>     <mrow>      <msub>       <mi>Z</mi>       <mn>0</mn>      </msub>      <mo>+</mo>      <msub>       <mi>R</mi>       <mi>A</mi>      </msub>      <mo>+</mo>      <msub>       <mi>R</mi>       <mi>L</mi>      </msub>     </mrow>    </mfrac>    <mo>)</mo>   </mrow>   <mo>&#x2062;</mo>   <msub>    <mi>V</mi>    <mi>cc</mi>   </msub>  </mrow> </mrow></math></maths></p><p id="p-0077" num="0061">Taking this into account, the impedance of the load R<sub>L </sub>was adjusted to 35&#x3a9;. This resulted in a single monopolar pulse at the load with zero reflection and no secondary pulse, as shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><heading id="h-0006" level="1">REFERENCES</heading><p id="p-0078" num="0000"><ul id="ul0001" list-style="none">    <li id="ul0001-0001" num="0062">[1] W. Meiling and F. Stary, Nanosecond pulse techniques. New York: Gordon and Breach, 1970, p. 304.</li>    <li id="ul0001-0002" num="0063">[2] Q. Yang, X. Zhou, Q.-g. Wang and M. Zhao, &#x201c;Comparative analysis on the fast rising edge pulse source with two kinds of avalanche transistor,&#x201d; in Cross Strait Quad-Regional Radio Science and Wireless Technology Conference, Chengdu, 2013.</li>    <li id="ul0001-0003" num="0064">[3] G. Yong-sheng et al., &#x201c;High-speed, high-voltage pulse generation using avalanche transistor,&#x201d; Review of Scientific Instruments, vol. 87, no. 5, p. 054708, 2016.</li></ul></p><?detailed-description description="Detailed Description" end="tail"?></description><us-math idrefs="MATH-US-00001" nb-file="US20230000539A1-20230105-M00001.NB"><img id="EMI-M00001" he="6.35mm" wi="76.20mm" file="US20230000539A1-20230105-M00001.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00002" nb-file="US20230000539A1-20230105-M00002.NB"><img id="EMI-M00002" he="6.35mm" wi="76.20mm" file="US20230000539A1-20230105-M00002.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00003" nb-file="US20230000539A1-20230105-M00003.NB"><img id="EMI-M00003" he="6.01mm" wi="76.20mm" file="US20230000539A1-20230105-M00003.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00004" nb-file="US20230000539A1-20230105-M00004.NB"><img id="EMI-M00004" he="5.25mm" wi="76.20mm" file="US20230000539A1-20230105-M00004.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00005" nb-file="US20230000539A1-20230105-M00005.NB"><img id="EMI-M00005" he="6.01mm" wi="76.20mm" file="US20230000539A1-20230105-M00005.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00006" nb-file="US20230000539A1-20230105-M00006.NB"><img id="EMI-M00006" he="6.01mm" wi="76.20mm" file="US20230000539A1-20230105-M00006.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00007" nb-file="US20230000539A1-20230105-M00007.NB"><img id="EMI-M00007" he="5.25mm" wi="76.20mm" file="US20230000539A1-20230105-M00007.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00008" nb-file="US20230000539A1-20230105-M00008.NB"><img id="EMI-M00008" he="5.67mm" wi="76.20mm" file="US20230000539A1-20230105-M00008.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00009" nb-file="US20230000539A1-20230105-M00009.NB"><img id="EMI-M00009" he="5.67mm" wi="76.20mm" file="US20230000539A1-20230105-M00009.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00010" nb-file="US20230000539A1-20230105-M00010.NB"><img id="EMI-M00010" he="5.67mm" wi="76.20mm" file="US20230000539A1-20230105-M00010.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00011" nb-file="US20230000539A1-20230105-M00011.NB"><img id="EMI-M00011" he="6.01mm" wi="76.20mm" file="US20230000539A1-20230105-M00011.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00012" nb-file="US20230000539A1-20230105-M00012.NB"><img id="EMI-M00012" he="6.01mm" wi="76.20mm" file="US20230000539A1-20230105-M00012.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A pulse generating circuit for an electrosurgical generator, the pulse generating circuit comprising:<claim-text>a voltage source connectable to a load via a switching element;</claim-text><claim-text>an open circuit coaxial transmission line connected between the switching element and the voltage source to be charged by the voltage source when the switching element is in an OFF state and to be discharged when the switching element is in an ON state,</claim-text><claim-text>wherein the switching element comprises:<claim-text>a plurality of series connected avalanche transistors; and</claim-text><claim-text>a trigger pulse generator configured to generate a trigger pulse to activate the plurality of series connected avalanche transistors,</claim-text></claim-text><claim-text>wherein the impedance of the coaxial transmission line is configured to match a sum of (i) the impedance of the plurality of series connected avalanche transistors, and (ii) the impedance of the load.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. A pulse generating circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the coaxial transmission line has a length selected to provide a line delay equal to or less than 5 ns.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. A pulse generating circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the coaxial transmission line is charged by the voltage source through a resistor.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. A pulse generating circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the trigger pulse generator comprises a TTL device.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. A pulse generating circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the trigger pulse has a voltage less than the emitter-base breakdown voltage of each of the plurality of avalanche transistors.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. A pulse generating circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the trigger pulse generator is connected to the plurality of series connected avalanche transistors via a transformer.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. A pulse generating circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the trigger pulse is applied between the collector and emitter of a first transistor of the plurality of series connected avalanche transistors.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. A pulse generating circuit according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the first transistor is furthest from the coaxial transmission line.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. A pulse generating circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a diode is connected in parallel with each of the plurality of series connected avalanche transistors to clamp the voltage across each transistor to less than its collector-base breakdown voltage.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. A pulse generating circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each transistor in the plurality of series connected avalanche transistors is identical.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A pulse generating circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the load is an electrosurgical instrument.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. An electrosurgical generator having a pulse generating circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>.</claim-text></claim></claims></us-patent-application>