// Seed: 3539897821
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd47,
    parameter id_11 = 32'd50,
    parameter id_14 = 32'd30,
    parameter id_16 = 32'd73,
    parameter id_2  = 32'd14
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  inout reg id_26;
  inout wire id_25;
  output logic [7:0] id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  inout supply0 id_20;
  output wire id_19;
  output wire id_18;
  output logic [7:0] id_17;
  output wire _id_16;
  output wire id_15;
  inout wire _id_14;
  input wire id_13;
  inout logic [7:0] id_12;
  input wire _id_11;
  input logic [7:0] id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  xor primCall (
      id_18, id_25, id_20, id_7, id_28, id_12, id_6, id_4, id_21, id_10, id_13, id_23, id_29, id_26
  );
  output logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_25,
      id_4,
      id_25
  );
  wire id_30;
  assign id_24[id_11] = 1'b0;
  initial id_26 = id_12;
  logic [1  ==  -1 : id_14] id_31;
  assign id_5[1] = id_23 ? 1 : id_12[~id_2] - id_1;
  always @(*) $unsigned(75);
  ;
  assign id_17[-1] = 1;
  wire id_32;
  wire id_33;
  assign id_20 = -1 ? id_30 == id_1 : id_6;
  assign id_4  = id_12;
endmodule
