// Seed: 2367228544
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  input id_10;
  inout id_9;
  input id_8;
  input id_7;
  input id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  always @(posedge 1 or posedge 1) begin
    if (id_5) id_5 <= id_5;
    else id_4 <= id_8 !== id_4;
  end
  assign id_1 = id_7;
endmodule
