

================================================================
== Vivado HLS Report for 'random_int_gen'
================================================================
* Date:           Sun Nov  8 21:11:02 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.485 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      1|      0|    208|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     15|    -|
|Register         |        -|      -|    114|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      2|    114|    223|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      2|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |ma_unitdatax_requcud_U10  |ma_unitdatax_requcud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+-----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+-----+------------+------------+
    |low_1_fu_44_p2     |     *    |      1|  0|    6|          15|          16|
    |add_ln11_fu_80_p2  |     +    |      0|  0|   23|           4|          16|
    |x_1_fu_95_p2       |     +    |      0|  0|   39|          32|          32|
    |x_2_fu_120_p2      |     +    |      0|  0|   39|          32|          32|
    |x_fu_89_p2         |    shl   |      0|  0|  101|          32|          32|
    +-------------------+----------+-------+---+-----+------------+------------+
    |Total              |          |      1|  0|  208|         115|         128|
    +-------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   2|   0|    2|          0|
    |high_2_reg_144     |  32|   0|   32|          0|
    |low_1_reg_139      |  32|   0|   32|          0|
    |rand_state         |  32|   0|   32|          0|
    |trunc_ln1_reg_149  |  16|   0|   16|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 114|   0|  114|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+----------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------+-----+-----+------------+----------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | random_int_gen | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | random_int_gen | return value |
|ap_start  |  in |    1| ap_ctrl_hs | random_int_gen | return value |
|ap_done   | out |    1| ap_ctrl_hs | random_int_gen | return value |
|ap_idle   | out |    1| ap_ctrl_hs | random_int_gen | return value |
|ap_ready  | out |    1| ap_ctrl_hs | random_int_gen | return value |
+----------+-----+-----+------------+----------------+--------------+

