# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../Modulos_sv/module_7seg_decodificador.sv" \
"../../../../LAB_1.srcs/sources_1/new/tb_module_7seg_deco.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
