#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 26 18:35:23 2019
# Process ID: 3436
# Current directory: C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2972 C:\Users\na-tt\Documents\ELO212\project_6_extended.2.2\project_6_extended.2.2.xpr
# Log file: C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/vivado.log
# Journal file: C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 681.316 ; gain = 79.996
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: double_dabble_16bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 794.504 ; gain = 78.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'double_dabble_16bit' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:3]
ERROR: [Synth 8-2901] value '1'b0' for enum 'adding3_4' already used by enum 'waiting' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:20]
ERROR: [Synth 8-2901] value '1'b1' for enum 'adding3_3' already used by enum 'evaluate' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:20]
ERROR: [Synth 8-2901] value '1'b0' for enum 'adding3_2' already used by enum 'waiting' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:20]
ERROR: [Synth 8-2901] value '1'b1' for enum 'adding3_1' already used by enum 'evaluate' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:20]
ERROR: [Synth 8-2901] value '1'b0' for enum 'adding3_0' already used by enum 'waiting' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:20]
ERROR: [Synth 8-2901] value '1'b1' for enum 'shifting' already used by enum 'evaluate' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:20]
ERROR: [Synth 8-2901] value '1'b0' for enum 'pushing' already used by enum 'waiting' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:20]
ERROR: [Synth 8-6156] failed synthesizing module 'double_dabble_16bit' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 845.699 ; gain = 129.332
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: double_dabble_16bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 869.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'double_dabble_16bit' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'double_dabble_16bit' (1#1) [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 869.688 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 869.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 869.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1180.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1236.773 ; gain = 367.086
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1236.773 ; gain = 367.086
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'double_dabble_16bit' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'double_dabble_16bit' (1#1) [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1246.398 ; gain = 8.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1246.402 ; gain = 8.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1246.402 ; gain = 8.219
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1324.164 ; gain = 85.980
file mkdir C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv w ]
add_files -fileset sim_1 C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv
update_compile_order -fileset sim_1
set_property top double_dabble_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'double_dabble_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj double_dabble_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 27a62b62406343f583e99c80cbf4555c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot double_dabble_testbench_behav xil_defaultlib.double_dabble_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.double_dabble_16bit
Compiling module xil_defaultlib.double_dabble_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot double_dabble_testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim/xsim.dir/double_dabble_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim/xsim.dir/double_dabble_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul 26 19:34:22 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 26 19:34:22 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1370.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "double_dabble_testbench_behav -key {Behavioral:sim_1:Functional:double_dabble_testbench} -tclbatch {double_dabble_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source double_dabble_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.023 ; gain = 10.680
INFO: [USF-XSim-96] XSim completed. Design snapshot 'double_dabble_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1381.023 ; gain = 10.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.023 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'double_dabble_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj double_dabble_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 27a62b62406343f583e99c80cbf4555c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot double_dabble_testbench_behav xil_defaultlib.double_dabble_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.double_dabble_16bit
Compiling module xil_defaultlib.double_dabble_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot double_dabble_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "double_dabble_testbench_behav -key {Behavioral:sim_1:Functional:double_dabble_testbench} -tclbatch {double_dabble_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source double_dabble_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'double_dabble_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.023 ; gain = 0.000
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'double_dabble_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj double_dabble_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 27a62b62406343f583e99c80cbf4555c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot double_dabble_testbench_behav xil_defaultlib.double_dabble_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.double_dabble_16bit
Compiling module xil_defaultlib.double_dabble_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot double_dabble_testbench_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1382.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'double_dabble_16bit' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'double_dabble_16bit' (1#1) [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1382.988 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1382.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1382.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1461.504 ; gain = 78.516
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'double_dabble_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj double_dabble_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 27a62b62406343f583e99c80cbf4555c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot double_dabble_testbench_behav xil_defaultlib.double_dabble_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 36 for port 'scratch_peek' [C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.double_dabble_16bit
Compiling module xil_defaultlib.double_dabble_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot double_dabble_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "double_dabble_testbench_behav -key {Behavioral:sim_1:Functional:double_dabble_testbench} -tclbatch {double_dabble_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source double_dabble_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'double_dabble_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'double_dabble_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj double_dabble_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 27a62b62406343f583e99c80cbf4555c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot double_dabble_testbench_behav xil_defaultlib.double_dabble_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.double_dabble_16bit
Compiling module xil_defaultlib.double_dabble_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot double_dabble_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "double_dabble_testbench_behav -key {Behavioral:sim_1:Functional:double_dabble_testbench} -tclbatch {double_dabble_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source double_dabble_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'double_dabble_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'double_dabble_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj double_dabble_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 27a62b62406343f583e99c80cbf4555c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot double_dabble_testbench_behav xil_defaultlib.double_dabble_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.double_dabble_16bit
Compiling module xil_defaultlib.double_dabble_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot double_dabble_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "double_dabble_testbench_behav -key {Behavioral:sim_1:Functional:double_dabble_testbench} -tclbatch {double_dabble_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source double_dabble_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'double_dabble_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.504 ; gain = 0.000
# run 3000ns
run 3000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'double_dabble_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj double_dabble_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 27a62b62406343f583e99c80cbf4555c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot double_dabble_testbench_behav xil_defaultlib.double_dabble_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "double_dabble_testbench_behav -key {Behavioral:sim_1:Functional:double_dabble_testbench} -tclbatch {double_dabble_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source double_dabble_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'double_dabble_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'double_dabble_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj double_dabble_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_dabble_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 27a62b62406343f583e99c80cbf4555c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot double_dabble_testbench_behav xil_defaultlib.double_dabble_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.double_dabble_16bit
Compiling module xil_defaultlib.double_dabble_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot double_dabble_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/na-tt/Documents/ELO212/project_6_extended.2.2/project_6_extended.2.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "double_dabble_testbench_behav -key {Behavioral:sim_1:Functional:double_dabble_testbench} -tclbatch {double_dabble_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source double_dabble_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'double_dabble_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1478.531 ; gain = 0.000
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 20:38:46 2019...
