# Verilog Projects

This repo contains my Verilog/RTL practice code.  
I upload different modules, testbenches, and small designs here while learning and experimenting with digital logic and HDL coding.

More files and projects will be added as I keep working on RTL design.
