<profile>

<section name = "Vitis HLS Report for 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2'" level="0">
<item name = "Date">Sun Feb 15 20:08:59 2026
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">bgn_ip</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.627 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5130, 5130, 51.300 us, 51.300 us, 5124, 5124, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LAYER2_VITIS_LOOP_64_2">5128, 5128, 13, 4, 1, 1280, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 272, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 143, 322, -</column>
<column name="Memory">32, -, 32, 5, -</column>
<column name="Multiplexer">-, -, 0, 160, -</column>
<column name="Register">-, -, 499, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">11, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U19">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 322, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layer2_b_U">bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R, 0, 32, 5, 0, 10, 32, 1, 320</column>
<column name="layer2_w_U">bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R, 32, 0, 0, 0, 12800, 32, 1, 409600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln61_1_fu_248_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln61_fu_195_p2">+, 0, 0, 11, 11, 1</column>
<column name="add_ln64_fu_229_p2">+, 0, 0, 8, 8, 1</column>
<column name="add_ln66_fu_272_p2">+, 0, 0, 11, 11, 11</column>
<column name="and_ln69_1_fu_413_p2">and, 0, 0, 1, 1, 1</column>
<column name="and_ln69_fu_407_p2">and, 0, 0, 1, 1, 1</column>
<column name="first_iter_1_fu_218_p2">icmp, 0, 0, 8, 8, 1</column>
<column name="icmp_ln61_fu_189_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln64_fu_204_p2">icmp, 0, 0, 9, 8, 9</column>
<column name="icmp_ln69_1_fu_377_p2">icmp, 0, 0, 23, 23, 1</column>
<column name="icmp_ln69_2_fu_389_p2">icmp, 0, 0, 8, 8, 2</column>
<column name="icmp_ln69_3_fu_395_p2">icmp, 0, 0, 23, 23, 1</column>
<column name="icmp_ln69_fu_371_p2">icmp, 0, 0, 8, 8, 2</column>
<column name="or_ln69_1_fu_401_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_ln69_fu_383_p2">or, 0, 0, 1, 1, 1</column>
<column name="class_idx_2_fu_422_p3">select, 0, 0, 32, 1, 32</column>
<column name="max_val_1_fu_430_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln59_fu_210_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln61_1_fu_311_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln61_2_fu_330_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln61_fu_254_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten9_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_sum_1_load">13, 3, 32, 96</column>
<column name="class_idx_1_fu_90">9, 2, 4, 8</column>
<column name="class_idx_fu_82">9, 2, 32, 64</column>
<column name="indvar_flatten9_fu_94">9, 2, 11, 22</column>
<column name="j_fu_70">9, 2, 8, 16</column>
<column name="max_val_fu_86">9, 2, 32, 64</column>
<column name="sum_1_fu_98">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="class_idx_1_fu_90">4, 0, 4, 0</column>
<column name="class_idx_23_fu_78">32, 0, 32, 0</column>
<column name="class_idx_fu_82">32, 0, 32, 0</column>
<column name="first_iter_1_reg_526">1, 0, 1, 0</column>
<column name="first_iter_1_reg_526_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="hidden_out_load_reg_541">32, 0, 32, 0</column>
<column name="icmp_ln61_reg_510">1, 0, 1, 0</column>
<column name="icmp_ln61_reg_510_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln64_reg_514">1, 0, 1, 0</column>
<column name="indvar_flatten9_fu_94">11, 0, 11, 0</column>
<column name="j_fu_70">8, 0, 8, 0</column>
<column name="max_val_12_fu_74">32, 0, 32, 0</column>
<column name="max_val_fu_86">32, 0, 32, 0</column>
<column name="mul_reg_566">32, 0, 32, 0</column>
<column name="select_ln59_reg_521">8, 0, 8, 0</column>
<column name="select_ln61_1_reg_583">32, 0, 32, 0</column>
<column name="select_ln61_reg_535">4, 0, 4, 0</column>
<column name="sum_1_fu_98">32, 0, 32, 0</column>
<column name="sum_2_reg_576">32, 0, 32, 0</column>
<column name="sum_reg_561">32, 0, 32, 0</column>
<column name="icmp_ln64_reg_514">64, 32, 1, 0</column>
<column name="select_ln61_reg_535">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="grp_fu_113_p_din0">out, 32, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="grp_fu_113_p_din1">out, 32, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="grp_fu_113_p_opcode">out, 2, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="grp_fu_113_p_dout0">in, 32, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="grp_fu_113_p_ce">out, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="grp_fu_117_p_din0">out, 32, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="grp_fu_117_p_din1">out, 32, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="grp_fu_117_p_opcode">out, 5, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="grp_fu_117_p_dout0">in, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="grp_fu_117_p_ce">out, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, return value</column>
<column name="hidden_out_address0">out, 7, ap_memory, hidden_out, array</column>
<column name="hidden_out_ce0">out, 1, ap_memory, hidden_out, array</column>
<column name="hidden_out_q0">in, 32, ap_memory, hidden_out, array</column>
<column name="class_idx_23_out">out, 32, ap_vld, class_idx_23_out, pointer</column>
<column name="class_idx_23_out_ap_vld">out, 1, ap_vld, class_idx_23_out, pointer</column>
</table>
</item>
</section>
</profile>
