// Seed: 2400620376
module module_0;
  uwire id_1;
  assign id_1 = 1;
  integer id_3;
  wire id_4;
  wire id_5;
  id_6(
      .id_0(1), .id_1(1), .id_2(1 == 1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1
);
  assign id_3[1] = 1;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  supply1 id_15 = 1'h0;
  module_0 modCall_1 ();
endmodule
