// Seed: 1286324711
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
program module_1 #(
    parameter id_1 = 32'd5
) (
    _id_1
);
  input wire _id_1;
  module_0 modCall_1 ();
  wire [id_1 : id_1] id_2, id_3;
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6;
  logic id_7;
  wire id_8, id_9;
  logic id_10 = -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  module_2 modCall_1 (
      id_4,
      id_1,
      id_3,
      id_2
  );
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7, id_8;
  wire id_9, id_10;
endmodule
