
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1009882260                       # Number of ticks simulated
final_tick                               391109195997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184614                       # Simulator instruction rate (inst/s)
host_op_rate                                   239110                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32228                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376644                       # Number of bytes of host memory used
host_seconds                                 31335.78                       # Real time elapsed on the host
sim_insts                                  5785020945                       # Number of instructions simulated
sim_ops                                    7492710889                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        57856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::total               165760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           17664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        75776                       # Number of bytes written to this memory
system.physmem.bytes_written::total             75776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          452                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1295                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             592                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  592                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30419388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15716684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     57289847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164137946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17491148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          75034490                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               75034490                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          75034490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30419388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15716684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     57289847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              239172436                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162257                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        88084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1897435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130302                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121143                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110665                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2265924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.586057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.908505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042832     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7938      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16463      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6804      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36138      1.59%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32604      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6371      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13306      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103468      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2265924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466723                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1886287                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       132672                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          736                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24074                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24074                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888709                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        21722                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6431                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323221                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2498                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6226344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6226344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255686                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2265924                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.554161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.348675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1817663     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       135260      5.97%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110321      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48099      2.12%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60136      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57560      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32598      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2741      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1546      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2265924                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3144     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24315     86.32%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          709      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792027     63.08%     63.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298436     23.77%     87.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154163     12.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255686                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.518497                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28168                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022432                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4806538                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442340                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1283854                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15733                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24074                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100647                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318556                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308432                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12868                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245660                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297381                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451503                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163038                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.514357                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331688                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143150                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2241850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1814279     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156765      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73420      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72011      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19631      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83663      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6482      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4603      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10996      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2241850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3549562                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2661502                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.421781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.421781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449843                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567995                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          196596                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       161016                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20660                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        79647                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           75448                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           19902                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          947                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1881925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1101760                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             196596                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        95350                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               228918                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          57631                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         51130                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           116549                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20506                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2198702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.962508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1969784     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10644      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16692      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           22396      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           23437      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           19848      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           10665      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           16518      0.75%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          108718      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2198702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081178                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454938                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1862477                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        70987                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           228299                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         36563                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        32078                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1350620                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1009                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         36563                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1868060                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          14041                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        44840                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           223078                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12118                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1348858                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1694                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5268                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1883852                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6272771                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6272771                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1600046                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          283806                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38198                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       126847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        67303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          767                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14999                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1345600                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1266606                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       167884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       411151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      2198702                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576070                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270033                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1664541     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       218578      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110996      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        84555      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        66191      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        26704      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17139      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         8731      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1267      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2198702                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            301     13.28%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           821     36.22%     49.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1145     50.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1065978     84.16%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18898      1.49%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       114541      9.04%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        67032      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1266606                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.523006                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2267                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001790                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4734435                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1513807                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1245798                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1268873                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2603                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        22942                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         36563                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11130                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1233                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1345916                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       126847                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        67303                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23468                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1247686                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       107681                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18920                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              174699                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          176822                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             67018                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.515194                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1245864                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1245798                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           716357                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1931889                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.514414                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370807                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       932828                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1147840                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       198081                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20731                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2162139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378785                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1691582     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       233020     10.78%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        88288      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        41865      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        35059      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        20529      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        18312      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         7976      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        25508      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2162139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       932828                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1147840                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                169998                       # Number of memory references committed
system.switch_cpus1.commit.loads               103905                       # Number of loads committed
system.switch_cpus1.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            165566                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1034146                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23635                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        25508                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3482552                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2728409                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 223079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             932828                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1147840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       932828                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.596171                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.596171                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.385183                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.385183                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5613786                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1737183                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1250592                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          178438                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       159776                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        15680                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       119662                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          116074                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS            9992                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          480                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1888134                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1018300                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             178438                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       126066                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               225575                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          51882                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         33081                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           115539                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        15205                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2182913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.520439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.763654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1957338     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           34860      1.60%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16864      0.77%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           34259      1.57%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4            9609      0.44%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           32075      1.47%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            4646      0.21%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            8076      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           85186      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2182913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073680                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.420476                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1875989                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        45910                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           224982                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          247                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         35779                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        16057                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          344                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1131804                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1503                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         35779                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1877769                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          29300                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        11687                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           223281                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         5091                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1129390                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           868                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         3639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1474755                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5108392                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5108392                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1163777                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          310978                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          140                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            13843                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       210221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        31012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          288                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         6582                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1122060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1039312                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          957                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       223804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       476516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      2182913                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.476112                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.089481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1730324     79.27%     79.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       136513      6.25%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       156190      7.16%     92.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        88810      4.07%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        45706      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        11930      0.55%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        12842      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          321      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          277      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2182913                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           1744     57.67%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           703     23.25%     80.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          577     19.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       810871     78.02%     78.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         7684      0.74%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           70      0.01%     78.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       190037     18.28%     97.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        30650      2.95%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1039312                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.429152                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3024                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002910                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4265518                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1346014                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1010470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1042336                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          814                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        46257                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1099                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         35779                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24417                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1122200                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           55                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       210221                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        31012                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           70                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           356                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         9593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         6888                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        16481                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1025362                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       187134                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        13950                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              217777                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          155851                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             30643                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.423392                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1010899                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1010470                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           612965                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1311752                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.417243                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.467287                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       801324                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       896140                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       226106                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        15407                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2147134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.417366                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.287040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1816217     84.59%     84.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       128097      5.97%     90.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        83813      3.90%     94.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        26190      1.22%     95.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        45126      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         8247      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         5338      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4768      0.22%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        29338      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2147134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       801324                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        896140                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                193877                       # Number of memory references committed
system.switch_cpus2.commit.loads               163964                       # Number of loads committed
system.switch_cpus2.commit.membars                 70                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            137974                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           781471                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        10666                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        29338                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3240042                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2280284                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 238868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             801324                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               896140                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       801324                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      3.022224                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.022224                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.330882                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.330882                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         4773414                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1312211                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1209440                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           140                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          196637                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       161047                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20667                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        79667                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           75464                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19906                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          947                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1882382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1102011                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             196637                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        95370                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               228970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          57645                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         51197                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           116578                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2199285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.962482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1970315     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10648      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16695      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22400      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           23441      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           19852      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10668      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16522      0.75%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          108744      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2199285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081195                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.455042                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1862933                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        71056                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           228351                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         36569                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        32087                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1350923                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         36569                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1868518                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          13299                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        45650                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           223128                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12119                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1349161                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1693                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5269                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1884249                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6274185                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6274185                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1600401                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          283830                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            38200                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       126878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        67330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          767                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15005                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1345903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1266898                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       167894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       411159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2199285                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576050                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270015                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1665000     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       218626      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       111024      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        84582      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        66201      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        26710      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17137      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         8738      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1267      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2199285                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1066208     84.16%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18906      1.49%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       114568      9.04%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        67059      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1266898                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.523127                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4735604                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1514120                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1246085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1269167                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2603                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        22943                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         36569                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10387                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1233                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1346219                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       126878                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        67330                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        23474                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1247976                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       107707                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18922                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              174752                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          176859                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             67045                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.515313                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1246151                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1246085                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           716516                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1932315                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.514532                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370807                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       933038                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1148105                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       198097                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20737                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2162716                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.530863                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378761                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1692051     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       233071     10.78%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        88312      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        41872      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        35067      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        20536      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        18316      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         7978      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25513      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2162716                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       933038                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1148105                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                170043                       # Number of memory references committed
system.switch_cpus3.commit.loads               103928                       # Number of loads committed
system.switch_cpus3.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            165600                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1034388                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23641                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25513                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3483405                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2728999                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 222496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             933038                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1148105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       933038                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.595587                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.595587                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.385269                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.385269                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5615082                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1737558                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1250890                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          197143                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       161448                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        20724                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        79867                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           75661                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           19974                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          950                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1887358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1104782                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             197143                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        95635                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               229561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          57803                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         44866                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           116891                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        20570                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2198622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.965016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1969061     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           10676      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16734      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           22473      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           23485      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           19903      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           10701      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16576      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          109013      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2198622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081404                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.456186                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1867880                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        64756                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           228938                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         36671                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        32176                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1354400                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1009                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         36671                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1873470                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13209                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        39425                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           223711                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12134                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1352631                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1694                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1889087                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6290317                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6290317                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1604426                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          284651                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          316                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            38260                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       127227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        67506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15050                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1349358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1270179                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       168385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       412201                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples      2198622                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577716                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.271520                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1662994     75.64%     75.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       219147      9.97%     85.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       111292      5.06%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        84828      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        66367      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        26780      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17178      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         8760      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1276      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2198622                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            301     13.24%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           822     36.15%     49.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1151     50.62%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1068934     84.16%     84.16% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        18959      1.49%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       114894      9.05%     94.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        67235      5.29%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1270179                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.524481                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2274                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001790                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4741506                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1518066                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1249285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1272453                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2614                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        23021                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1214                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         36671                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10293                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1232                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1349674                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       127227                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        67506                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12208                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        23539                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1251182                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       108000                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        18995                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              175221                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          177316                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             67221                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.516637                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1249351                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1249285                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           718349                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1937168                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.515854                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370824                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       935379                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1151039                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       198630                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        20795                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2161951                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532408                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.380464                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1690106     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       233639     10.81%     88.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        88528      4.09%     93.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        41980      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        35163      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        20594      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        18373      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8000      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25568      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2161951                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       935379                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1151039                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                170494                       # Number of memory references committed
system.switch_cpus4.commit.loads               104203                       # Number of loads committed
system.switch_cpus4.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            166025                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1037055                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23714                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25568                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3486052                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2736023                       # The number of ROB writes
system.switch_cpus4.timesIdled                  30238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 223159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             935379                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1151039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       935379                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.589091                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.589091                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.386236                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.386236                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5629527                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1742005                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1254067                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          168203                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       137201                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        17962                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        68614                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           63924                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           16693                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          777                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1625587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts                993164                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             168203                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        80617                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               203831                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          56180                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        109884                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           101719                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        17957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      1976879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.970042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1773048     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           10685      0.54%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           17187      0.87%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           25567      1.29%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           10799      0.55%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           12640      0.64%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           13317      0.67%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9341      0.47%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          104295      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      1976879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.069454                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.410097                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1605184                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       130931                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           202193                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1289                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         37279                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        27242                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          302                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1203912                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         37279                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1609141                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          55696                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        62663                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           199615                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12482                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1201292                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          444                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2831                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          748                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1644153                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5598882                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5598882                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1351214                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          292862                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          264                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          141                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            36365                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       122025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        67235                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3400                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        12908                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1197097                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1115193                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1826                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       185982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       434565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      1976879                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.564118                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.250502                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1501370     75.95%     75.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       193309      9.78%     85.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       106254      5.37%     91.10% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        70110      3.55%     94.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        63763      3.23%     97.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        19854      1.00%     98.88% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        13992      0.71%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5044      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3183      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      1976879                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            296     10.91%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1146     42.24%     53.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1271     46.85%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       918115     82.33%     82.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        20491      1.84%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          123      0.01%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       110736      9.93%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        65728      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1115193                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.460485                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2713                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002433                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4211802                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1383406                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1094336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1117906                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         5382                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        26288                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         4613                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          888                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         37279                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          43099                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1464                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1197360                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           48                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       122025                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        67235                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          141                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           756                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         9660                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        11124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        20784                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1098652                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       104698                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        16539                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              170303                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          148906                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             65605                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.453655                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1094439                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1094336                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           647681                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1644160                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.451872                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.393928                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       809512                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       987355                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       210777                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        18256                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      1939600                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.509051                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.358157                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1539651     79.38%     79.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       190576      9.83%     89.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        79026      4.07%     93.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        40140      2.07%     95.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        30434      1.57%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        17139      0.88%     97.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        10692      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8812      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        23130      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      1939600                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       809512                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        987355                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                158339                       # Number of memory references committed
system.switch_cpus5.commit.loads                95724                       # Number of loads committed
system.switch_cpus5.commit.membars                122                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            137135                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           892700                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        19276                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        23130                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3114602                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2433616                       # The number of ROB writes
system.switch_cpus5.timesIdled                  29200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 444902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             809512                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               987355                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       809512                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.991655                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.991655                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.334263                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.334263                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         4986359                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1496575                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1140370                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           244                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          217597                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       181323                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21416                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82363                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           77173                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22855                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1878661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1193101                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             217597                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       100028                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               247419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          60676                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         87163                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          551                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines           118283                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        20386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2252905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.651260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.028531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2005486     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14858      0.66%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18749      0.83%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           30023      1.33%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12602      0.56%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16251      0.72%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           18737      0.83%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8875      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          127324      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2252905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089850                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492654                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1868146                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        99641                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246102                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         38842                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32791                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1456932                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         38842                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1870642                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           5817                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        87957                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           243755                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5891                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1446739                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           791                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2020988                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6722631                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6722631                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1655535                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          365453                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22266                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       136791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        69935                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15482                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1410302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1341523                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1723                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       192010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       406185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2252905                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.595464                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319131                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1686289     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       257163     11.41%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       105557      4.69%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        59740      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        80207      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        25442      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        24640      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        12788      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1079      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2252905                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           9402     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1314     11.02%     89.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1210     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1130318     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        18197      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       123266      9.19%     94.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        69578      5.19%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1341523                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553941                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              11926                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008890                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4949600                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1602686                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1304288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1353449                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        29063                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1454                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         38842                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4369                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          559                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1410657                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       136791                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        69935                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24521                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1316461                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       120753                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        25062                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              190296                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          185638                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             69543                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.543592                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1304328                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1304288                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           781639                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2099470                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.538566                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372303                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       963230                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1187089                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       223578                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21382                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2214063                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.536159                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355558                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1711405     77.30%     77.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       255040     11.52%     88.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        92337      4.17%     92.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        45993      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        41971      1.90%     96.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17817      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        17598      0.79%     98.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8377      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        23525      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2214063                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       963230                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1187089                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                176209                       # Number of memory references committed
system.switch_cpus6.commit.loads               107728                       # Number of loads committed
system.switch_cpus6.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            172100                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1068751                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24531                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        23525                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3601192                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2860181                       # The number of ROB writes
system.switch_cpus6.timesIdled                  30312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 168876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             963230                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1187089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       963230                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.514229                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.514229                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.397736                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.397736                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5921457                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1824449                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1346124                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          218076                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       181716                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21462                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        82540                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           77349                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           22909                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          959                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1882880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1195684                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             218076                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       100258                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               247959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          60808                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         81873                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          494                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines           118547                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20428                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2252414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.652834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.030722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2004455     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           14887      0.66%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18785      0.83%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           30090      1.34%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12629      0.56%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           16291      0.72%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           18781      0.83%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            8900      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          127596      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2252414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090048                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.493721                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1872286                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        94388                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           246638                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38928                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        32866                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1460125                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38928                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1874789                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           5849                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        82657                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           244285                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         5905                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1449895                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           793                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4074                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2025357                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6737261                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6737261                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1659094                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          366263                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            22313                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       137113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        70077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15527                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1413388                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1344424                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1728                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       192437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       407226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2252414                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.596881                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.320372                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1684579     74.79%     74.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       257703     11.44%     86.23% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       105791      4.70%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        59875      2.66%     93.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        80375      3.57%     97.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        25508      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        24687      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        12816      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1080      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2252414                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           9423     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1317     11.02%     89.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1210     10.13%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1132771     84.26%     84.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18237      1.36%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       123536      9.19%     94.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        69716      5.19%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1344424                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.555139                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              11950                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008889                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4954940                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1606199                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1307105                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1356374                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        29144                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1462                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38928                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4395                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          561                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1413743                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       137113                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        70077                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11893                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24576                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1319300                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       121016                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        25124                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              190697                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          186045                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             69681                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.544764                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1307145                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1307105                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           783317                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2103980                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.539729                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372302                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       965288                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1189653                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       224100                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21428                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2213486                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.537457                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.356944                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1709750     77.24%     77.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       255580     11.55%     88.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        92535      4.18%     92.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        46100      2.08%     95.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        42056      1.90%     96.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        17856      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        17637      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8399      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        23573      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2213486                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       965288                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1189653                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                176584                       # Number of memory references committed
system.switch_cpus7.commit.loads               107969                       # Number of loads committed
system.switch_cpus7.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            172478                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1071073                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        24594                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        23573                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3603653                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2866439                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 169367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             965288                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1189653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       965288                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.508869                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.508869                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.398586                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.398586                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5934226                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1828371                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1349032                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           334                       # number of misc regfile writes
system.l20.replacements                           254                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          218652                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4350                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.264828                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.551807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.110228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   131.368500                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3938.969465                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.032072                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.961662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          460                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l20.Writeback_hits::total                  202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          460                       # number of demand (read+write) hits
system.l20.demand_hits::total                     460                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          460                       # number of overall hits
system.l20.overall_hits::total                    460                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          240                       # number of demand (read+write) misses
system.l20.demand_misses::total                   254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          240                       # number of overall misses
system.l20.overall_misses::total                  254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4806325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124651779                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129458104                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4806325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124651779                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129458104                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4806325                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124651779                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129458104                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.355742                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.355742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.355742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519382.412500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 509677.574803                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519382.412500                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 509677.574803                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519382.412500                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 509677.574803                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  69                       # number of writebacks
system.l20.writebacks::total                       69                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107413785                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    111212540                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107413785                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    111212540                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107413785                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    111212540                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.355742                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.355742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.355742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447557.437500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 437844.645669                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447557.437500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 437844.645669                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447557.437500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 437844.645669                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                            91                       # number of replacements
system.l21.tagsinuse                      4095.045570                       # Cycle average of tags in use
system.l21.total_refs                          188576                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l21.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          104.190638                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.601073                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    39.417549                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    1                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3936.836309                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025437                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003321                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009623                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000244                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.961142                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999767                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          306                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l21.Writeback_hits::total                   95                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          306                       # number of demand (read+write) hits
system.l21.demand_hits::total                     306                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          306                       # number of overall hits
system.l21.overall_hits::total                    306                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           77                       # number of ReadReq misses
system.l21.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           77                       # number of demand (read+write) misses
system.l21.demand_misses::total                    91                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           77                       # number of overall misses
system.l21.overall_misses::total                   91                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      8175045                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     35589719                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       43764764                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      8175045                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     35589719                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        43764764                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      8175045                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     35589719                       # number of overall miss cycles
system.l21.overall_miss_latency::total       43764764                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          383                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          383                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          383                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.201044                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.201044                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.201044                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 583931.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 462204.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 480931.472527                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 583931.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 462204.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 480931.472527                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 583931.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 462204.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 480931.472527                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  44                       # number of writebacks
system.l21.writebacks::total                       44                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           77                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           77                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           77                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7161595                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     30024122                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     37185717                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7161595                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     30024122                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     37185717                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7161595                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     30024122                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     37185717                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.201044                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.201044                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 511542.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 389923.662338                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 408634.252747                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 511542.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 389923.662338                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 408634.252747                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 511542.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 389923.662338                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 408634.252747                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           137                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                           68505                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4233                       # Sample count of references to valid blocks.
system.l22.avg_refs                         16.183558                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  85                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.059966                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    72.368729                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3926.571305                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020752                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002944                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.017668                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.958636                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          289                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    289                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              40                       # number of Writeback hits
system.l22.Writeback_hits::total                   40                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          289                       # number of demand (read+write) hits
system.l22.demand_hits::total                     289                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          289                       # number of overall hits
system.l22.overall_hits::total                    289                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          124                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          124                       # number of demand (read+write) misses
system.l22.demand_misses::total                   137                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          124                       # number of overall misses
system.l22.overall_misses::total                  137                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      7296490                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     54248322                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       61544812                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      7296490                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     54248322                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        61544812                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      7296490                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     54248322                       # number of overall miss cycles
system.l22.overall_miss_latency::total       61544812                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          413                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                426                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           40                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               40                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          413                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 426                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          413                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                426                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.300242                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.321596                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.300242                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.321596                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.300242                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.321596                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 561268.461538                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 437486.467742                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 449232.204380                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 561268.461538                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 437486.467742                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 449232.204380                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 561268.461538                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 437486.467742                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 449232.204380                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  23                       # number of writebacks
system.l22.writebacks::total                       23                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          124                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          124                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          124                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      6363090                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     45345122                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     51708212                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      6363090                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     45345122                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     51708212                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      6363090                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     45345122                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     51708212                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.300242                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.321596                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.300242                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.321596                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.300242                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.321596                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 489468.461538                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 365686.467742                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 377432.204380                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 489468.461538                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 365686.467742                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 377432.204380                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 489468.461538                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 365686.467742                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 377432.204380                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            91                       # number of replacements
system.l23.tagsinuse                      4095.046506                       # Cycle average of tags in use
system.l23.total_refs                          188576                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l23.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          104.191364                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.603469                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    39.434851                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                    1                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3936.816822                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.025437                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003321                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.009628                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000244                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.961137                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999767                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          306                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l23.Writeback_hits::total                   95                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          306                       # number of demand (read+write) hits
system.l23.demand_hits::total                     306                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          306                       # number of overall hits
system.l23.overall_hits::total                    306                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           77                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           77                       # number of demand (read+write) misses
system.l23.demand_misses::total                    91                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           77                       # number of overall misses
system.l23.overall_misses::total                   91                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6611589                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     34823625                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       41435214                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6611589                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     34823625                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        41435214                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6611589                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     34823625                       # number of overall miss cycles
system.l23.overall_miss_latency::total       41435214                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          383                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          383                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          383                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.201044                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.201044                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.201044                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 452254.870130                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 455332.021978                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 452254.870130                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 455332.021978                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 452254.870130                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 455332.021978                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  44                       # number of writebacks
system.l23.writebacks::total                       44                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           77                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           77                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           77                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     29287433                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     34893572                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     29287433                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     34893572                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     29287433                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     34893572                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 380356.272727                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 383445.846154                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 380356.272727                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 383445.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 380356.272727                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 383445.846154                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                            91                       # number of replacements
system.l24.tagsinuse                      4095.047929                       # Cycle average of tags in use
system.l24.total_refs                          188576                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l24.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          104.192495                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.603566                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    39.567363                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.inst                    1                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3936.684506                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003321                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.009660                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.inst            0.000244                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.961105                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999768                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          306                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l24.Writeback_hits::total                   95                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          306                       # number of demand (read+write) hits
system.l24.demand_hits::total                     306                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          306                       # number of overall hits
system.l24.overall_hits::total                    306                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           77                       # number of ReadReq misses
system.l24.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           77                       # number of demand (read+write) misses
system.l24.demand_misses::total                    91                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           77                       # number of overall misses
system.l24.overall_misses::total                   91                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6801365                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     32917092                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       39718457                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6801365                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     32917092                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        39718457                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6801365                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     32917092                       # number of overall miss cycles
system.l24.overall_miss_latency::total       39718457                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          383                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          383                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          383                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.201044                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.201044                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.201044                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 485811.785714                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 427494.701299                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 436466.560440                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 485811.785714                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 427494.701299                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 436466.560440                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 485811.785714                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 427494.701299                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 436466.560440                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  44                       # number of writebacks
system.l24.writebacks::total                       44                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           77                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           77                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           77                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5796165                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     27386619                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     33182784                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5796165                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     27386619                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     33182784                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5796165                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     27386619                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     33182784                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.201044                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.201044                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 414011.785714                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 355670.376623                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 364645.978022                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 414011.785714                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 355670.376623                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 364645.978022                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 414011.785714                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 355670.376623                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 364645.978022                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           467                       # number of replacements
system.l25.tagsinuse                      4090.434723                       # Cycle average of tags in use
system.l25.total_refs                          310796                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4558                       # Sample count of references to valid blocks.
system.l25.avg_refs                         68.186924                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          304.289092                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.689696                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   207.637332                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3565.818602                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.074289                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003098                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.050693                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.870561                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998641                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          462                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    462                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             460                       # number of Writeback hits
system.l25.Writeback_hits::total                  460                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          462                       # number of demand (read+write) hits
system.l25.demand_hits::total                     462                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          462                       # number of overall hits
system.l25.overall_hits::total                    462                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          410                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  423                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           42                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 42                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          452                       # number of demand (read+write) misses
system.l25.demand_misses::total                   465                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          452                       # number of overall misses
system.l25.overall_misses::total                  465                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      5503972                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    226093643                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      231597615                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     20705925                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     20705925                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      5503972                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    246799568                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       252303540                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      5503972                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    246799568                       # number of overall miss cycles
system.l25.overall_miss_latency::total      252303540                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          872                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                885                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          460                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              460                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           42                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               42                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          914                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 927                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          914                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                927                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.470183                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.477966                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.494530                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.501618                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.494530                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.501618                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 423382.461538                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 551447.909756                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 547512.092199                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 492998.214286                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 492998.214286                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 423382.461538                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 546016.743363                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 542588.258065                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 423382.461538                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 546016.743363                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 542588.258065                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 276                       # number of writebacks
system.l25.writebacks::total                      276                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          410                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             423                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           42                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            42                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          452                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              465                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          452                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             465                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      4570572                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    196650091                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    201220663                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     17690325                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     17690325                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      4570572                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    214340416                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    218910988                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      4570572                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    214340416                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    218910988                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.470183                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.477966                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.494530                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.501618                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.494530                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.501618                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 351582.461538                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 479634.368293                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 475698.966903                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 421198.214286                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 421198.214286                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 351582.461538                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 474204.460177                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 470776.318280                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 351582.461538                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 474204.460177                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 470776.318280                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            83                       # number of replacements
system.l26.tagsinuse                      4095.006967                       # Cycle average of tags in use
system.l26.total_refs                          176457                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l26.avg_refs                         42.234801                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          136.006967                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    20.749255                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    24.101074                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3914.149671                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005066                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.005884                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.955603                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999758                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          288                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    290                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l26.Writeback_hits::total                   88                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          290                       # number of demand (read+write) hits
system.l26.demand_hits::total                     292                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          290                       # number of overall hits
system.l26.overall_hits::total                    292                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           28                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           55                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           55                       # number of demand (read+write) misses
system.l26.demand_misses::total                    83                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           55                       # number of overall misses
system.l26.overall_misses::total                   83                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     48211787                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     26930567                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       75142354                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     48211787                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     26930567                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        75142354                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     48211787                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     26930567                       # number of overall miss cycles
system.l26.overall_miss_latency::total       75142354                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           30                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          343                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                373                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           30                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          345                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 375                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           30                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          345                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                375                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.160350                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.222520                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.159420                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.221333                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.159420                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.221333                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1721849.535714                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 489646.672727                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 905329.566265                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1721849.535714                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 489646.672727                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 905329.566265                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1721849.535714                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 489646.672727                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 905329.566265                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  46                       # number of writebacks
system.l26.writebacks::total                       46                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           55                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           55                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           55                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     46200388                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     22976736                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     69177124                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     46200388                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     22976736                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     69177124                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     46200388                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     22976736                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     69177124                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.160350                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.222520                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.159420                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.221333                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.159420                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.221333                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1650013.857143                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 417758.836364                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 833459.325301                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1650013.857143                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 417758.836364                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 833459.325301                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1650013.857143                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 417758.836364                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 833459.325301                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            83                       # number of replacements
system.l27.tagsinuse                      4095.006703                       # Cycle average of tags in use
system.l27.total_refs                          176458                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l27.avg_refs                         42.235041                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          136.006703                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    20.758243                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    24.153118                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3914.088639                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005068                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.005897                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.955588                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999757                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          289                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    291                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l27.Writeback_hits::total                   88                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            2                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          291                       # number of demand (read+write) hits
system.l27.demand_hits::total                     293                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          291                       # number of overall hits
system.l27.overall_hits::total                    293                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           28                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           55                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           28                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           55                       # number of demand (read+write) misses
system.l27.demand_misses::total                    83                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           28                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           55                       # number of overall misses
system.l27.overall_misses::total                   83                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     50272215                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     25310830                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       75583045                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     50272215                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     25310830                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        75583045                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     50272215                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     25310830                       # number of overall miss cycles
system.l27.overall_miss_latency::total       75583045                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           30                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          344                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                374                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            2                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           30                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          346                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 376                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           30                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          346                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                376                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.933333                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.159884                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.221925                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.933333                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.158960                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.220745                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.933333                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.158960                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.220745                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1795436.250000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 460196.909091                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 910639.096386                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1795436.250000                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 460196.909091                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 910639.096386                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1795436.250000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 460196.909091                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 910639.096386                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  46                       # number of writebacks
system.l27.writebacks::total                       46                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           55                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           55                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           55                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     48260749                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     21359136                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     69619885                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     48260749                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     21359136                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     69619885                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     48260749                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     21359136                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     69619885                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.159884                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.221925                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.933333                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.158960                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.220745                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.933333                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.158960                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.220745                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1723598.178571                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 388347.927273                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 838793.795181                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1723598.178571                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 388347.927273                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 838793.795181                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1723598.178571                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 388347.927273                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 838793.795181                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.109230                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118480                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.813285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.109230                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110648                       # number of overall hits
system.cpu0.icache.overall_hits::total         110648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5425873                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5425873                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110665                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       319169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       319169                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231206                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294174.901674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.658499                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.341501                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280508                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280508                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           78                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433446                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2511                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638783205                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638783205                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638783205                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638783205                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638783205                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638783205                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 254393.948626                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 254393.948626                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 254393.948626                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 254393.948626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 254393.948626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 254393.948626                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu0.dcache.writebacks::total              202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157911495                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157911495                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157911495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157911495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157911495                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157911495                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225587.850000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 225587.850000                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               488.600069                       # Cycle average of tags in use
system.cpu1.icache.total_refs               731810197                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1496544.370143                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.600069                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021795                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.783013                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       116531                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         116531                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       116531                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          116531                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       116531                       # number of overall hits
system.cpu1.icache.overall_hits::total         116531                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9525120                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9525120                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9525120                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9525120                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9525120                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9525120                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       116549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       116549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       116549                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       116549                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       116549                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       116549                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000154                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000154                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 529173.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 529173.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 529173.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 529173.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 529173.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 529173.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8291245                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8291245                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8291245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8291245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8291245                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8291245                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 592231.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 592231.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 592231.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 592231.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 592231.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 592231.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   383                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               110536078                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              172982.907668                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   141.890657                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   114.109343                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.554260                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.445740                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        78825                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          78825                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        65795                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         65795                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          158                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          158                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       144620                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          144620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       144620                       # number of overall hits
system.cpu1.dcache.overall_hits::total         144620                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1268                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1268                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    229206221                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    229206221                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    229206221                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    229206221                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    229206221                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    229206221                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        80093                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        80093                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        65795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        65795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       145888                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       145888                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       145888                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       145888                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015832                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015832                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008692                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008692                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008692                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008692                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 180762.003943                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 180762.003943                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 180762.003943                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 180762.003943                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 180762.003943                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 180762.003943                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu1.dcache.writebacks::total               95                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          885                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          885                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          383                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     56032931                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56032931                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     56032931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     56032931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     56032931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     56032931                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146300.080940                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 146300.080940                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 146300.080940                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 146300.080940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 146300.080940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 146300.080940                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               538.059042                       # Cycle average of tags in use
system.cpu2.icache.total_refs               627182067                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1163603.092764                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.059042                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          526                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019325                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842949                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.862274                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       115526                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         115526                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       115526                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          115526                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       115526                       # number of overall hits
system.cpu2.icache.overall_hits::total         115526                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7540890                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7540890                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7540890                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7540890                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7540890                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7540890                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       115539                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       115539                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       115539                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       115539                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       115539                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       115539                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 580068.461538                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 580068.461538                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 580068.461538                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 580068.461538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 580068.461538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 580068.461538                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7404390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7404390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7404390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7404390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7404390                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7404390                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 569568.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 569568.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 569568.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 569568.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 569568.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 569568.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   413                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               147682440                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   669                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              220751.031390                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   138.450398                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   117.549602                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.540822                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.459178                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       172277                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         172277                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        29773                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         29773                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           70                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       202050                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          202050                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       202050                       # number of overall hits
system.cpu2.dcache.overall_hits::total         202050                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1437                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1437                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1437                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1437                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1437                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1437                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    337805919                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    337805919                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    337805919                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    337805919                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    337805919                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    337805919                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       173714                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       173714                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        29773                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        29773                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       203487                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       203487                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       203487                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       203487                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008272                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008272                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007062                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007062                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007062                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007062                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 235077.187891                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 235077.187891                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 235077.187891                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 235077.187891                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 235077.187891                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 235077.187891                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu2.dcache.writebacks::total               40                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1024                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1024                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          413                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          413                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          413                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     74243083                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     74243083                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     74243083                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     74243083                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     74243083                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     74243083                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 179765.334140                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 179765.334140                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 179765.334140                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 179765.334140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 179765.334140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 179765.334140                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               488.602474                       # Cycle average of tags in use
system.cpu3.icache.total_refs               731810228                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1496544.433538                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.602474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021799                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.783017                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       116562                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         116562                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       116562                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          116562                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       116562                       # number of overall hits
system.cpu3.icache.overall_hits::total         116562                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7581314                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7581314                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7581314                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7581314                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7581314                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7581314                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       116578                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       116578                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       116578                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       116578                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       116578                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       116578                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 473832.125000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 473832.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 473832.125000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6728520                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6728520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6728520                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 480608.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   383                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               110536122                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              172982.976526                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   141.935494                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   114.064506                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.554436                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.445564                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        78847                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          78847                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        65817                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         65817                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          158                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       144664                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          144664                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       144664                       # number of overall hits
system.cpu3.dcache.overall_hits::total         144664                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1269                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1269                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1269                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1269                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    224778668                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    224778668                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    224778668                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    224778668                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    224778668                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    224778668                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        80116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        80116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        65817                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        65817                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       145933                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       145933                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       145933                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       145933                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015840                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015840                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008696                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008696                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008696                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008696                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 177130.550039                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 177130.550039                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 177130.550039                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 177130.550039                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 177130.550039                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 177130.550039                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu3.dcache.writebacks::total               95                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          886                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          886                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          886                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          886                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          886                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          886                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          383                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          383                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     55276252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     55276252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     55276252                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     55276252                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     55276252                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     55276252                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144324.417755                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 144324.417755                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 144324.417755                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 144324.417755                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 144324.417755                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 144324.417755                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               488.602561                       # Cycle average of tags in use
system.cpu4.icache.total_refs               731810539                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1496545.069530                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.602561                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021799                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.783017                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       116873                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         116873                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       116873                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          116873                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       116873                       # number of overall hits
system.cpu4.icache.overall_hits::total         116873                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           18                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           18                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           18                       # number of overall misses
system.cpu4.icache.overall_misses::total           18                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8210192                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8210192                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8210192                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8210192                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8210192                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8210192                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       116891                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       116891                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       116891                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       116891                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       116891                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       116891                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000154                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000154                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 456121.777778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 456121.777778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 456121.777778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 456121.777778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 456121.777778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 456121.777778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6928450                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6928450                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6928450                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6928450                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6928450                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6928450                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 494889.285714                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 494889.285714                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 494889.285714                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 494889.285714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 494889.285714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 494889.285714                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   383                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               110536524                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              172983.605634                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   142.131781                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   113.868219                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.555202                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.444798                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        79073                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          79073                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        65993                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         65993                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          158                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          158                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       145066                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          145066                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       145066                       # number of overall hits
system.cpu4.dcache.overall_hits::total         145066                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1268                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1268                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1268                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    237009407                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    237009407                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    237009407                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    237009407                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    237009407                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    237009407                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        80341                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        80341                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        65993                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        65993                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       146334                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       146334                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       146334                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       146334                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015783                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015783                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008665                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008665                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008665                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008665                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 186915.936120                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 186915.936120                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 186915.936120                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 186915.936120                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 186915.936120                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 186915.936120                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu4.dcache.writebacks::total               95                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          885                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          885                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          885                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          383                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          383                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          383                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     53358898                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     53358898                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     53358898                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     53358898                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     53358898                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     53358898                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002617                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002617                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002617                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002617                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 139318.271540                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 139318.271540                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 139318.271540                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 139318.271540                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 139318.271540                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 139318.271540                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               501.688772                       # Cycle average of tags in use
system.cpu5.icache.total_refs               735392688                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1464925.673307                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.688772                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          489                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020335                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.783654                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.803988                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       101701                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         101701                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       101701                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          101701                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       101701                       # number of overall hits
system.cpu5.icache.overall_hits::total         101701                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6936693                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6936693                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6936693                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6936693                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6936693                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6936693                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       101719                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       101719                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       101719                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       101719                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       101719                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       101719                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000177                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000177                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000177                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000177                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 385371.833333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 385371.833333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 385371.833333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 385371.833333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 385371.833333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 385371.833333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5612063                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5612063                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5612063                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5612063                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5612063                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5612063                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000128                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000128                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000128                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000128                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 431697.153846                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 431697.153846                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 431697.153846                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 431697.153846                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 431697.153846                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 431697.153846                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   914                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               122578617                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1170                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              104768.048718                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   188.000935                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    67.999065                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.734379                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.265621                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        76647                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          76647                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        61937                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         61937                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          123                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          123                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          122                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          122                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       138584                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          138584                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       138584                       # number of overall hits
system.cpu5.dcache.overall_hits::total         138584                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2158                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2158                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          349                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          349                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2507                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2507                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2507                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2507                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    702333525                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    702333525                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    178287326                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    178287326                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    880620851                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    880620851                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    880620851                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    880620851                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        78805                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        78805                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        62286                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        62286                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       141091                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       141091                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       141091                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       141091                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.027384                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.027384                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005603                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005603                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017769                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017769                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017769                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017769                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 325455.757646                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 325455.757646                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 510851.936963                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 510851.936963                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 351264.798963                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 351264.798963                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 351264.798963                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 351264.798963                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          460                       # number of writebacks
system.cpu5.dcache.writebacks::total              460                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1286                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1286                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          307                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          307                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1593                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1593                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1593                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1593                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          872                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          872                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           42                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          914                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          914                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    260369943                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    260369943                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     21054525                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     21054525                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    281424468                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    281424468                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    281424468                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    281424468                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011065                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011065                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000674                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006478                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006478                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006478                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006478                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 298589.384174                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 298589.384174                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 501298.214286                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 501298.214286                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 307904.231947                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 307904.231947                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 307904.231947                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 307904.231947                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               476.889835                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735279083                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1516039.346392                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    21.889835                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.035080                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.764247                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       118242                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         118242                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       118242                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          118242                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       118242                       # number of overall hits
system.cpu6.icache.overall_hits::total         118242                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.cpu6.icache.overall_misses::total           40                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     71705154                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     71705154                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     71705154                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     71705154                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     71705154                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     71705154                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       118282                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       118282                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       118282                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       118282                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       118282                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       118282                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000338                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000338                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000338                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1792628.850000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1792628.850000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1792628.850000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1792628.850000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1792628.850000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1792628.850000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       958577                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs 319525.666667                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     48573512                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     48573512                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     48573512                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     48573512                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     48573512                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     48573512                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1619117.066667                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1619117.066667                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1619117.066667                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1619117.066667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1619117.066667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1619117.066667                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   345                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               106626876                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              177415.767055                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   126.694553                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   129.305447                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.494901                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.505099                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        92678                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          92678                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        68134                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         68134                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          179                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          167                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       160812                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          160812                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       160812                       # number of overall hits
system.cpu6.dcache.overall_hits::total         160812                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          889                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          889                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          896                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           896                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          896                       # number of overall misses
system.cpu6.dcache.overall_misses::total          896                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    121313491                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    121313491                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       542217                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       542217                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    121855708                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    121855708                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    121855708                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    121855708                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        93567                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        93567                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        68141                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        68141                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       161708                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       161708                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       161708                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       161708                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009501                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009501                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005541                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005541                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005541                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005541                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 136460.619798                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 136460.619798                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77459.571429                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77459.571429                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135999.674107                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135999.674107                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135999.674107                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135999.674107                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu6.dcache.writebacks::total               88                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          546                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          551                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          551                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          551                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          551                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          343                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          345                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          345                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     46030965                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     46030965                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       133296                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       133296                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     46164261                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     46164261                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     46164261                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     46164261                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002133                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002133                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 134201.064140                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 134201.064140                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        66648                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        66648                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 133809.452174                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 133809.452174                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 133809.452174                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 133809.452174                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               476.899935                       # Cycle average of tags in use
system.cpu7.icache.total_refs               735279347                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1516039.890722                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    21.899935                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.035096                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.764263                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       118506                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         118506                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       118506                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          118506                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       118506                       # number of overall hits
system.cpu7.icache.overall_hits::total         118506                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.cpu7.icache.overall_misses::total           40                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     74832454                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     74832454                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     74832454                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     74832454                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     74832454                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     74832454                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       118546                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       118546                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       118546                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       118546                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       118546                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       118546                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000337                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000337                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000337                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000337                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000337                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000337                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1870811.350000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1870811.350000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1870811.350000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1870811.350000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1870811.350000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1870811.350000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       972389                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs 243097.250000                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           30                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           30                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           30                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     50633914                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50633914                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     50633914                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50633914                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     50633914                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50633914                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000253                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000253                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000253                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000253                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1687797.133333                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1687797.133333                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1687797.133333                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1687797.133333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1687797.133333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1687797.133333                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   346                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               106627217                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              177121.622924                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   126.821480                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   129.178520                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.495396                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.504604                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        92885                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          92885                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        68268                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         68268                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          179                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          167                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       161153                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          161153                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       161153                       # number of overall hits
system.cpu7.dcache.overall_hits::total         161153                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          891                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          891                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            7                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          898                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           898                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          898                       # number of overall misses
system.cpu7.dcache.overall_misses::total          898                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    116015419                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    116015419                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       542035                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       542035                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    116557454                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    116557454                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    116557454                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    116557454                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        93776                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        93776                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        68275                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        68275                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       162051                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       162051                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       162051                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       162051                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009501                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009501                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000103                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005541                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005541                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005541                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005541                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 130208.102132                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 130208.102132                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 77433.571429                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 77433.571429                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 129796.719376                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 129796.719376                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 129796.719376                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 129796.719376                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu7.dcache.writebacks::total               88                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          547                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            5                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          552                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          552                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          552                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          552                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          344                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            2                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          346                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          346                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     44474611                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     44474611                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       133270                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       133270                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     44607881                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     44607881                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     44607881                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     44607881                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002135                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002135                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002135                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002135                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 129286.659884                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 129286.659884                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        66635                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        66635                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 128924.511561                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 128924.511561                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 128924.511561                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 128924.511561                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
