// Seed: 291485685
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2
);
  wire id_4;
  tri1 id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_16 = id_2;
  assign module_1.id_0 = 0;
  wire id_18;
  if (id_2) always_latch id_16 = id_2 == 1'h0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    output tri id_3,
    input wand id_4,
    input supply1 id_5,
    output wand id_6,
    input wire id_7
);
  assign id_3 = id_2 == 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5
  );
endmodule
