%---------------------------------------------------------
% Qualcomm
%---------------------------------------------------------
  \cventry
    {DFT Team - Gate Level Simulation Engineer} % Job title
    {Qualcomm India Pvt. Ltd.} % Organization
    {Bangalore, India} % Location
    {Sept. 2012 - Nov. 2013} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
      \item {Individually Responsible for Structural verification of few MSM Cores (modem, JPEG, Pronto, Rom)}
      		\subitem {- Maintain and analysis of verification results of cores.}
      		\subitem {- Traceback the issue in state machine implementations of cores and suggesting fixes.}
      \item {Role involved:}
      		\subitem {- Generate test patterns for simulations using LVMBIST tool from Mentor Graphics both zero and timing simulations.}
      		\subitem {- Testing of Digital Circuits both Logic and Memory.}
		\subitem {- BSDL (Boundary Scan) : perform verification, simulation and generate patterns for ATE.}
		\subitem {- Perform GLS (Gate Level Simulation) using ModelSim tool.}
		\subitem {- Pattern translation to generate the vectors to teset in ATE using VTRAN tool.}
      \end{cvitems}
  }
