Memory system setup successful.					Memory system setup successful.
========================================================	========================================================

Printing all memory objects ... 				Printing all memory objects ... 

[DL1Cache]							[DL1Cache]
device type = cache						device type = cache
write policy = WT						write policy = WT
hit time = 2							hit time = 2
capacity = 8192							capacity = 8192
block size = 64							block size = 64
associativity = 1						associativity = 1
lower level = L2Cache						lower level = L2Cache

[IL1Cache]							[IL1Cache]
device type = cache						device type = cache
write policy = WT						write policy = WT
hit time = 2							hit time = 2
capacity = 8192							capacity = 8192
block size = 64							block size = 64
associativity = 1						associativity = 1
lower level = L2Cache						lower level = L2Cache

[L2Cache]							[L2Cache]
device type = cache						device type = cache
write policy = WB						write policy = WB
hit time = 10							hit time = 10
capacity = 16384						capacity = 16384
block size = 64							block size = 64
associativity = 4						associativity = 4
lower level = Memory						lower level = Memory

[Memory]							[Memory]
device type = dram						device type = dram
hit time = 100							hit time = 100

========================================================	========================================================
[IF CYCLE: 1] STORE: (Seq:        1)(Addr: 39168)(PC: 0)	[IF CYCLE: 1] STORE: (Seq:        1)(Addr: 39168)(PC: 0)
IL1Cache->access(MemRead, addr: 0, latency: 2)			IL1Cache->access(MemRead, addr: 0, latency: 2)
L2Cache->access(MemRead, addr: 0, latency: 12)			L2Cache->access(MemRead, addr: 0, latency: 12)
Memory->access(MemRead, addr: 0, latency: 112)			Memory->access(MemRead, addr: 0, latency: 112)
CYCLE: 1 -> 112							CYCLE: 1 -> 112
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
========================================================	========================================================
[IF CYCLE: 113] STORE: (Seq:        2)(Addr: 71936)(PC: 	[IF CYCLE: 113] STORE: (Seq:        2)(Addr: 71936)(PC: 
IL1Cache->access(MemRead, addr: 4, latency: 2)			IL1Cache->access(MemRead, addr: 4, latency: 2)
L2Cache->access(MemRead, addr: 4, latency: 12)		   |	CYCLE: 113 -> 114
Memory->access(MemRead, addr: 4, latency: 112)		   <
CYCLE: 113 -> 224					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
========================================================	========================================================
[IF CYCLE: 225] STORE: (Seq:        3)(Addr: 104704)(PC:   |	[IF CYCLE: 115] STORE: (Seq:        3)(Addr: 104704)(PC:
IL1Cache->access(MemRead, addr: 8, latency: 2)			IL1Cache->access(MemRead, addr: 8, latency: 2)
L2Cache->access(MemRead, addr: 8, latency: 12)		   |	CYCLE: 115 -> 116
Memory->access(MemRead, addr: 8, latency: 112)		   <
CYCLE: 225 -> 336					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
========================================================	========================================================
[MEM CYCLE: 337] STORE: (Seq:        1)(Addr: 39168)(PC:   |	[MEM CYCLE: 117] STORE: (Seq:        1)(Addr: 39168)(PC:
DL1Cache->access(MemWrite, addr: 39168, latency: 2)		DL1Cache->access(MemWrite, addr: 39168, latency: 2)
L2Cache->access(MemWrite, addr: 39168, latency: 12)		L2Cache->access(MemWrite, addr: 39168, latency: 12)
Memory->access(MemWrite, addr: 39168, latency: 112)	   |	Memory->access(MemRead, addr: 39168, latency: 112)
CYCLE: 337 -> 337					   |	CYCLE: 117 -> 117
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=9:valid=1:dirty=1:age=0
========================================================	========================================================
[IF CYCLE: 337] STORE: (Seq:        4)(Addr: 137472)(PC:   |	[IF CYCLE: 117] STORE: (Seq:        4)(Addr: 137472)(PC:
IL1Cache->access(MemRead, addr: 12, latency: 2)			IL1Cache->access(MemRead, addr: 12, latency: 2)
L2Cache->access(MemRead, addr: 12, latency: 12)		   |	CYCLE: 117 -> 118
Memory->access(MemRead, addr: 12, latency: 112)		   <
CYCLE: 337 -> 448					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=9:valid=1:dirty=1:age=0
========================================================	========================================================
[MEM CYCLE: 449] STORE: (Seq:        2)(Addr: 71936)(PC:   |	[MEM CYCLE: 119] STORE: (Seq:        2)(Addr: 71936)(PC:
DL1Cache->access(MemWrite, addr: 71936, latency: 2)		DL1Cache->access(MemWrite, addr: 71936, latency: 2)
L2Cache->access(MemWrite, addr: 71936, latency: 12)		L2Cache->access(MemWrite, addr: 71936, latency: 12)
Memory->access(MemWrite, addr: 71936, latency: 112)	   |	Memory->access(MemRead, addr: 71936, latency: 112)
CYCLE: 449 -> 449					   |	CYCLE: 119 -> 119
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=9:valid=1:dirty=1:age=1
							   >	(36, 1) tag=17:valid=1:dirty=1:age=0
========================================================	========================================================
[IF CYCLE: 449] STORE: (Seq:        5)(Addr: 170240)(PC:   |	[IF CYCLE: 119] STORE: (Seq:        5)(Addr: 170240)(PC:
IL1Cache->access(MemRead, addr: 16, latency: 2)			IL1Cache->access(MemRead, addr: 16, latency: 2)
L2Cache->access(MemRead, addr: 16, latency: 12)		   |	CYCLE: 119 -> 120
Memory->access(MemRead, addr: 16, latency: 112)		   <
CYCLE: 449 -> 560					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=9:valid=1:dirty=1:age=1
							   >	(36, 1) tag=17:valid=1:dirty=1:age=0
========================================================	========================================================
[MEM CYCLE: 561] STORE: (Seq:        3)(Addr: 104704)(PC   |	[MEM CYCLE: 121] STORE: (Seq:        3)(Addr: 104704)(PC
DL1Cache->access(MemWrite, addr: 104704, latency: 2)		DL1Cache->access(MemWrite, addr: 104704, latency: 2)
L2Cache->access(MemWrite, addr: 104704, latency: 12)		L2Cache->access(MemWrite, addr: 104704, latency: 12)
Memory->access(MemWrite, addr: 104704, latency: 112)	   |	Memory->access(MemRead, addr: 104704, latency: 112)
CYCLE: 561 -> 561					   |	CYCLE: 121 -> 121
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=9:valid=1:dirty=1:age=2
							   >	(36, 1) tag=17:valid=1:dirty=1:age=1
							   >	(36, 2) tag=25:valid=1:dirty=1:age=0
========================================================	========================================================
[IF CYCLE: 561] STORE: (Seq:        6)(Addr: 39168)(PC:    |	[IF CYCLE: 121] STORE: (Seq:        6)(Addr: 39168)(PC: 
IL1Cache->access(MemRead, addr: 20, latency: 2)			IL1Cache->access(MemRead, addr: 20, latency: 2)
L2Cache->access(MemRead, addr: 20, latency: 12)		   |	CYCLE: 121 -> 122
Memory->access(MemRead, addr: 20, latency: 112)		   <
CYCLE: 561 -> 672					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=9:valid=1:dirty=1:age=2
							   >	(36, 1) tag=17:valid=1:dirty=1:age=1
							   >	(36, 2) tag=25:valid=1:dirty=1:age=0
========================================================	========================================================
[MEM CYCLE: 673] STORE: (Seq:        4)(Addr: 137472)(PC   |	[MEM CYCLE: 123] STORE: (Seq:        4)(Addr: 137472)(PC
DL1Cache->access(MemWrite, addr: 137472, latency: 2)		DL1Cache->access(MemWrite, addr: 137472, latency: 2)
L2Cache->access(MemWrite, addr: 137472, latency: 12)		L2Cache->access(MemWrite, addr: 137472, latency: 12)
Memory->access(MemWrite, addr: 137472, latency: 112)	   |	Memory->access(MemRead, addr: 137472, latency: 112)
CYCLE: 673 -> 673					   |	CYCLE: 123 -> 123
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=9:valid=1:dirty=1:age=3
							   >	(36, 1) tag=17:valid=1:dirty=1:age=2
							   >	(36, 2) tag=25:valid=1:dirty=1:age=1
							   >	(36, 3) tag=33:valid=1:dirty=1:age=0
========================================================	========================================================
[IF CYCLE: 673] STORE: (Seq:        7)(Addr: 137472)(PC:   |	[IF CYCLE: 123] STORE: (Seq:        7)(Addr: 137472)(PC:
IL1Cache->access(MemRead, addr: 24, latency: 2)			IL1Cache->access(MemRead, addr: 24, latency: 2)
L2Cache->access(MemRead, addr: 24, latency: 12)		   |	CYCLE: 123 -> 124
Memory->access(MemRead, addr: 24, latency: 112)		   <
CYCLE: 673 -> 784					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=9:valid=1:dirty=1:age=3
							   >	(36, 1) tag=17:valid=1:dirty=1:age=2
							   >	(36, 2) tag=25:valid=1:dirty=1:age=1
							   >	(36, 3) tag=33:valid=1:dirty=1:age=0
========================================================	========================================================
[MEM CYCLE: 785] STORE: (Seq:        5)(Addr: 170240)(PC   |	[MEM CYCLE: 125] STORE: (Seq:        5)(Addr: 170240)(PC
DL1Cache->access(MemWrite, addr: 170240, latency: 2)		DL1Cache->access(MemWrite, addr: 170240, latency: 2)
L2Cache->access(MemWrite, addr: 170240, latency: 12)		L2Cache->access(MemWrite, addr: 170240, latency: 12)
Memory->access(MemWrite, addr: 170240, latency: 112)	   |	Memory->access(MemRead, addr: 170240, latency: 112)
CYCLE: 785 -> 785					   |	Memory->access(MemWriteBack, addr: 39168, latency: 100)
							   >	CYCLE: 125 -> 125
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=41:valid=1:dirty=1:age=0
							   >	(36, 1) tag=17:valid=1:dirty=1:age=3
							   >	(36, 2) tag=25:valid=1:dirty=1:age=2
							   >	(36, 3) tag=33:valid=1:dirty=1:age=1
========================================================	========================================================
[IF CYCLE: 785] LOAD: (Seq:        8)(Addr: 39168)(PC: 2   |	[IF CYCLE: 125] LOAD: (Seq:        8)(Addr: 39168)(PC: 2
IL1Cache->access(MemRead, addr: 28, latency: 2)			IL1Cache->access(MemRead, addr: 28, latency: 2)
L2Cache->access(MemRead, addr: 28, latency: 12)		   |	CYCLE: 125 -> 126
Memory->access(MemRead, addr: 28, latency: 112)		   <
CYCLE: 785 -> 896					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=41:valid=1:dirty=1:age=0
							   >	(36, 1) tag=17:valid=1:dirty=1:age=3
							   >	(36, 2) tag=25:valid=1:dirty=1:age=2
							   >	(36, 3) tag=33:valid=1:dirty=1:age=1
========================================================	========================================================
[MEM CYCLE: 897] STORE: (Seq:        6)(Addr: 39168)(PC:   |	[MEM CYCLE: 127] STORE: (Seq:        6)(Addr: 39168)(PC:
DL1Cache->access(MemWrite, addr: 39168, latency: 2)		DL1Cache->access(MemWrite, addr: 39168, latency: 2)
L2Cache->access(MemWrite, addr: 39168, latency: 12)		L2Cache->access(MemWrite, addr: 39168, latency: 12)
Memory->access(MemWrite, addr: 39168, latency: 112)	   |	Memory->access(MemRead, addr: 39168, latency: 112)
CYCLE: 897 -> 897					   |	Memory->access(MemWriteBack, addr: 71936, latency: 100)
							   >	CYCLE: 127 -> 127
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=41:valid=1:dirty=1:age=1
							   >	(36, 1) tag=9:valid=1:dirty=1:age=0
							   >	(36, 2) tag=25:valid=1:dirty=1:age=3
							   >	(36, 3) tag=33:valid=1:dirty=1:age=2
========================================================	========================================================
[IF CYCLE: 897] LOAD: (Seq:        9)(Addr: 71936)(PC: 3   |	[IF CYCLE: 127] LOAD: (Seq:        9)(Addr: 71936)(PC: 3
IL1Cache->access(MemRead, addr: 32, latency: 2)			IL1Cache->access(MemRead, addr: 32, latency: 2)
L2Cache->access(MemRead, addr: 32, latency: 12)		   |	CYCLE: 127 -> 128
Memory->access(MemRead, addr: 32, latency: 112)		   <
CYCLE: 897 -> 1008					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=41:valid=1:dirty=1:age=1
							   >	(36, 1) tag=9:valid=1:dirty=1:age=0
							   >	(36, 2) tag=25:valid=1:dirty=1:age=3
							   >	(36, 3) tag=33:valid=1:dirty=1:age=2
========================================================	========================================================
[MEM CYCLE: 1009] STORE: (Seq:        7)(Addr: 137472)(P   |	[MEM CYCLE: 129] STORE: (Seq:        7)(Addr: 137472)(PC
DL1Cache->access(MemWrite, addr: 137472, latency: 2)		DL1Cache->access(MemWrite, addr: 137472, latency: 2)
L2Cache->access(MemWrite, addr: 137472, latency: 12)		L2Cache->access(MemWrite, addr: 137472, latency: 12)
Memory->access(MemWrite, addr: 137472, latency: 112)	   |	CYCLE: 129 -> 129
CYCLE: 1009 -> 1009					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=41:valid=1:dirty=1:age=2
							   >	(36, 1) tag=9:valid=1:dirty=1:age=1
							   >	(36, 2) tag=25:valid=1:dirty=1:age=4
							   >	(36, 3) tag=33:valid=1:dirty=1:age=0
========================================================	========================================================
[IF CYCLE: 1009] LOAD: (Seq:       10)(Addr: 104704)(PC:   |	[IF CYCLE: 129] LOAD: (Seq:       10)(Addr: 104704)(PC: 
IL1Cache->access(MemRead, addr: 36, latency: 2)			IL1Cache->access(MemRead, addr: 36, latency: 2)
L2Cache->access(MemRead, addr: 36, latency: 12)		   |	CYCLE: 129 -> 130
Memory->access(MemRead, addr: 36, latency: 112)		   <
CYCLE: 1009 -> 1120					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=41:valid=1:dirty=1:age=2
							   >	(36, 1) tag=9:valid=1:dirty=1:age=1
							   >	(36, 2) tag=25:valid=1:dirty=1:age=4
							   >	(36, 3) tag=33:valid=1:dirty=1:age=0
========================================================	========================================================
[MEM CYCLE: 1121] LOAD: (Seq:        8)(Addr: 39168)(PC:   |	[MEM CYCLE: 131] LOAD: (Seq:        8)(Addr: 39168)(PC: 
DL1Cache->access(MemRead, addr: 39168, latency: 2)		DL1Cache->access(MemRead, addr: 39168, latency: 2)
L2Cache->access(MemRead, addr: 39168, latency: 12)		L2Cache->access(MemRead, addr: 39168, latency: 12)
Memory->access(MemRead, addr: 39168, latency: 112)	   |	CYCLE: 131 -> 142
CYCLE: 1121 -> 1232					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=41:valid=1:dirty=1:age=3
							   >	(36, 1) tag=9:valid=1:dirty=1:age=0
							   >	(36, 2) tag=25:valid=1:dirty=1:age=5
							   >	(36, 3) tag=33:valid=1:dirty=1:age=1
========================================================	========================================================
[IF CYCLE: 1232] LOAD: (Seq:       11)(Addr: 137472)(PC:   |	[IF CYCLE: 142] LOAD: (Seq:       11)(Addr: 137472)(PC: 
IL1Cache->access(MemRead, addr: 40, latency: 2)			IL1Cache->access(MemRead, addr: 40, latency: 2)
L2Cache->access(MemRead, addr: 40, latency: 12)		   |	CYCLE: 142 -> 143
Memory->access(MemRead, addr: 40, latency: 112)		   <
CYCLE: 1232 -> 1343					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=41:valid=1:dirty=1:age=3
							   >	(36, 1) tag=9:valid=1:dirty=1:age=0
							   >	(36, 2) tag=25:valid=1:dirty=1:age=5
							   >	(36, 3) tag=33:valid=1:dirty=1:age=1
========================================================	========================================================
[MEM CYCLE: 1344] LOAD: (Seq:        9)(Addr: 71936)(PC:   |	[MEM CYCLE: 144] LOAD: (Seq:        9)(Addr: 71936)(PC: 
DL1Cache->access(MemRead, addr: 71936, latency: 2)		DL1Cache->access(MemRead, addr: 71936, latency: 2)
L2Cache->access(MemRead, addr: 71936, latency: 12)		L2Cache->access(MemRead, addr: 71936, latency: 12)
Memory->access(MemRead, addr: 71936, latency: 112)		Memory->access(MemRead, addr: 71936, latency: 112)
CYCLE: 1344 -> 1455					   |	Memory->access(MemWriteBack, addr: 104704, latency: 100)
							   >	CYCLE: 144 -> 255
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=8:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=41:valid=1:dirty=1:age=4
							   >	(36, 1) tag=9:valid=1:dirty=1:age=1
							   >	(36, 2) tag=17:valid=1:dirty=0:age=0
							   >	(36, 3) tag=33:valid=1:dirty=1:age=2
========================================================	========================================================
[IF CYCLE: 1455] LOAD: (Seq:       12)(Addr: 170240)(PC:   |	[IF CYCLE: 255] LOAD: (Seq:       12)(Addr: 170240)(PC: 
IL1Cache->access(MemRead, addr: 44, latency: 2)			IL1Cache->access(MemRead, addr: 44, latency: 2)
L2Cache->access(MemRead, addr: 44, latency: 12)		   |	CYCLE: 255 -> 256
Memory->access(MemRead, addr: 44, latency: 112)		   <
CYCLE: 1455 -> 1566					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=8:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=41:valid=1:dirty=1:age=4
							   >	(36, 1) tag=9:valid=1:dirty=1:age=1
							   >	(36, 2) tag=17:valid=1:dirty=0:age=0
							   >	(36, 3) tag=33:valid=1:dirty=1:age=2
========================================================	========================================================
[MEM CYCLE: 1567] LOAD: (Seq:       10)(Addr: 104704)(PC   |	[MEM CYCLE: 257] LOAD: (Seq:       10)(Addr: 104704)(PC:
DL1Cache->access(MemRead, addr: 104704, latency: 2)		DL1Cache->access(MemRead, addr: 104704, latency: 2)
L2Cache->access(MemRead, addr: 104704, latency: 12)		L2Cache->access(MemRead, addr: 104704, latency: 12)
Memory->access(MemRead, addr: 104704, latency: 112)		Memory->access(MemRead, addr: 104704, latency: 112)
CYCLE: 1567 -> 1678					   |	Memory->access(MemWriteBack, addr: 170240, latency: 100)
							   >	CYCLE: 257 -> 368
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=12:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=25:valid=1:dirty=0:age=0
							   >	(36, 1) tag=9:valid=1:dirty=1:age=2
							   >	(36, 2) tag=17:valid=1:dirty=0:age=1
							   >	(36, 3) tag=33:valid=1:dirty=1:age=3
========================================================	========================================================
[IF CYCLE: 1678] LOAD: (Seq:       13)(Addr: 39168)(PC:    |	[IF CYCLE: 368] LOAD: (Seq:       13)(Addr: 39168)(PC: 4
IL1Cache->access(MemRead, addr: 48, latency: 2)			IL1Cache->access(MemRead, addr: 48, latency: 2)
L2Cache->access(MemRead, addr: 48, latency: 12)		   |	CYCLE: 368 -> 369
Memory->access(MemRead, addr: 48, latency: 112)		   <
CYCLE: 1678 -> 1789					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=12:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=25:valid=1:dirty=0:age=0
							   >	(36, 1) tag=9:valid=1:dirty=1:age=2
							   >	(36, 2) tag=17:valid=1:dirty=0:age=1
							   >	(36, 3) tag=33:valid=1:dirty=1:age=3
========================================================	========================================================
[MEM CYCLE: 1790] LOAD: (Seq:       11)(Addr: 137472)(PC   |	[MEM CYCLE: 370] LOAD: (Seq:       11)(Addr: 137472)(PC:
DL1Cache->access(MemRead, addr: 137472, latency: 2)		DL1Cache->access(MemRead, addr: 137472, latency: 2)
L2Cache->access(MemRead, addr: 137472, latency: 12)		L2Cache->access(MemRead, addr: 137472, latency: 12)
Memory->access(MemRead, addr: 137472, latency: 112)	   |	CYCLE: 370 -> 381
CYCLE: 1790 -> 1901					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=16:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=25:valid=1:dirty=0:age=1
							   >	(36, 1) tag=9:valid=1:dirty=1:age=3
							   >	(36, 2) tag=17:valid=1:dirty=0:age=2
							   >	(36, 3) tag=33:valid=1:dirty=1:age=0
========================================================	========================================================
[IF CYCLE: 1901] LOAD: (Seq:       14)(Addr: 137472)(PC:   |	[IF CYCLE: 381] LOAD: (Seq:       14)(Addr: 137472)(PC: 
IL1Cache->access(MemRead, addr: 52, latency: 2)			IL1Cache->access(MemRead, addr: 52, latency: 2)
L2Cache->access(MemRead, addr: 52, latency: 12)		   |	CYCLE: 381 -> 382
Memory->access(MemRead, addr: 52, latency: 112)		   <
CYCLE: 1901 -> 2012					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=16:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=25:valid=1:dirty=0:age=1
							   >	(36, 1) tag=9:valid=1:dirty=1:age=3
							   >	(36, 2) tag=17:valid=1:dirty=0:age=2
							   >	(36, 3) tag=33:valid=1:dirty=1:age=0
========================================================	========================================================
[MEM CYCLE: 2013] LOAD: (Seq:       12)(Addr: 170240)(PC   |	[MEM CYCLE: 383] LOAD: (Seq:       12)(Addr: 170240)(PC:
DL1Cache->access(MemRead, addr: 170240, latency: 2)		DL1Cache->access(MemRead, addr: 170240, latency: 2)
L2Cache->access(MemRead, addr: 170240, latency: 12)		L2Cache->access(MemRead, addr: 170240, latency: 12)
Memory->access(MemRead, addr: 170240, latency: 112)		Memory->access(MemRead, addr: 170240, latency: 112)
CYCLE: 2013 -> 2124					   |	Memory->access(MemWriteBack, addr: 39168, latency: 100)
							   >	CYCLE: 383 -> 494
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=20:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=25:valid=1:dirty=0:age=2
							   >	(36, 1) tag=41:valid=1:dirty=0:age=0
							   >	(36, 2) tag=17:valid=1:dirty=0:age=3
							   >	(36, 3) tag=33:valid=1:dirty=1:age=1
========================================================	========================================================
[MEM CYCLE: 2125] LOAD: (Seq:       13)(Addr: 39168)(PC:   |	[MEM CYCLE: 495] LOAD: (Seq:       13)(Addr: 39168)(PC: 
DL1Cache->access(MemRead, addr: 39168, latency: 2)		DL1Cache->access(MemRead, addr: 39168, latency: 2)
L2Cache->access(MemRead, addr: 39168, latency: 12)		L2Cache->access(MemRead, addr: 39168, latency: 12)
Memory->access(MemRead, addr: 39168, latency: 112)		Memory->access(MemRead, addr: 39168, latency: 112)
CYCLE: 2125 -> 2236					   |	CYCLE: 495 -> 606
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=25:valid=1:dirty=0:age=3
							   >	(36, 1) tag=41:valid=1:dirty=0:age=1
							   >	(36, 2) tag=9:valid=1:dirty=0:age=0
							   >	(36, 3) tag=33:valid=1:dirty=1:age=2
========================================================	========================================================
[MEM CYCLE: 2237] LOAD: (Seq:       14)(Addr: 137472)(PC   |	[MEM CYCLE: 607] LOAD: (Seq:       14)(Addr: 137472)(PC:
DL1Cache->access(MemRead, addr: 137472, latency: 2)		DL1Cache->access(MemRead, addr: 137472, latency: 2)
L2Cache->access(MemRead, addr: 137472, latency: 12)		L2Cache->access(MemRead, addr: 137472, latency: 12)
Memory->access(MemRead, addr: 137472, latency: 112)	   |	CYCLE: 607 -> 618
CYCLE: 2237 -> 2348					   <
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
							   >	(100, 0) tag=16:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
							   >	(0, 0) tag=0:valid=1:dirty=0:age=0
							   >	(36, 0) tag=25:valid=1:dirty=0:age=4
							   >	(36, 1) tag=41:valid=1:dirty=0:age=2
							   >	(36, 2) tag=9:valid=1:dirty=0:age=1
							   >	(36, 3) tag=33:valid=1:dirty=1:age=0
========================================================	========================================================
========================================================	========================================================

Printing all memory stats ... 					Printing all memory stats ... 

DL1Cache:readHits=0:readMisses=7:writeHits=0:writeMisses	DL1Cache:readHits=0:readMisses=7:writeHits=0:writeMisses
IL1Cache:readHits=0:readMisses=14:writeHits=0:writeMisse   |	IL1Cache:readHits=13:readMisses=1:writeHits=0:writeMisse
L2Cache:readHits=0:readMisses=21:writeHits=0:writeMisses   |	L2Cache:readHits=3:readMisses=5:writeHits=1:writeMisses=
Memory:readHits=21:writeHits=7				   |	Memory:readHits=11:writeHits=0

========================================================	========================================================
+ Memory stall cycles : 2331				   |	+ Memory stall cycles : 601
+ Number of cycles : 2349				   |	+ Number of cycles : 619
+ IPC (Instructions Per Cycle) : 0.0060			   |	+ IPC (Instructions Per Cycle) : 0.0226
