set ::env(PROJECT_NAME) configurable_crc_core
set ::env(DESIGN_TOP) cfg_crc
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/configurable_crc_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/configurable_crc_core/rtl/cfg_crc.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
