{
    "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 122.1,
        "exec_time(ms)": 353.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 168,
        "latch": 1711,
        "Adder": 796,
        "generic logic size": 4,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 168,
        "Total Node": 2676
    },
    "FIR/ex1BT16_fir_20/k6_N10_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 111,
        "exec_time(ms)": 98.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1787,
        "latch": 1748,
        "generic logic size": 6,
        "Longest Path": 93,
        "Average Path": 5,
        "Estimated LUTs": 1787,
        "Total Node": 3536
    },
    "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 127.4,
        "exec_time(ms)": 133.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1787,
        "latch": 1748,
        "generic logic size": 6,
        "Longest Path": 93,
        "Average Path": 5,
        "Estimated LUTs": 1787,
        "Total Node": 3536
    },
    "FIR/ex1BT16_fir_20/no_arch": {
        "test_name": "FIR/ex1BT16_fir_20/no_arch",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 108,
        "exec_time(ms)": 86.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1787,
        "latch": 1748,
        "Longest Path": 93,
        "Average Path": 5,
        "Estimated LUTs": 1787,
        "Total Node": 3536
    },
    "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 75.1,
        "exec_time(ms)": 147.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 68,
        "latch": 552,
        "Adder": 248,
        "generic logic size": 4,
        "Longest Path": 53,
        "Average Path": 5,
        "Estimated LUTs": 68,
        "Total Node": 869
    },
    "FIR/ex1EP16_fir_6/k6_N10_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 30.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 586,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 586,
        "Total Node": 1157
    },
    "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 71.7,
        "exec_time(ms)": 72,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 586,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 586,
        "Total Node": 1157
    },
    "FIR/ex1EP16_fir_6/no_arch": {
        "test_name": "FIR/ex1EP16_fir_6/no_arch",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 52.1,
        "exec_time(ms)": 32.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 586,
        "latch": 570,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 586,
        "Total Node": 1157
    },
    "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 319.7,
        "exec_time(ms)": 784,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 361,
        "latch": 4293,
        "Adder": 1862,
        "generic logic size": 4,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 361,
        "Total Node": 6517
    },
    "FIR/ex1LS16_fir_41/k6_N10_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 348.8,
        "exec_time(ms)": 257,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3938,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3938,
        "Total Node": 8253
    },
    "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 365.4,
        "exec_time(ms)": 312.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3938,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3938,
        "Total Node": 8253
    },
    "FIR/ex1LS16_fir_41/no_arch": {
        "test_name": "FIR/ex1LS16_fir_41/no_arch",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 345.6,
        "exec_time(ms)": 254.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3938,
        "latch": 4314,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3938,
        "Total Node": 8253
    },
    "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 178.6,
        "exec_time(ms)": 513.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 284,
        "latch": 2553,
        "Adder": 1211,
        "generic logic size": 4,
        "Longest Path": 117,
        "Average Path": 5,
        "Estimated LUTs": 284,
        "Total Node": 4049
    },
    "FIR/ex1PM16_fir_28/k6_N10_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 182.1,
        "exec_time(ms)": 148.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2745,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2745,
        "Total Node": 5375
    },
    "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 198.6,
        "exec_time(ms)": 190.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2745,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2745,
        "Total Node": 5375
    },
    "FIR/ex1PM16_fir_28/no_arch": {
        "test_name": "FIR/ex1PM16_fir_28/no_arch",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 178.9,
        "exec_time(ms)": 146.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2745,
        "latch": 2629,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2745,
        "Total Node": 5375
    },
    "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 389.8,
        "exec_time(ms)": 756.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 281,
        "latch": 5138,
        "Adder": 1676,
        "generic logic size": 4,
        "Longest Path": 209,
        "Average Path": 5,
        "Estimated LUTs": 281,
        "Total Node": 7096
    },
    "FIR/ex2BT16_fir_71/k6_N10_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 408.5,
        "exec_time(ms)": 283.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3551,
        "latch": 5138,
        "generic logic size": 6,
        "Longest Path": 209,
        "Average Path": 5,
        "Estimated LUTs": 3551,
        "Total Node": 8690
    },
    "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 425.6,
        "exec_time(ms)": 338.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3551,
        "latch": 5138,
        "generic logic size": 6,
        "Longest Path": 209,
        "Average Path": 5,
        "Estimated LUTs": 3551,
        "Total Node": 8690
    },
    "FIR/ex2BT16_fir_71/no_arch": {
        "test_name": "FIR/ex2BT16_fir_71/no_arch",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 405.5,
        "exec_time(ms)": 286.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3551,
        "latch": 5138,
        "Longest Path": 209,
        "Average Path": 5,
        "Estimated LUTs": 3551,
        "Total Node": 8690
    },
    "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 83,
        "exec_time(ms)": 195.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 83,
        "latch": 826,
        "Adder": 362,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 83,
        "Total Node": 1272
    },
    "FIR/ex2EP16_fir_13/k6_N10_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 63.9,
        "exec_time(ms)": 42.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 809,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 809,
        "Total Node": 1656
    },
    "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 80.5,
        "exec_time(ms)": 81.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 809,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 809,
        "Total Node": 1656
    },
    "FIR/ex2EP16_fir_13/no_arch": {
        "test_name": "FIR/ex2EP16_fir_13/no_arch",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 60.9,
        "exec_time(ms)": 38.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 809,
        "latch": 846,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 809,
        "Total Node": 1656
    },
    "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 923.6,
        "exec_time(ms)": 2110.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 852,
        "latch": 11732,
        "Adder": 5073,
        "generic logic size": 4,
        "Longest Path": 392,
        "Average Path": 5,
        "Estimated LUTs": 852,
        "Total Node": 17658
    },
    "FIR/ex2PM16_fir_119/k6_N10_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 1225.5,
        "exec_time(ms)": 837.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10559,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10559,
        "Total Node": 22316
    },
    "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 1240.9,
        "exec_time(ms)": 889.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10559,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10559,
        "Total Node": 22316
    },
    "FIR/ex2PM16_fir_119/no_arch": {
        "test_name": "FIR/ex2PM16_fir_119/no_arch",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 1223.6,
        "exec_time(ms)": 840,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10559,
        "latch": 11756,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10559,
        "Total Node": 22316
    },
    "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 586.9,
        "exec_time(ms)": 1173.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 488,
        "latch": 6387,
        "Adder": 2715,
        "generic logic size": 4,
        "Longest Path": 217,
        "Average Path": 5,
        "Estimated LUTs": 488,
        "Total Node": 9591
    },
    "FIR/ex3PM16_fir_61/k6_N10_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 555.1,
        "exec_time(ms)": 401.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5824,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5824,
        "Total Node": 12277
    },
    "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 572.3,
        "exec_time(ms)": 446.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5824,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5824,
        "Total Node": 12277
    },
    "FIR/ex3PM16_fir_61/no_arch": {
        "test_name": "FIR/ex3PM16_fir_61/no_arch",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 548.6,
        "exec_time(ms)": 402.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5824,
        "latch": 6452,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5824,
        "Total Node": 12277
    },
    "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 89.4,
        "exec_time(ms)": 215.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 134,
        "latch": 994,
        "Adder": 447,
        "generic logic size": 4,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 134,
        "Total Node": 1576
    },
    "FIR/ex4EP16_fir_10/k6_N10_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 71.6,
        "exec_time(ms)": 52.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1020,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1020,
        "Total Node": 2036
    },
    "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 87.6,
        "exec_time(ms)": 92.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1020,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1020,
        "Total Node": 2036
    },
    "FIR/ex4EP16_fir_10/no_arch": {
        "test_name": "FIR/ex4EP16_fir_10/no_arch",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 67.9,
        "exec_time(ms)": 47.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1020,
        "latch": 1015,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1020,
        "Total Node": 2036
    },
    "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 1794.4,
        "exec_time(ms)": 4554.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1271,
        "latch": 22091,
        "Adder": 9527,
        "generic logic size": 4,
        "Longest Path": 785,
        "Average Path": 5,
        "Estimated LUTs": 1271,
        "Total Node": 32890
    },
    "FIR/ex4LS16_fir/k6_N10_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 2288.7,
        "exec_time(ms)": 2374.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19483,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19483,
        "Total Node": 41575
    },
    "FIR/ex4LS16_fir/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 2307,
        "exec_time(ms)": 2408.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19483,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19483,
        "Total Node": 41575
    },
    "FIR/ex4LS16_fir/no_arch": {
        "test_name": "FIR/ex4LS16_fir/no_arch",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 2285.6,
        "exec_time(ms)": 2393.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19483,
        "latch": 22091,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19483,
        "Total Node": 41575
    },
    "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 1275.6,
        "exec_time(ms)": 2712.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1125,
        "latch": 14754,
        "Adder": 6382,
        "generic logic size": 4,
        "Longest Path": 486,
        "Average Path": 5,
        "Estimated LUTs": 1125,
        "Total Node": 22262
    },
    "FIR/ex4PM16_fir_152/k6_N10_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 1637.1,
        "exec_time(ms)": 1129.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13424,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13424,
        "Total Node": 28222
    },
    "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 1649.7,
        "exec_time(ms)": 1164.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13424,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13424,
        "Total Node": 28222
    },
    "FIR/ex4PM16_fir_152/no_arch": {
        "test_name": "FIR/ex4PM16_fir_152/no_arch",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 1633.6,
        "exec_time(ms)": 1118.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13424,
        "latch": 14797,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13424,
        "Total Node": 28222
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
