<profile>

<section name = "Vitis HLS Report for 'stencil3d_Pipeline_height_bound_row'" level="0">
<item name = "Date">Mon Oct  6 00:17:22 2025
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.553 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 34, 0.340 us, 0.340 us, 34, 34, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- height_bound_row">32, 32, 3, 2, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 889, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 80, -</column>
<column name="Register">-, -, 235, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_fu_168_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln17_fu_178_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln18_fu_197_p2">+, 0, 0, 17, 10, 10</column>
<column name="and_ln18_fu_303_p2">and, 0, 0, 64, 64, 64</column>
<column name="addr_cmp_fu_223_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln16_fu_162_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="lshr_ln18_fu_267_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="or_ln18_fu_319_p2">or, 0, 0, 64, 64, 64</column>
<column name="reuse_select_fu_280_p3">select, 0, 0, 64, 1, 64</column>
<column name="shl_ln18_1_fu_313_p2">shl, 0, 0, 182, 64, 64</column>
<column name="shl_ln18_fu_291_p2">shl, 0, 0, 182, 32, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln18_fu_297_p2">xor, 0, 0, 64, 64, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="k_fu_68">9, 2, 5, 10</column>
<column name="reuse_addr_reg_fu_60">9, 2, 64, 128</column>
<column name="reuse_reg_fu_64">9, 2, 64, 128</column>
<column name="sol_0_address0">13, 3, 12, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="addr_cmp_reg_390">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln16_reg_360">1, 0, 1, 0</column>
<column name="k_fu_68">5, 0, 5, 0</column>
<column name="or_ln18_reg_395">64, 0, 64, 0</column>
<column name="reuse_addr_reg_fu_60">64, 0, 64, 0</column>
<column name="reuse_reg_fu_64">64, 0, 64, 0</column>
<column name="sol_0_addr_reg_369">9, 0, 12, 3</column>
<column name="sol_1_addr_reg_384">12, 0, 12, 0</column>
<column name="tmp_reg_374">1, 0, 1, 0</column>
<column name="zext_ln16_cast_reg_355">9, 0, 10, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_row, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_row, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_row, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_row, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_row, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_row, return value</column>
<column name="tmp_52">in, 9, ap_none, tmp_52, scalar</column>
<column name="orig_0_address0">out, 12, ap_memory, orig_0, array</column>
<column name="orig_0_ce0">out, 1, ap_memory, orig_0, array</column>
<column name="orig_0_q0">in, 64, ap_memory, orig_0, array</column>
<column name="sol_0_address0">out, 12, ap_memory, sol_0, array</column>
<column name="sol_0_ce0">out, 1, ap_memory, sol_0, array</column>
<column name="sol_0_we0">out, 1, ap_memory, sol_0, array</column>
<column name="sol_0_d0">out, 64, ap_memory, sol_0, array</column>
<column name="sol_0_q0">in, 64, ap_memory, sol_0, array</column>
<column name="zext_ln16">in, 9, ap_none, zext_ln16, scalar</column>
<column name="orig_1_address0">out, 12, ap_memory, orig_1, array</column>
<column name="orig_1_ce0">out, 1, ap_memory, orig_1, array</column>
<column name="orig_1_q0">in, 64, ap_memory, orig_1, array</column>
<column name="sol_1_address0">out, 12, ap_memory, sol_1, array</column>
<column name="sol_1_ce0">out, 1, ap_memory, sol_1, array</column>
<column name="sol_1_we0">out, 1, ap_memory, sol_1, array</column>
<column name="sol_1_d0">out, 64, ap_memory, sol_1, array</column>
<column name="sol_1_address1">out, 12, ap_memory, sol_1, array</column>
<column name="sol_1_ce1">out, 1, ap_memory, sol_1, array</column>
<column name="sol_1_q1">in, 64, ap_memory, sol_1, array</column>
</table>
</item>
</section>
</profile>
