INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:17:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 2.458ns (34.164%)  route 4.737ns (65.836%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1978, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X39Y195        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y195        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/Q
                         net (fo=31, routed)          0.407     1.131    lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q
    SLICE_X37Y193        LUT3 (Prop_lut3_I0_O)        0.043     1.174 r  lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_23/O
                         net (fo=1, routed)           0.335     1.509    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_allocated_for_port_1[1]
    SLICE_X36Y194        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     1.751 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.751    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_12_n_0
    SLICE_X36Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.800 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.800    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_19_n_0
    SLICE_X36Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.849 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.849    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_13_n_0
    SLICE_X36Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.002 f  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_20/O[1]
                         net (fo=2, routed)           0.348     2.350    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_11[13]
    SLICE_X38Y198        LUT5 (Prop_lut5_I1_O)        0.119     2.469 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_9/O
                         net (fo=33, routed)          0.572     3.040    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_5_1
    SLICE_X44Y187        LUT4 (Prop_lut4_I1_O)        0.043     3.083 r  lsq3/handshake_lsq_lsq3_core/dataReg[15]_i_4/O
                         net (fo=1, routed)           0.308     3.391    lsq3/handshake_lsq_lsq3_core/dataReg[15]_i_4_n_0
    SLICE_X43Y187        LUT5 (Prop_lut5_I4_O)        0.043     3.434 r  lsq3/handshake_lsq_lsq3_core/dataReg[15]_i_3__0/O
                         net (fo=1, routed)           0.220     3.655    lsq3/handshake_lsq_lsq3_core/dataReg[15]_i_3__0_n_0
    SLICE_X42Y188        LUT6 (Prop_lut6_I5_O)        0.043     3.698 r  lsq3/handshake_lsq_lsq3_core/dataReg[15]_i_1__0/O
                         net (fo=2, routed)           0.591     4.289    load0/data_tehb/control/result_carry__6[15]
    SLICE_X23Y193        LUT6 (Prop_lut6_I3_O)        0.043     4.332 r  load0/data_tehb/control/result_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.332    addi1/outs_reg[16]_1[3]
    SLICE_X23Y193        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.519 r  addi1/result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.519    addi1/result_carry__2_n_0
    SLICE_X23Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     4.623 r  addi1/result_carry__3/O[0]
                         net (fo=2, routed)           0.516     5.139    addi1/dataReg_reg[19][0]
    SLICE_X23Y186        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.339     5.478 r  addi1/result__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.478    addi1/result__93_carry__3_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.637 r  addi1/result__93_carry__4/O[1]
                         net (fo=3, routed)           0.361     5.998    addi7/O174[20]
    SLICE_X22Y190        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.352     6.350 r  addi7/result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.350    addi7/result_carry__4_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     6.504 r  addi7/result_carry__5/O[3]
                         net (fo=2, routed)           0.323     6.827    buffer13/fifo/Memory_reg[0][31]_0[28]
    SLICE_X20Y191        LUT3 (Prop_lut3_I0_O)        0.120     6.947 r  buffer13/fifo/stq_data_0_q[28]_i_1/O
                         net (fo=8, routed)           0.756     7.703    lsq2/handshake_lsq_lsq2_core/stq_data_0_q_reg[31]_0[28]
    SLICE_X11Y174        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1978, unset)         0.483     8.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X11Y174        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X11Y174        FDRE (Setup_fdre_C_D)       -0.019     8.128    lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  0.426    




