diff --git a/include/opcode/riscv-opc.h b/include/opcode/riscv-opc.h
index f09200c073..ffd1d5f865 100644
--- a/include/opcode/riscv-opc.h
+++ b/include/opcode/riscv-opc.h
@@ -1,6 +1,87 @@
 /* Automatically generated by parse-opcodes.  */
 #ifndef RISCV_ENCODING_H
 #define RISCV_ENCODING_H
+
+	          /* Xdivinsa XOR  */
+#define MATCH_XDI7XOR 0xfc00700b
+#define MASK_XDI7XOR  0xfe00707f
+
+#define MATCH_XDI6XOR 0xec00700b
+#define MASK_XDI6XOR  0xfe00707f
+
+#define MATCH_XDI5XOR 0xdc00700b
+#define MASK_XDI5XOR  0xfe00707f
+
+#define MATCH_XDI4XOR 0xcc00700b
+#define MASK_XDI4XOR  0xfe00707f
+
+#define MATCH_XDI3XOR 0xbc00700b
+#define MASK_XDI3XOR  0xfe00707f
+
+#define MATCH_XDI2XOR 0xac00700b
+#define MASK_XDI2XOR  0xfe00707f
+
+#define MATCH_XDI1XOR 0x9c00700b
+#define MASK_XDI1XOR  0xfe00707f
+
+#define MATCH_XDIXOR 0xc00700b
+#define MASK_XDIXOR  0xfe00707f
+
+	          /* Xdivinsa MUL  */
+#define MATCH_XDI7MUL 0xfa00700b
+#define MASK_XDI7MUL  0xfe00707f
+
+#define MATCH_XDI6MUL 0xea00700b
+#define MASK_XDI6MUL  0xfe00707f
+
+#define MATCH_XDI5MUL 0xda00700b
+#define MASK_XDI5MUL  0xfe00707f
+
+#define MATCH_XDI4MUL 0xca00700b
+#define MASK_XDI4MUL  0xfe00707f
+
+#define MATCH_XDI3MUL 0xba00700b
+#define MASK_XDI3MUL  0xfe00707f
+
+#define MATCH_XDI2MUL 0xaa00700b
+#define MASK_XDI2MUL  0xfe00707f
+
+#define MATCH_XDI1MUL 0x9a00700b
+	          /* Xdivinsa ISE  */
+#define MASK_XDI1MUL  0xfe00707f
+
+#define MATCH_XDIMUL 0xa00700b
+#define MASK_XDIMUL  0xfe00707f
+
+	          /* Xdivinsa ADD  */
+#define MATCH_XDI7ADD 0xf800700b
+#define MASK_XDI7ADD  0xfe00707f
+
+#define MATCH_XDI6ADD 0xe800700b
+#define MASK_XDI6ADD  0xfe00707f
+
+#define MATCH_XDI5ADD 0xd800700b
+#define MASK_XDI5ADD  0xfe00707f
+
+#define MATCH_XDI4ADD 0xc800700b
+#define MASK_XDI4ADD  0xfe00707f
+
+#define MATCH_XDI3ADD 0xb800700b
+#define MASK_XDI3ADD  0xfe00707f
+
+#define MATCH_XDI2ADD 0xa800700b
+#define MASK_XDI2ADD  0xfe00707f
+
+#define MATCH_XDI1ADD 0x9800700b
+#define MASK_XDI1ADD  0xfe00707f
+
+#define MATCH_XDIADD 0x800700b
+#define MASK_XDIADD  0xfe00707f
+
+	          /* Xdivinsa RDN  */
+#define MATCH_XDIRDN 0x400600b
+#define MASK_XDIRDN  0xfff0707f
+
 #define MATCH_SLLI_RV32 0x1013
 #define MASK_SLLI_RV32  0xfe00707f
 #define MATCH_SRLI_RV32 0x5013
@@ -831,6 +912,81 @@
 #define CAUSE_MACHINE_ECALL 0xb
 #endif
 #ifdef DECLARE_INSN
+
+DECLARE_INSN(xdi7xor, MATCH_XDI7XOR, MASK_XDI7XOR)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi6xor, MATCH_XDI6XOR, MASK_XDI6XOR)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi5xor, MATCH_XDI5XOR, MASK_XDI5XOR)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi4xor, MATCH_XDI4XOR, MASK_XDI4XOR)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi3xor, MATCH_XDI3XOR, MASK_XDI3XOR)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi2xor, MATCH_XDI2XOR, MASK_XDI2XOR)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi1xor, MATCH_XDI1XOR, MASK_XDI1XOR)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdixor, MATCH_XDIXOR, MASK_XDIXOR)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi7mul, MATCH_XDI7MUL, MASK_XDI7MUL)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi6mul, MATCH_XDI6MUL, MASK_XDI6MUL)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi5mul, MATCH_XDI5MUL, MASK_XDI5MUL)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi4mul, MATCH_XDI4MUL, MASK_XDI4MUL)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi3mul, MATCH_XDI3MUL, MASK_XDI3MUL)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi2mul, MATCH_XDI2MUL, MASK_XDI2MUL)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi1mul, MATCH_XDI1MUL, MASK_XDI1MUL)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdimul, MATCH_XDIMUL, MASK_XDIMUL)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi7add, MATCH_XDI7ADD, MASK_XDI7ADD)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi6add, MATCH_XDI6ADD, MASK_XDI6ADD)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi5add, MATCH_XDI5ADD, MASK_XDI5ADD)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi4add, MATCH_XDI4ADD, MASK_XDI4ADD)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi3add, MATCH_XDI3ADD, MASK_XDI3ADD)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi2add, MATCH_XDI2ADD, MASK_XDI2ADD)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdi1add, MATCH_XDI1ADD, MASK_XDI1ADD)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdiadd, MATCH_XDIADD, MASK_XDIADD)
+	          /* Xdivinsa ISE  */
+
+DECLARE_INSN(xdirdn, MATCH_XDIRDN, MASK_XDIRDN)
+	          /* Xdivinsa ISE  */
 DECLARE_INSN(slli_rv32, MATCH_SLLI_RV32, MASK_SLLI_RV32)
 DECLARE_INSN(srli_rv32, MATCH_SRLI_RV32, MASK_SRLI_RV32)
 DECLARE_INSN(srai_rv32, MATCH_SRAI_RV32, MASK_SRAI_RV32)
diff --git a/opcodes/riscv-opc.c b/opcodes/riscv-opc.c
index b7e8d79a48..27912ddf12 100644
--- a/opcodes/riscv-opc.c
+++ b/opcodes/riscv-opc.c
@@ -778,6 +778,56 @@ const struct riscv_opcode riscv_opcodes[] =
 {"sfence.vma", 0, {"I", 0},   "s,t",  MATCH_SFENCE_VMA, MASK_SFENCE_VMA, match_opcode, 0 },
 {"wfi",        0, {"I", 0},   "",     MATCH_WFI, MASK_WFI, match_opcode, 0 },
 
+{"xdi7xor",      0, {"I", 0},   "d,s,t",  MATCH_XDI7XOR, MASK_XDI7XOR, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi6xor",      0, {"I", 0},   "d,s,t",  MATCH_XDI6XOR, MASK_XDI6XOR, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi5xor",      0, {"I", 0},   "d,s,t",  MATCH_XDI5XOR, MASK_XDI5XOR, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi4xor",      0, {"I", 0},   "d,s,t",  MATCH_XDI4XOR, MASK_XDI4XOR, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi3xor",      0, {"I", 0},   "d,s,t",  MATCH_XDI3XOR, MASK_XDI3XOR, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi2xor",      0, {"I", 0},   "d,s,t",  MATCH_XDI2XOR, MASK_XDI2XOR, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi1xor",      0, {"I", 0},   "d,s,t",  MATCH_XDI1XOR, MASK_XDI1XOR, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdixor",      0, {"I", 0},   "d,s,t",  MATCH_XDIXOR, MASK_XDIXOR, match_opcode, 0 },	     //Xdivinsa ISE 
+
+{"xdi7mul",      0, {"I", 0},   "d,s,t",  MATCH_XDI7MUL, MASK_XDI7MUL, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi6mul",      0, {"I", 0},   "d,s,t",  MATCH_XDI6MUL, MASK_XDI6MUL, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi5mul",      0, {"I", 0},   "d,s,t",  MATCH_XDI5MUL, MASK_XDI5MUL, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi4mul",      0, {"I", 0},   "d,s,t",  MATCH_XDI4MUL, MASK_XDI4MUL, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi3mul",      0, {"I", 0},   "d,s,t",  MATCH_XDI3MUL, MASK_XDI3MUL, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi2mul",      0, {"I", 0},   "d,s,t",  MATCH_XDI2MUL, MASK_XDI2MUL, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi1mul",      0, {"I", 0},   "d,s,t",  MATCH_XDI1MUL, MASK_XDI1MUL, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdimul",      0, {"I", 0},   "d,s,t",  MATCH_XDIMUL, MASK_XDIMUL, match_opcode, 0 },	     //Xdivinsa ISE 
+
+{"xdi7add",      0, {"I", 0},   "d,s,t",  MATCH_XDI7ADD, MASK_XDI7ADD, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi6add",      0, {"I", 0},   "d,s,t",  MATCH_XDI6ADD, MASK_XDI6ADD, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi5add",      0, {"I", 0},   "d,s,t",  MATCH_XDI5ADD, MASK_XDI5ADD, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi4add",      0, {"I", 0},   "d,s,t",  MATCH_XDI4ADD, MASK_XDI4ADD, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi3add",      0, {"I", 0},   "d,s,t",  MATCH_XDI3ADD, MASK_XDI3ADD, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi2add",      0, {"I", 0},   "d,s,t",  MATCH_XDI2ADD, MASK_XDI2ADD, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdi1add",      0, {"I", 0},   "d,s,t",  MATCH_XDI1ADD, MASK_XDI1ADD, match_opcode, 0 },	 //Xdivinsa ISE 
+
+{"xdiadd",      0, {"I", 0},   "d,s,t",  MATCH_XDIADD, MASK_XDIADD, match_opcode, 0 },	     //Xdivinsa ISE 
+
+{"xdirdn",        0, {"I", 0},   "d,s", MATCH_XDIRDN, MASK_XDIRDN, match_opcode, 0 },	     //Xdivinsa ISE 
+
 /* Terminate the list.  */
 {0, 0, {0}, 0, 0, 0, 0, 0}
 };
