--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_gen/clkfx" derived from  NET 
"clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 162062 paths analyzed, 11347 endpoints analyzed, 27 failing endpoints
 27 timing errors detected. (27 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.812ns.
--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/cr_flag (SLICE_X18Y28.C6), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.660ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO3   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y26.A2      net (fanout=11)       1.142   rc/fifo_rc_data<3>
    SLICE_X19Y26.A       Tilo                  0.259   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       rc_Mram_ACOUT17111
    SLICE_X19Y26.D3      net (fanout=1)        0.391   rc_Mram_ACOUT1711
    SLICE_X19Y26.D       Tilo                  0.259   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       rc_Mram_ACOUT17113
    SLICE_X18Y28.D2      net (fanout=9)        0.782   rc_ac<5>
    SLICE_X18Y28.D       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X18Y28.C6      net (fanout=1)        0.143   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X18Y28.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.660ns (3.202ns logic, 2.458ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.499ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y26.A6      net (fanout=11)       0.981   rc/fifo_rc_data<6>
    SLICE_X19Y26.A       Tilo                  0.259   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       rc_Mram_ACOUT17111
    SLICE_X19Y26.D3      net (fanout=1)        0.391   rc_Mram_ACOUT1711
    SLICE_X19Y26.D       Tilo                  0.259   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       rc_Mram_ACOUT17113
    SLICE_X18Y28.D2      net (fanout=9)        0.782   rc_ac<5>
    SLICE_X18Y28.D       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X18Y28.C6      net (fanout=1)        0.143   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X18Y28.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (3.202ns logic, 2.297ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.452ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO1   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y26.A1      net (fanout=10)       0.934   rc/fifo_rc_data<1>
    SLICE_X19Y26.A       Tilo                  0.259   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       rc_Mram_ACOUT17111
    SLICE_X19Y26.D3      net (fanout=1)        0.391   rc_Mram_ACOUT1711
    SLICE_X19Y26.D       Tilo                  0.259   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       rc_Mram_ACOUT17113
    SLICE_X18Y28.D2      net (fanout=9)        0.782   rc_ac<5>
    SLICE_X18Y28.D       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X18Y28.C6      net (fanout=1)        0.143   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X18Y28.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (3.202ns logic, 2.250ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/CRLF (SLICE_X18Y28.A5), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.B6      net (fanout=11)       0.981   rc/fifo_rc_data<6>
    SLICE_X18Y26.B       Tilo                  0.235   rc_Mram_ACOUT8111
                                                       rc_Mram_ACOUT5112
    SLICE_X18Y27.D6      net (fanout=1)        0.445   rc_Mram_ACOUT5111
    SLICE_X18Y27.D       Tilo                  0.235   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       rc_Mram_ACOUT5113
    SLICE_X18Y28.B4      net (fanout=8)        0.501   rc_ac<1>
    SLICE_X18Y28.B       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot_SW0
    SLICE_X18Y28.A5      net (fanout=1)        0.196   N172
    SLICE_X18Y28.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (3.154ns logic, 2.123ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.275ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO5   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y26.B1      net (fanout=10)       1.108   rc/fifo_rc_data<5>
    SLICE_X19Y26.B       Tilo                  0.259   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       rc_Mram_ACOUT2112
    SLICE_X19Y27.B5      net (fanout=1)        0.419   rc_Mram_ACOUT2111
    SLICE_X19Y27.B       Tilo                  0.259   rc_ac<3>
                                                       rc_Mram_ACOUT2113
    SLICE_X18Y28.B6      net (fanout=8)        0.350   rc_ac<0>
    SLICE_X18Y28.B       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot_SW0
    SLICE_X18Y28.A5      net (fanout=1)        0.196   N172
    SLICE_X18Y28.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (3.202ns logic, 2.073ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO0   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.B1      net (fanout=10)       0.944   rc/fifo_rc_data<0>
    SLICE_X18Y26.B       Tilo                  0.235   rc_Mram_ACOUT8111
                                                       rc_Mram_ACOUT5112
    SLICE_X18Y27.D6      net (fanout=1)        0.445   rc_Mram_ACOUT5111
    SLICE_X18Y27.D       Tilo                  0.235   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       rc_Mram_ACOUT5113
    SLICE_X18Y28.B4      net (fanout=8)        0.501   rc_ac<1>
    SLICE_X18Y28.B       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot_SW0
    SLICE_X18Y28.A5      net (fanout=1)        0.196   N172
    SLICE_X18Y28.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.240ns (3.154ns logic, 2.086ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point str_send/index_8 (SLICE_X19Y46.D6), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               st_machine/STR_LEN_4 (FF)
  Destination:          str_send/index_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.046ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.299 - 0.314)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: st_machine/STR_LEN_4 to str_send/index_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.AQ      Tcko                  0.525   st_machine/STR_LEN<4>
                                                       st_machine/STR_LEN_4
    SLICE_X20Y45.A5      net (fanout=3)        0.631   st_machine/STR_LEN<4>
    SLICE_X20Y45.COUT    Topcya                0.474   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_lut<4>_INV_0
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.BMUX    Tcinb                 0.310   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X18Y48.A3      net (fanout=1)        1.004   str_send/LEN[31]_GND_205_o_sub_3_OUT<25>
    SLICE_X18Y48.CMUX    Topac                 0.626   str_send/LEN[31]_index[31]_equal_4_o_l1
                                                       str_send/Mcompar_LEN[31]_index[31]_equal_4_o_lut<8>
                                                       str_send/Mmux_finish_inner_LEN[31]_MUX_2233_o11_cy
    SLICE_X19Y46.D6      net (fanout=32)       0.716   str_send/LEN[31]_index[31]_equal_4_o
    SLICE_X19Y46.CLK     Tas                   0.373   str_send/index<8>
                                                       str_send/index_8_rstpot
                                                       str_send/index_8
    -------------------------------------------------  ---------------------------
    Total                                      5.046ns (2.680ns logic, 2.366ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               st_machine/STR_LEN_0 (FF)
  Destination:          str_send/index_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.299 - 0.314)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: st_machine/STR_LEN_0 to str_send/index_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y43.CQ      Tcko                  0.476   st_machine/STR_LEN<0>
                                                       st_machine/STR_LEN_0
    SLICE_X20Y44.A5      net (fanout=3)        0.500   st_machine/STR_LEN<0>
    SLICE_X20Y44.COUT    Topcya                0.474   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
                                                       st_machine/STR_LEN<0>_rt
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y45.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.BMUX    Tcinb                 0.310   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X18Y48.A3      net (fanout=1)        1.004   str_send/LEN[31]_GND_205_o_sub_3_OUT<25>
    SLICE_X18Y48.CMUX    Topac                 0.626   str_send/LEN[31]_index[31]_equal_4_o_l1
                                                       str_send/Mcompar_LEN[31]_index[31]_equal_4_o_lut<8>
                                                       str_send/Mmux_finish_inner_LEN[31]_MUX_2233_o11_cy
    SLICE_X19Y46.D6      net (fanout=32)       0.716   str_send/LEN[31]_index[31]_equal_4_o
    SLICE_X19Y46.CLK     Tas                   0.373   str_send/index<8>
                                                       str_send/index_8_rstpot
                                                       str_send/index_8
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (2.724ns logic, 2.238ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               st_machine/STR_LEN_4 (FF)
  Destination:          str_send/index_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.299 - 0.314)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: st_machine/STR_LEN_4 to str_send/index_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.AQ      Tcko                  0.525   st_machine/STR_LEN<4>
                                                       st_machine/STR_LEN_4
    SLICE_X20Y45.A5      net (fanout=3)        0.631   st_machine/STR_LEN<4>
    SLICE_X20Y45.COUT    Topcya                0.474   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_lut<4>_INV_0
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X20Y51.BMUX    Tcinb                 0.310   str_send/LEN[31]_GND_205_o_sub_3_OUT<31>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_xor<31>
    SLICE_X18Y48.B6      net (fanout=1)        0.827   str_send/LEN[31]_GND_205_o_sub_3_OUT<29>
    SLICE_X18Y48.CMUX    Topbc                 0.601   str_send/LEN[31]_index[31]_equal_4_o_l1
                                                       str_send/Mcompar_LEN[31]_index[31]_equal_4_o_lut<9>
                                                       str_send/Mmux_finish_inner_LEN[31]_MUX_2233_o11_cy
    SLICE_X19Y46.D6      net (fanout=32)       0.716   str_send/LEN[31]_index[31]_equal_4_o
    SLICE_X19Y46.CLK     Tas                   0.373   str_send/index<8>
                                                       str_send/index_8_rstpot
                                                       str_send/index_8
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (2.748ns logic, 2.192ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk_gen/clkfx" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point str_send/index_16 (SLICE_X19Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               str_send/finish_inner (FF)
  Destination:          str_send/index_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         clk100 falling at 15.000ns
  Destination Clock:    clk100 falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: str_send/finish_inner to str_send/index_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.200   str_send/finish_inner
                                                       str_send/finish_inner
    SLICE_X19Y49.SR      net (fanout=94)       0.292   str_send/finish_inner
    SLICE_X19Y49.CLK     Tcksr       (-Th)     0.131   str_send/index<19>
                                                       str_send/index_16
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.069ns logic, 0.292ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point str_send/index_19 (SLICE_X19Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               str_send/finish_inner (FF)
  Destination:          str_send/index_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         clk100 falling at 15.000ns
  Destination Clock:    clk100 falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: str_send/finish_inner to str_send/index_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.200   str_send/finish_inner
                                                       str_send/finish_inner
    SLICE_X19Y49.SR      net (fanout=94)       0.292   str_send/finish_inner
    SLICE_X19Y49.CLK     Tcksr       (-Th)     0.127   str_send/index<19>
                                                       str_send/index_19
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.073ns logic, 0.292ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point str_send/index_18 (SLICE_X19Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               str_send/finish_inner (FF)
  Destination:          str_send/index_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         clk100 falling at 15.000ns
  Destination Clock:    clk100 falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: str_send/finish_inner to str_send/index_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.200   str_send/finish_inner
                                                       str_send/finish_inner
    SLICE_X19Y49.SR      net (fanout=94)       0.292   str_send/finish_inner
    SLICE_X19Y49.CLK     Tcksr       (-Th)     0.121   str_send/index<19>
                                                       str_send/index_18
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.079ns logic, 0.292ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk_gen/clkfx" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y30.CLKAWRCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y13.CLKBRDCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_sp_inst/CLKFX
  Logical resource: clk_gen/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: clk_gen/clkfx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_gen/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_gen/clkin1                 |     31.250ns|     16.000ns|     36.913ns|            0|           27|            0|       162062|
| clk_gen/clkfx                 |     10.000ns|     11.812ns|          N/A|           27|            0|       162062|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.334|    4.904|    5.906|    6.165|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 27  Score: 5047  (Setup/Max: 5047, Hold: 0)

Constraints cover 162062 paths, 0 nets, and 12657 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed MON 26 OCT 15:59:37 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4630 MB



