// Seed: 740979962
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3,
    output logic id_4,
    input tri0 id_5,
    input wand id_6,
    input wand id_7,
    input wire id_8,
    input wand id_9
);
  always id_4 = @(id_7) id_6;
  assign module_1.id_9 = 0;
endmodule
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input wor id_2,
    output tri id_3,
    output tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wand id_8,
    input tri1 id_9,
    output logic id_10,
    input tri0 id_11,
    output wor id_12
    , id_19,
    input uwire id_13,
    input wand id_14,
    input tri1 id_15,
    input uwire id_16,
    input tri0 id_17
);
  wire [module_1 : 1] id_20;
  always @(id_17 or posedge 1) begin : LABEL_0
    id_10 <= id_6;
  end
  module_0 modCall_1 (
      id_0,
      id_11,
      id_6,
      id_13,
      id_10,
      id_6,
      id_6,
      id_9,
      id_15,
      id_9
  );
endmodule
