****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Sun Feb 23 21:09:08 2025
****************************************


  Startpoint: B[5] (input port clocked by clk)
  Endpoint: O[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  B[5] (in)                               0.000      0.000 f
  U59/Y (NAND2x2_ASAP7_6t_R)              8.709      8.709 r
  U75/Y (AND2x4_ASAP7_6t_R)              21.758     30.467 r
  U73/Y (NAND3x1_ASAP7_6t_R)             10.867     41.334 f
  U68/Y (NAND2xp5R_ASAP7_6t_R)           12.387     53.722 r
  U67/Y (XNOR2xp5f_ASAP7_6t_R)           18.538     72.259 r
  O[7] (out)                              0.000     72.259 r
  data arrival time                                 72.259

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock reconvergence pessimism           0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  ---------------------------------------------------------------
  data required time                                 0.000
  data arrival time                                -72.259
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -72.259


1
