/* 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
*/
#ifdef _ERR_MSG_MODULE_NAME
#error "_ERR_MSG_MODULE_NAME redefined"
#endif

#define _ERR_MSG_MODULE_NAME BSL_SOC_OAM

#include <shared/bsl.h>





#include <soc/mem.h>
#include <soc/dcmn/error.h>
#include <soc/dpp/SAND/Utils/sand_header.h>

#include <soc/dpp/ARAD/ARAD_PP/arad_pp_oamp_pe.h>

#include <soc/dpp/ARAD/ARAD_PP/arad_pp_general.h>
#include <soc/dpp/ARAD/arad_api_framework.h>
#include <soc/dpp/ARAD/arad_framework.h>
#include <soc/dpp/ARAD/arad_pmf_low_level_fem_tag.h>

#include <soc/dpp/PPD/ppd_api_oam.h>
#include <soc/dpp/PPC/ppc_api_oam.h>

#include <shared/swstate/access/sw_state_access.h>




#define OAM_ACCESS  sw_state_access[unit].dpp.bcm.oam






#define ARAD_PP_OAMP_PE_MAX_PROGRAM(unit)  ( SOC_IS_JERICHO(unit)?  32 : 8 )


#define ARAD_PP_OAMP_PE_MAX_LFEM  (SOC_DPP_DEFS_MAX(OAMP_PE_LFEM_NOF))


#define ARAD_PP_OAMP_PE_NUM_LFEM(unit) (SOC_DPP_DEFS_GET(unit,oamp_pe_lfem_nof))


#define _ARAD_PP_OAMP_PE_NUM_DEFINED_LFEMS 17


#define ARAD_PP_OAMP_PE_NOF_PROG_SEL_PROFILES(_unit)     (SOC_DPP_DEFS_GET(_unit,oamp_pe_prog_sel_profile_nof))





#define ARAD_PP_OAMP_PE_MAX_INSTR_COUNT 0x1000



#define ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO		0x1
#define ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG0	0x2
#define ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG1	0x3
#define ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG2	0x4
#define ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR	0x7
#define ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1	0x8
#define ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2	0x9
#define ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3	0xa
#define ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4	0xb
#define ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO	0xc

#define ARAD_PP_OAMP_PE_OP_SEL_REG0			0x2
#define ARAD_PP_OAMP_PE_OP_SEL_REG2			0x4
#define ARAD_PP_OAMP_PE_OP_SEL_REG4			0x6
#define ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1		((SOC_IS_JERICHO(unit))? 0x6: 0x7)
#define ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2		((SOC_IS_JERICHO(unit))? 0x7: 0x8)
#define ARAD_PP_OAMP_PE_OP_SEL_INST_VAR		((SOC_IS_JERICHO(unit))? 0Xb: 0xc) 
#define ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD		((SOC_IS_JERICHO(unit))? 0xc: 0xd)  

#define ARAD_PP_OAMP_PE_OP3_SEL_FEM			0x1
#define ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1	0x2
#define ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2	0x3
#define ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3	0x4
#define ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4	0x5
#define ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT		0x6
#define ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT		0x7

#define ARAD_PP_OAMP_PE_CMP_ACT_NEVER		0x0
#define ARAD_PP_OAMP_PE_CMP_ACT_ZERO		0x2
#define ARAD_PP_OAMP_PE_CMP_ACT_POS			0x3
#define ARAD_PP_OAMP_PE_CMP_ACT_NNEG		0x4
#define ARAD_PP_OAMP_PE_CMP_ACT_NPOS		0x5
#define ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS		0x6

#define ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_REG2	0x2
#define ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_REG3	0x3
#define ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST	0x5
#define ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B	0x6

#define ARAD_PP_OAMP_PE_SHIFT_SRC_REG3		0x3
#define ARAD_PP_OAMP_PE_SHIFT_SRC_REG4		0x4
#define ARAD_PP_OAMP_PE_SHIFT_SRC_CONST		0x5

#define ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT	0x0
#define ARAD_PP_OAMP_PE_INST_SRC_LOP_JMP	0x1
#define ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP	0x2

#define ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1	0x0
#define ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2	0x1
#define ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3	0x2
#define ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4	0x3

#define ARAD_PP_OAMP_PE_ALU_ACT_ADD			0x0
#define ARAD_PP_OAMP_PE_ALU_ACT_SUB			0x1
#define ARAD_PP_OAMP_PE_ALU_ACT_AND			0x2
#define ARAD_PP_OAMP_PE_ALU_ACT_OR          0x3

#define ARAD_PP_OAMP_PE_MERGE_INST_FEM		0x1
#define ARAD_PP_OAMP_PE_MERGE_INST_AND		0x2
#define ARAD_PP_OAMP_PE_MERGE_INST_OR		0x3


#define ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR0	0X2
#define ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR1	0X3
#define ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR2	0X4
#define ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3	0X5
#define ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR4	0X6
#define ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR	0Xd
 
#define ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR0		0X1
#define ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR1		0X2
#define ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR2		0X3
#define ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR3		0X4
#define ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR4		0X5

#define ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3		((SOC_IS_JERICHO(unit))? 0x8: 0x9)
#define ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4		((SOC_IS_JERICHO(unit))? 0x9: 0xa)



#define ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR		0Xa
#define ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS		0Xd
#define ARAD_PP_OAMP_PE_OP_SEL_ENC_OFFS		0Xe
#define ARAD_PP_OAMP_PE_OP_SEL_PKT_LNTH		0Xf

                         
#define ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR	0X8
#define ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB	0X9

#define ARAD_PP_OAMP_PE_CMP_ACT_NEG			0X1

#define ARAD_PP_OAMP_PE_BUFF_WR_NEVER		0X0
#define ARAD_PP_OAMP_PE_BUFF_WR_ALWAYS		0X1
#define ARAD_PP_OAMP_PE_BUFF_WR_ON_N_CMP1	0X2
#define ARAD_PP_OAMP_PE_BUFF_WR_ON_N_CMP2	0X3

#define ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_REG1	0X1
#define ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_REG2	0X2
#define ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_REG4 0x4
#define ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST	0X5
#define ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B	0X6

#define ARAD_PP_OAMP_PE_MERGE_INST_CON		0X2

#define ARAD_PP_OAMP_PE_BUFF2_SIZE_1B		0X0
#define ARAD_PP_OAMP_PE_BUFF2_SIZE_2B		0X1
#define ARAD_PP_OAMP_PE_BUFF2_SIZE_3B		0X2
#define ARAD_PP_OAMP_PE_BUFF2_SIZE_4B		0X3

#define ARAD_PP_OAMP_PE_SHIFT_SRC_REG1		0X1
#define ARAD_PP_OAMP_PE_SHIFT_SRC_REG2		0X2

#define ARAD_PP_OAMP_PE_INST_SRC_LOP_CST	0X3


#define ARAD_PP_OAMP_PE_EOP_WR_NEVER		0X0
#define ARAD_PP_OAMP_PE_EOP_WR_ON_CMP1		0X1
#define ARAD_PP_OAMP_PE_EOP_WR_ON_CMP2		0X2
#define ARAD_PP_OAMP_PE_EOP_ALWAYS			0X3


#define ARAD_PP_OAMP_PE_FEM_DEF_PR(_unit) (SOC_IS_QAX(_unit)?0x1f:0xb)



#define ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R 0
#define ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_DMM_R 1
#define ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM 2
#define ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_OPCODE_N  4

#define ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED  0
#define ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_RESPONSE  1
#define ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_PUNT  2 
#define ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_EVENT  3
#define ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_SAT  4
#define ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_PACKET_DMA  5
#define ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_PROTECTION_PACKET  7 




#define SET_OAMP_PE_IN_FIFO_RD_BITS(reg,val)      SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_IN_FIFO_RD_BITS    )
#define SET_OAMP_PE_FEM1_SEL_BITS(reg,val)        SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_FEM1_SEL_BITS      )
#define SET_OAMP_PE_FEM2_SEL_BITS(reg,val)        SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_FEM2_SEL_BITS      )
#define SET_OAMP_PE_MUX1_SRC_BITS(reg,val)        SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_MUX1_SRC_BITS      )
#define SET_OAMP_PE_MERGE1_INST_BITS(reg,val)     SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_MERGE1_INST_BITS   )
#define SET_OAMP_PE_SHIFT1_SRC_BITS(reg,val)      SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_SHIFT1_SRC_BITS    )
#define SET_OAMP_PE_SHIFT2_SRC_BITS(reg,val)      SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_SHIFT2_SRC_BITS    )
#define SET_OAMP_PE_FDBK_FF_WR_BIT(reg,val)       SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_FDBK_FF_WR_BIT     )
#define SET_OAMP_PE_OP1_SEL_BITS(reg,val)         SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_OP1_SEL_BITS       )
#define SET_OAMP_PE_OP2_SEL_BITS(reg,val)         SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_OP2_SEL_BITS       )
#define SET_OAMP_PE_ALU_ACT_BITS(reg,val)         SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_ALU_ACT_BITS       )
#define SET_OAMP_PE_CMP1_ACT_BITS(reg,val)        SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_CMP1_ACT_BITS      )
#define SET_OAMP_PE_ALU_DST_BITS(reg,val)         SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_ALU_DST_BITS       )
#define SET_OAMP_PE_BUF_EOP_FRC_BIT(reg,val)      SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_BUF_EOP_FRC_BIT    )
#define SET_OAMP_PE_INST_CONST_BITS(reg,val)      SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_INST_CONST_BITS    )
#define SET_OAMP_PE_FDBK_FF_RD_BIT(reg,val)       SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_FDBK_FF_RD_BIT     )
#define SET_OAMP_PE_OP3_SEL_BITS(reg,val)         SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_OP3_SEL_BITS       )
#define SET_OAMP_PE_CMP2_ACT_BITS(reg,val)        SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_CMP2_ACT_BITS      )
#define SET_OAMP_PE_INST_SRC_BITS(reg,val)        SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_INST_SRC_BITS      )
#define SET_OAMP_PE_MUX2_SRC_BITS(reg,val)        SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_MUX2_SRC_BITS      )


#define SET_OAMP_PE_BUFF_WR_BIT(reg,val)          SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_BUFF_WR_BIT        )
#define SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg,val)   SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_BITS )
#define SET_OAMP_PE_BUF_EOP_BIT(reg,val)          SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_BUF_EOP_BIT        )
#define SET_OAMP_PE_MERGE2_INST_BITS(reg,val)     SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_MERGE2_INST_BITS   )


#define SET_OAMP_PE_BUFF_WR_BITS(reg,val)         SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_BUFF_WR_BITS       )
#define SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg,val)  SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_BITS)
#define SET_OAMP_PE_BUFF2_SIZE_BITS(reg,val)      SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_BUFF2_SIZE_BITS    )
#define SET_OAMP_PE_BUF_EOP_BITS(reg,val)         SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit,reg,val,ARAD_PP_OAMP_PE_BUF_EOP_BITS       )



#define SET_OAMP_PE_PROGRAM_BY_FIELD_ENUM(unit, reg, val, inst_field) \
   do {\
       uint32 __val = val; \
       if (instruction_field_size[unit][inst_field]) {\
            SHR_BITCOPY_RANGE(reg,instruction_field_start[unit][inst_field],&__val,0,instruction_field_size[unit][inst_field]);\
       }\
   } while (0);


#define WRITE_TO_TCAM_TABLE(tcam_info, table_num) \
    do { \
    uint32 tcam_reg[2]={0};\
    soc_OAMP_PE_0_PROG_TCAMm_field_set(unit, tcam_reg, KEYf, &(tcam_info.key));\
    soc_OAMP_PE_0_PROG_TCAMm_field_set(unit, tcam_reg, MASKf, &(tcam_info.mask));\
    soc_OAMP_PE_0_PROG_TCAMm_field_set(unit, tcam_reg, DATf, &(tcam_info.dat));\
    soc_OAMP_PE_0_PROG_TCAMm_field_set(unit, tcam_reg, VALIDf, &(tcam_info.valid));\
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_0_PROG_TCAMm(unit, MEM_BLOCK_ALL, table_num, tcam_reg));\
    if (SOC_IS_JERICHO(unit)) {SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_1_PROG_TCAMm(unit, MEM_BLOCK_ALL, table_num, tcam_reg));}\
} while (0)

#define SET_FIRST_INSTR(first_instruc, prog) \
    first_instruc = programs[unit][prog].first_instr =  last_program_pointer[unit];\
    (void)first_instruc;


#define SET_OMAP_TCAM_BY_BITS(dst,src,start_bits,nof_bits ) \
    do{ \
    uint32 __src = src; \
    SHR_BITCOPY_RANGE(&(dst),start_bits, &__src, 0, nof_bits);\
    }while (0); 

#define SET_OAMP_PE_TCAM_RAW_KEY(key_or_mask, val) SET_OMAP_TCAM_BY_BITS(key_or_mask, val, 0, SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_nof_bits))
 
#define SET_OAMP_PE_TCAM_PACKET_TYPE(key_or_mask, val) SET_OMAP_TCAM_BY_BITS(key_or_mask, val, \
                                                                             SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_packet_type_offset),\
                                                                             SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_packet_type_nof_bits))



#define SET_OAMP_PE_TCAM_MEP_TYPE(key_or_mask, val) SET_OMAP_TCAM_BY_BITS(key_or_mask, val,  \
                                                                             SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_mep_type_offset),\
                                                                             SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_mep_type_nof_bits))


#define SET_OAMP_PE_TCAM_MEP_PROFILE(key_or_mask, val)  SET_OMAP_TCAM_BY_BITS(key_or_mask, val, \
                                                                             SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_mep_profile_offset),\
                                                                             SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_mep_profile_nof_bits))


#define SET_OAMP_PE_TCAM_MEP_PE_PROFILE(key_or_mask, val) SET_OMAP_TCAM_BY_BITS(key_or_mask, val, \
                                                                                SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_mep_pe_profile_offset),\
                                                                                SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_mep_pe_profile_nof_bits))


#define SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(tcam_struct,tcam_index,program_index)   do { \
    OAM_ACCESS.mep_pe_profile.get(unit, program_index, &sw_state_mep_pe_profile);\
    if (sw_state_mep_pe_profile==-1) {\
        SOC_SAND_SET_ERROR_MSG((_BSL_SOCDNX_SAND_MSG("MEP PE profile uninitialized")));\
        }\
        OAM_ACCESS.mep_pe_profile.get(unit, program_index, &sw_state_mep_pe_profile);\
        SET_OAMP_PE_TCAM_MEP_PE_PROFILE(tcam_struct[tcam_index].key, sw_state_mep_pe_profile) ; }while (0)



#define SET_OAMP_PE_TCAM_MSG_TYPE(key_or_mask, val) SET_OMAP_TCAM_BY_BITS(key_or_mask, val, \
                                                                          SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_msg_type_offset),\
                                                                          SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_msg_type_nof_bits))




#define SET_OAMP_PE_TCAM_PACKET_SOURCE_PUNT(key_or_mask, val )  \
            do {SET_OMAP_TCAM_BY_BITS(key_or_mask, val, 3,4); SET_OMAP_TCAM_BY_BITS(key_or_mask, val, 9,5); SET_OMAP_TCAM_BY_BITS(key_or_mask, val, 22,2);}while(0)

#define SET_OAMP_PE_TCAM_PACKET_SOURCE_PUNT_PUNT_PROFILE(key_or_mask, val ) SET_OMAP_TCAM_BY_BITS(key_or_mask, val, 7,2)
 
#define SET_OAMP_PE_TCAM_PACKET_SOURCE_PUNT_TRAP_CODE(key_or_mask, val ) SET_OMAP_TCAM_BY_BITS(key_or_mask, val, 14,8)



#define SET_OAMP_PE_TCAM_PACKET_SOURCE_EVENT_CFG_EVENT(key_or_mask, val ) SET_OMAP_TCAM_BY_BITS(key_or_mask, val, 3,21)



#define SET_OAMP_PE_TCAM_PACKET_SOURCE_SAT_CFG1_MEP_PACKET_PE_SEL(key_or_mask, val ) SET_OMAP_TCAM_BY_BITS(key_or_mask, val, 3,17)

#define SET_OAMP_PE_TCAM_PACKET_SOURCE_SAT_GENERATOR_ID(key_or_mask, val ) SET_OMAP_TCAM_BY_BITS(key_or_mask, val, 20,4)



#define SET_OAMP_PE_TCAM_PACKET_SOURCE_DMA_PACKET_DATA(key_or_mask, val ) SET_OMAP_TCAM_BY_BITS(key_or_mask, val, 3,21)










typedef struct {
   uint8 pe_var_8_nibble_select_0;          
   uint8 pe_var_8_nibble_select_1;          
   uint8 pe_var_16_nibble_select_0;         
   uint8 pe_var_16_nibble_select_1;         

   uint8 pe_mep_insert;                     

} JER_PP_OAMP_PE_PROF_INFO;

typedef struct
{
    int first_instr; 
    uint32 pe_const;

    
    uint32 ls_nibble_select; 
    uint32 ms_nibble_select; 

    
    JER_PP_OAMP_PE_PROF_INFO    mep_pe_prof_info;

    uint8 nof_mep_pe_profiles;

    uint32 (*instruction_func) (const int); 
} ARAD_PP_OAMP_PE_PROGRAM_INFO;



typedef enum
{
    ARAD_PP_PP_OAMP_EP_LFEM0,
    ARAD_PP_PP_OAMP_EP_LFEM1,
    ARAD_PP_PP_OAMP_EP_LFEM2,
    ARAD_PP_PP_OAMP_EP_LFEM3,
    ARAD_PP_PP_OAMP_EP_LFEM4,
    ARAD_PP_PP_OAMP_EP_LFEM5,
    ARAD_PP_PP_OAMP_EP_LFEM6,
    ARAD_PP_PP_OAMP_EP_LFEM7,
    ARAD_PP_PP_OAMP_EP_LFEM8,
    ARAD_PP_PP_OAMP_EP_LFEM9,
    ARAD_PP_PP_OAMP_EP_LFEM10,
    ARAD_PP_PP_OAMP_EP_LFEM11,
    ARAD_PP_PP_OAMP_EP_LFEM12,
    
    ARAD_PP_OAMP_EP_LFEMS_NOF_LFEMS
} ARAD_PP_OAMP_EP_LFEMS;


typedef struct
{
    uint32 mask; 
    uint32 key;
    uint32 dat; 
    uint32 valid; 
} ARAD_PP_TCAM_ENTRY;






static ARAD_PP_OAMP_PE_PROGRAM_INFO programs[SOC_MAX_NUM_DEVICES][ARAD_PP_OAMP_PE_PROGS_NOF_PROGS];




static uint8 lfem_usage[SOC_MAX_NUM_DEVICES][ARAD_PP_OAMP_PE_MAX_LFEM];



static int last_program_id[SOC_MAX_NUM_DEVICES];




static int last_program_pointer[SOC_MAX_NUM_DEVICES];


static soc_reg_above_64_val_t reg_default_instr[SOC_MAX_NUM_DEVICES];

static uint8 instruction_field_start[SOC_MAX_NUM_DEVICES][ARAD_PP_OAMP_PE_INSTRUCTION_FIELDS_NOF];
static uint8 instruction_field_size[SOC_MAX_NUM_DEVICES][ARAD_PP_OAMP_PE_INSTRUCTION_FIELDS_NOF];






uint32 _arad_pp_oamp_pe_write_inst_default(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_pph_add_udh(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_pph_add_udh_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_punt_udh_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_default_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_construct_1711_mpls_tp(SOC_SAND_IN int unit);
uint32 _arad_pp_oamp_pe_write_inst_construct_1711_pwe(SOC_SAND_IN int unit);
uint32 _arad_pp_oamp_pe_write_inst_construct_1711_mpls_tp_count(SOC_SAND_IN int unit);
uint32 _arad_pp_oamp_pe_write_inst_construct_1711_pwe_count(SOC_SAND_IN int unit);
uint32 _arad_pp_oamp_pe_write_inst_oamp_server(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_oamp_server_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_oamp_server_ccm_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_eth_tlv_on_server(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_one_dm(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_one_dm_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_one_dm_udh_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_jumbo_dm_tlv(SOC_SAND_IN int unit);
uint32 _arad_pp_oamp_pe_write_inst_bfd_mplstp_vccv(SOC_SAND_IN int unit);
uint32 _arad_pp_oamp_pe_bfd_echo(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_bfd_echo_add_udh(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_bfd_udp_checksum(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_up_mep_mac(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_11b_maid_end_tlv(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_bfd_ipv4_single_hop(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_bfd_ipv4_single_hop_add_udh(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_oamts_down_mep(SOC_SAND_IN int unit);
uint32 _arad_pp_oamp_pe_write_inst_mhop_shop_bfd_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_dport_and_mydiscr_update_bfd_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_chg_dport_to_shop_bfd_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_micro_bfd_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_seamless_bfd(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_bfd_pwe_bos_fix_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_maid_48(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_maid_48_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_maid_48_udh_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_maid_48_qax(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_maid_48_down_qax(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_up_mep_mac_mc(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_11b_maid_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_11b_maid_udh_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_default_ccm_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_bfd_echo_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_11b_maid_end_tlv_on_server(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_server_11b_maid_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_pph_add_udh_ccm_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_slm(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_ccm_count_qax(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_ccm_count_48_maid_qax(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_egress_injected_qax(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_egress_injected_48_maid_qax(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_egress_injected_slm(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_egress_injected_lm_dm(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_lmm_dmm_flexible_da_qax(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_rfc6374_o_pwe_bos_fix_jer(SOC_SAND_IN int);
uint32 _arad_pp_oamp_pe_write_inst_dummy(SOC_SAND_IN int);


void _arad_pp_oamp_pe_instruction_field_details_init(int);








STATIC void _arad_pp_oamp_pe_programs_init(SOC_SAND_IN  int unit) {
    int i;

    last_program_id[unit] = -1; 
    last_program_pointer[unit] = 0; 

    for (i = 0; i < ARAD_PP_OAMP_PE_PROGS_NOF_PROGS; ++i) {
        OAM_ACCESS.prog_used.set(unit, i, -1);
        OAM_ACCESS.mep_pe_profile.set(unit, i, -1);
        programs[unit][i].ls_nibble_select =
        programs[unit][i].ms_nibble_select =
        -1;
        programs[unit][i].instruction_func = NULL;
        programs[unit][i].nof_mep_pe_profiles = 1;
        programs[unit][i].pe_const = 0;
        OAM_ACCESS.instruction_func_is_valid.set(unit, i, (programs[unit][i].instruction_func != NULL));
    }

    for (i = 0; i < ARAD_PP_OAMP_PE_NUM_LFEM(unit); ++i) {
        lfem_usage[unit][i] = 0;
    }

    _arad_pp_oamp_pe_instruction_field_details_init(unit);
}



STATIC uint32 _arad_pp_oamp_pe_programs_usage_init(SOC_SAND_IN  int  unit) {

    soc_reg_above_64_val_t reg_field;

    uint32  user_header_size, user_header_0_size, user_header_1_size;
    uint32  user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    int     prog = 0;
    uint32  res;
    int     i;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);
    
    if (SOC_IS_ARADPLUS_AND_BELOW(unit)) {
        
        res = arad_pmf_db_fes_user_header_sizes_get( unit,
                                                     &user_header_0_size,
                                                     &user_header_1_size,
                                                     &user_header_egress_pmf_offset_0_dummy,
                                                     &user_header_egress_pmf_offset_1_dummy);
        SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
        user_header_size = (user_header_0_size + user_header_1_size) / 8;

        programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].instruction_func = _arad_pp_oamp_pe_write_inst_default;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].pe_const = 0;

        if (user_header_size) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH].instruction_func = _arad_pp_oamp_pe_write_inst_pph_add_udh;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH].pe_const = 0;
        }

        if (soc_property_get(unit, spn_OAM_ONE_DM_ENABLE, 1)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM].instruction_func = _arad_pp_oamp_pe_write_inst_one_dm;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM].pe_const = 0;
        }

        if (soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "oam_server_enable", 1)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER].instruction_func = _arad_pp_oamp_pe_write_inst_oamp_server;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER].pe_const = 0x000c0ccc; 
        }

        programs[unit][ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER].instruction_func = _arad_pp_oamp_pe_write_inst_eth_tlv_on_server;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER].pe_const = 0x000c0ccc;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER].ls_nibble_select = 23;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER].ms_nibble_select = 27; 

        if (soc_property_get(unit, spn_BFD_ECHO_ENABLED, 0)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_ECHO].instruction_func = (user_header_size != 0) ? _arad_pp_oamp_pe_bfd_echo_add_udh : _arad_pp_oamp_pe_bfd_echo;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_ECHO].pe_const = 0x0ec90000; 
        }

        if (SOC_DPP_CONFIG(unit)->pp.bfd_ipv4_single_hop  && SOC_IS_ARADPLUS_A0(unit)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_IPV4_SINGLE_HOP].instruction_func = (user_header_size != 0) ? _arad_pp_oamp_pe_bfd_ipv4_single_hop_add_udh : _arad_pp_oamp_pe_bfd_ipv4_single_hop;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_IPV4_SINGLE_HOP].pe_const = 0x0ec80000; 
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_IPV4_SINGLE_HOP].ls_nibble_select = 22;
        }
        else {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_UDP_CHECKSUM].instruction_func = _arad_pp_oamp_pe_bfd_udp_checksum;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_UDP_CHECKSUM].pe_const = 3785; 
        }

        if(user_header_size != 0) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMTS_DOWN_MEP].instruction_func = _arad_pp_oamp_pe_write_inst_oamts_down_mep;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMTS_DOWN_MEP].pe_const = 0;
        }

        programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC].instruction_func = _arad_pp_oamp_pe_write_inst_up_mep_mac;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC].pe_const = 0;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC].ls_nibble_select = 23;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC].ms_nibble_select = 27; 

        
        if (soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "oam_itmh_mc", 0)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC].instruction_func = _arad_pp_oamp_pe_write_inst_up_mep_mac_mc;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC].pe_const = 0;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC].ls_nibble_select = 23;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC].ms_nibble_select = 27; 
        }

        programs[unit][ARAD_PP_OAMP_PE_PROGS_DOWN_MEP_TLV_FIX].instruction_func = NULL;  
        programs[unit][ARAD_PP_OAMP_PE_PROGS_DOWN_MEP_TLV_FIX].pe_const = programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC].pe_const;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_DOWN_MEP_TLV_FIX].ls_nibble_select = programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC].ls_nibble_select;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_DOWN_MEP_TLV_FIX].ms_nibble_select = programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC].ms_nibble_select;

        if (soc_property_get(unit, spn_OAM_MAID_11_BYTES_ENABLE, 0)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].instruction_func = _arad_pp_oamp_pe_write_inst_11b_maid_end_tlv;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].pe_const = 0;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].ls_nibble_select = 23;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].ms_nibble_select = 27; 

            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER].instruction_func = _arad_pp_oamp_pe_write_inst_11b_maid_end_tlv_on_server;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER].pe_const = 0x000c0ccc;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER].ls_nibble_select = 23;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER].ms_nibble_select = 27;
        }

        if (soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "maid48_enabled", 0)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].instruction_func = _arad_pp_oamp_pe_write_inst_maid_48;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].ls_nibble_select = 23;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].ms_nibble_select = 27;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].pe_const = 0;
        }

        
        SOC_REG_ABOVE_64_CLEAR(reg_default_instr[unit]);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0);
        SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
        SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
        SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, 0);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, 0);
        SET_OAMP_PE_BUF_EOP_BIT(reg_field, 1);
        SET_OAMP_PE_BUF_EOP_FRC_BIT(reg_field, 0);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_default_instr[unit], PROG_DATAf, reg_field);
    } else {
        
        res = arad_pmf_db_fes_user_header_sizes_get(unit,
                                                   &user_header_0_size,
                                                   &user_header_1_size,
                                                   &user_header_egress_pmf_offset_0_dummy,
                                                   &user_header_egress_pmf_offset_1_dummy);
        user_header_size = (user_header_0_size + user_header_1_size) / 8;

        if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT_CCM].instruction_func = _arad_pp_oamp_pe_write_inst_default_ccm_jer;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT_CCM].pe_const = 0;
            if(user_header_size) {
                programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_CCM_JER].instruction_func = _arad_pp_oamp_pe_write_inst_pph_add_udh_ccm_jer;
                
            }
        }

        programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].instruction_func = _arad_pp_oamp_pe_write_inst_default_jer;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].pe_const = 0;

        if (SOC_IS_QAX(unit) && (soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "oam_1711_enable",0) == 1)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP].instruction_func = _arad_pp_oamp_pe_write_inst_construct_1711_mpls_tp;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP].pe_const = 0;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE].instruction_func = _arad_pp_oamp_pe_write_inst_construct_1711_pwe;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE].pe_const = 0;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP_DIS_COUNT].instruction_func = _arad_pp_oamp_pe_write_inst_construct_1711_mpls_tp_count;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP_DIS_COUNT].pe_const = 0;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE_DIS_COUNT].instruction_func = _arad_pp_oamp_pe_write_inst_construct_1711_pwe_count;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE_DIS_COUNT].pe_const = 0;
        }

        
        
        
        if (soc_property_get(unit, spn_OAM_ONE_DM_ENABLE, 1)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM].instruction_func = _arad_pp_oamp_pe_write_inst_one_dm_jer;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM].pe_const = 0;
            if(user_header_size) {
                programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM_DOWN].instruction_func = _arad_pp_oamp_pe_write_inst_one_dm_udh_jer;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM_DOWN].mep_pe_prof_info.pe_var_8_nibble_select_1 = 0; 
                
            }
        }

        if (soc_property_get(unit, spn_BFD_ECHO_ENABLED, 0)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_ECHO].instruction_func = _arad_pp_oamp_pe_bfd_echo_jer;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_ECHO].pe_const = 0x0ec90000; 
        }

        if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_CCM_JER].instruction_func = _arad_pp_oamp_pe_write_inst_oamp_server_ccm_jer;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_CCM_JER].pe_const = 0x00010ccc;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_CCM_JER].mep_pe_prof_info.pe_var_16_nibble_select_1= 27;
        }

        if (_BCM_OAM_IS_JUMBO_TLV_DM_ENABLE(unit)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV].instruction_func = _arad_pp_oamp_pe_write_inst_jumbo_dm_tlv;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV].pe_const = 0x3000; 
            programs[unit][ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV].mep_pe_prof_info.pe_var_16_nibble_select_0 = 38;
        }
        if (SOC_IS_QAX(unit)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MPLS_TP_VCCV].instruction_func = _arad_pp_oamp_pe_write_inst_bfd_mplstp_vccv;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MPLS_TP_VCCV].pe_const = 0x10000021;  
        }

        programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER].instruction_func = _arad_pp_oamp_pe_write_inst_oamp_server_jer;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER].pe_const = 0x00010ccc;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER].mep_pe_prof_info.pe_var_16_nibble_select_1= 27;

        
        if (user_header_size) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].instruction_func = _arad_pp_oamp_pe_write_inst_pph_add_udh_jer;
            
        }

        if (user_header_size) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_UDH_PUNT_JER].instruction_func = _arad_pp_oamp_pe_write_inst_punt_udh_jer;
            
            programs[unit][ARAD_PP_OAMP_PE_PROGS_UDH_PUNT_JER].pe_const = ((user_header_size) << 1) & 0x1E;

            programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_UDH_DEFAULT_JER].instruction_func = NULL; 
            programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_UDH_MAID_48].instruction_func = NULL;
        }

        if (soc_property_get(unit, spn_OAM_MAID_11_BYTES_ENABLE, 0)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_MAID_11B_JER].instruction_func = _arad_pp_oamp_pe_write_inst_server_11b_maid_jer;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_MAID_11B_JER].pe_const = 0x00010ccc;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_MAID_11B_JER].mep_pe_prof_info.pe_var_16_nibble_select_1= 27;
          }

        if (SOC_IS_QAX(unit)){
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].instruction_func = _arad_pp_oamp_pe_write_inst_maid_48_qax;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].pe_const = 0;
            if (user_header_size) {
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH].instruction_func = _arad_pp_oamp_pe_write_inst_maid_48_down_qax;
                
            }
        }else if  (soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "maid48_enabled", 0)) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].instruction_func = _arad_pp_oamp_pe_write_inst_maid_48_jer;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].pe_const = 0;
            if (user_header_size) {
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH].instruction_func = _arad_pp_oamp_pe_write_inst_maid_48_udh_jer;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH].pe_const = 0;
            }
        }
        if  (soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "bfd_discriminator_type_update", 0)) {
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MHOP_SHOP_BFD].instruction_func = _arad_pp_oamp_pe_write_inst_mhop_shop_bfd_jer;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MHOP_SHOP_BFD].pe_const = 0x7fff;
        }
        if (soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "bfd_discriminator_type_update", 0) &&
            soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "bfd_ipv4_flex_iptos", 0)) {
                
                programs[unit][ARAD_PP_OAMP_PE_PROGS_DPORT_AND_MYDISCR_UPDATE_BFD].instruction_func = _arad_pp_oamp_pe_write_inst_dport_and_mydiscr_update_bfd_jer;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_DPORT_AND_MYDISCR_UPDATE_BFD].pe_const = 0x0ec87fff;
        }
        if (soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "bfd_ipv4_flex_iptos", 0)) {
            if (SOC_DPP_CONFIG(unit)->pp.micro_bfd_support==SOC_DPP_ARAD_MICRO_BFD_SUPPORT_IPv4 ||
             SOC_DPP_CONFIG(unit)->pp.micro_bfd_support==SOC_DPP_ARAD_MICRO_BFD_SUPPORT_IPv4_6 ) {
                programs[unit][ARAD_PP_OAMP_PE_PROGS_CHANGE_DPORT_TO_SHOP_BFD].instruction_func = _arad_pp_oamp_pe_write_inst_dummy;
            } else {
                programs[unit][ ARAD_PP_OAMP_PE_PROGS_CHANGE_DPORT_TO_SHOP_BFD].instruction_func = _arad_pp_oamp_pe_write_inst_micro_bfd_jer;
            }
            programs[unit][ARAD_PP_OAMP_PE_PROGS_CHANGE_DPORT_TO_SHOP_BFD].pe_const = 3784<<16;  
        }

        programs[unit][ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD].instruction_func = _arad_pp_oamp_pe_write_inst_seamless_bfd;
        
        programs[unit][ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD].pe_const = 7784<<16;
        programs[unit][ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD].mep_pe_prof_info.pe_var_16_nibble_select_1=0;

        if (SOC_DPP_CONFIG(unit)->pp.micro_bfd_support==SOC_DPP_ARAD_MICRO_BFD_SUPPORT_IPv4 ||
            SOC_DPP_CONFIG(unit)->pp.micro_bfd_support==SOC_DPP_ARAD_MICRO_BFD_SUPPORT_IPv4_6 ) {
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MICRO_BFD].instruction_func = _arad_pp_oamp_pe_write_inst_micro_bfd_jer;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_MICRO_BFD].pe_const = 6784<<16;  
        }
        if (soc_property_get(unit, spn_OAM_MAID_11_BYTES_ENABLE, 0)) {
            if  (user_header_size) {
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_UDH].instruction_func = _arad_pp_oamp_pe_write_inst_11b_maid_udh_jer;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_UDH].pe_const = 0;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].instruction_func = _arad_pp_oamp_pe_write_inst_11b_maid_jer;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].pe_const = 0;
            } else {
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].instruction_func = _arad_pp_oamp_pe_write_inst_11b_maid_jer;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].pe_const = 0;
            }
        }

        if (!SOC_IS_QAX(unit)) {
            
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_PWE_BOS_FIX].instruction_func = _arad_pp_oamp_pe_write_inst_bfd_pwe_bos_fix_jer;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_PWE_BOS_FIX].pe_const = 0;

            programs[unit][ARAD_PP_OAMP_PE_PROGS_RFC_6374_PWE_BOS_FIX].instruction_func = _arad_pp_oamp_pe_write_inst_rfc6374_o_pwe_bos_fix_jer;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_RFC_6374_PWE_BOS_FIX].pe_const = 0;
        }

        if (SOC_IS_JERICHO_PLUS(unit)) {
            
            programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].instruction_func = _arad_pp_oamp_pe_write_inst_slm;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].pe_const = 0;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].mep_pe_prof_info.pe_var_16_nibble_select_1=0;
        }
        if  (SOC_IS_QAX(unit) && (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0)) {
            
            programs[unit][ARAD_PP_OAMP_PE_PROGS_LMM_DMM_FLEXIBLE_DA_QAX].instruction_func = _arad_pp_oamp_pe_write_inst_lmm_dmm_flexible_da_qax;
            
            programs[unit][ARAD_PP_OAMP_PE_PROGS_LMM_DMM_FLEXIBLE_DA_QAX].pe_const = 0;
        }
        if (SOC_IS_QAX(unit)) {
            
            
            programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].nof_mep_pe_profiles = 16; 
            programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].instruction_func =_arad_pp_oamp_pe_write_inst_egress_injected_qax;
            
            programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].mep_pe_prof_info.pe_var_8_nibble_select_1=33;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].mep_pe_prof_info.pe_var_8_nibble_select_0=27;
            

            programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ].nof_mep_pe_profiles = 0;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ].instruction_func =_arad_pp_oamp_pe_write_inst_egress_injected_slm;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ].pe_const = 0;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ].mep_pe_prof_info.pe_var_8_nibble_select_0=27;

            if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
                
                programs[unit][ARAD_PP_OAMP_PE_PROGS_LMR_DMR_EGR_INJ].nof_mep_pe_profiles = 0; 
                programs[unit][ARAD_PP_OAMP_PE_PROGS_LMR_DMR_EGR_INJ].instruction_func = NULL;
                
		programs[unit][ARAD_PP_OAMP_PE_PROGS_LMR_DMR_EGR_INJ].pe_const = 0x00001800;
            }
            
            programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].nof_mep_pe_profiles = 0; 
            programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].instruction_func =_arad_pp_oamp_pe_write_inst_egress_injected_lm_dm;
            
            programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].pe_const = 0x00011800;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].mep_pe_prof_info.pe_var_8_nibble_select_0=27;
            

            
            programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX].nof_mep_pe_profiles = 0;
            programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX].instruction_func =_arad_pp_oamp_pe_write_inst_egress_injected_48_maid_qax;
            
       }

        if (SOC_IS_QAX(unit)) {
            if(SOC_DPP_CONFIG(unit)->pp.oam_use_double_outlif_injection){

                if(soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "oam_injected_dm_cnt",0) == 1){
                    
                    programs[unit][ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX].nof_mep_pe_profiles = 16;
                    programs[unit][ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX].instruction_func =_arad_pp_oamp_pe_write_inst_ccm_count_qax;
                    
                    programs[unit][ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX].mep_pe_prof_info.pe_var_8_nibble_select_1=34;
                    programs[unit][ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX].mep_pe_prof_info.pe_var_16_nibble_select_1=0;
                }
                
                programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].nof_mep_pe_profiles = 16;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].instruction_func =_arad_pp_oamp_pe_write_inst_ccm_count_qax;
                
                programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].mep_pe_prof_info.pe_var_8_nibble_select_1=34;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].mep_pe_prof_info.pe_var_16_nibble_select_1=0;
                

                
                programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX].nof_mep_pe_profiles = 0;
                programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX].instruction_func =_arad_pp_oamp_pe_write_inst_ccm_count_48_maid_qax;
                
            }
        }

        
        for (prog=0 ;prog < ARAD_PP_OAMP_PE_PROGS_NOF_PROGS ; ++prog) {
            if(SOC_IS_QAX(unit))
                programs[unit][prog].mep_pe_prof_info.pe_var_16_nibble_select_0 = 45;
            else
                programs[unit][prog].mep_pe_prof_info.pe_var_16_nibble_select_0 = 38;
        }

        SOC_REG_ABOVE_64_CLEAR(reg_default_instr[unit]);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0);
        SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_WR_ALWAYS);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_LNTH);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, 0);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, 0);
        SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_WR_ON_CMP2);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_default_instr[unit], PROG_DATAf, reg_field);
    }

    
    for (i=0 ; i<ARAD_PP_OAMP_PE_PROGS_NOF_PROGS ; i++) {
        OAM_ACCESS.instruction_func_is_valid.set(unit, i, (programs[unit][i].instruction_func != NULL));
    }

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));

}


void _arad_pp_oamp_pe_init_lfems(SOC_SAND_IN int unit) {
    int i;
    
    for (i = 0; i < ARAD_PP_OAMP_PE_NUM_LFEM(unit); ++i) {
        lfem_usage[unit][i] = 1;
    }

}



uint32 _arad_pp_oamp_pe_mep_pe_init(SOC_SAND_IN uint32 unit) {

    uint32  user_header_size, user_header_0_size, user_header_1_size;
    uint32  user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    uint32  res = SOC_SAND_OK;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    res = arad_pmf_db_fes_user_header_sizes_get( unit,
                                                 &user_header_0_size,
                                                 &user_header_1_size,
                                                 &user_header_egress_pmf_offset_0_dummy,
                                                 &user_header_egress_pmf_offset_1_dummy);

    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_size = (user_header_0_size + user_header_1_size) / 8;


    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_DEFAULT,                      0x0); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_MAID_11B_JER,     0x2);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH,                  0x0); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER,              0x0); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_UDH_PUNT_JER,                 0x0); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_CCM_JER,          0x0); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_BFD_UDP_CHECKSUM,             0x0); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_BFD_IPV4_SINGLE_HOP,          0x0); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER,                  0x1);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER,              0x1);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_CCM_JER,          0x1); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER,            0x1); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER,   0x2);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_1DM,                          0xf); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_1DM_DOWN,                     0x11);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_MHOP_SHOP_BFD,                0x3);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_DPORT_AND_MYDISCR_UPDATE_BFD, 0x4);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_CHANGE_DPORT_TO_SHOP_BFD,     0x17);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD,                 0x18);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_MICRO_BFD,                    0x6);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_BFD_PWE_BOS_FIX,              0x5);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_RFC_6374_PWE_BOS_FIX,         0x5);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_DEFAULT_CCM,                  0x6); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC,                   0x6); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_UP_MEP_UDH_DEFAULT_JER,       0x6); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_UP_MEP_UDH_MAID_48,           0xd); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV,             0x7);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_DOWN_MEP_TLV_FIX,             0x8);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_OAMTS_DOWN_MEP,               0x9); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC,                0xb); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_UDH,         0xd);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_BFD_ECHO,                     0xe); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV,               0x10);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV_11B_MAID,      0x6);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV_48B_MAID,      0xb);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_MPLS_TP_VCCV,               0x10);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP,       0x12);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP_DIS_COUNT, 0x13);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE,           0x14);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE_DIS_COUNT,     0x15);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_LMR_DMR_EGR_INJ,                  0x0); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ,                0x0); 
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_LMM_DMM_FLEXIBLE_DA_QAX,      0x0); 

    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_SLM_POINTER,                  0x16);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_SLM_DOWN,                     0x10);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_SLM_MAID_11,                     0x17);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_SLM_MAID_48,                  0x1a);
    if(user_header_size) {
        OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_MAID_48,                      0xc); 
        OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH,                  0xa); 
    }else{
        OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_MAID_48,                      0xa); 
        OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH,                  0xc); 
    }




    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_EGR_INJ,                      0x20);

    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ,                  0x24);


    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX,          0x28);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ_48_MAID_QAX,      0x2c);


    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX,                 0x30);
    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX,                0x30);

    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_SLM_CCM_COUNT_QAX,            0x34);


    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX,        0x38);

    OAM_ACCESS.mep_pe_profile.set(unit, ARAD_PP_OAMP_PE_PROGS_SLM_CCM_COUNT_48_MAID_QAX,    0x3c);



exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));

}



STATIC uint32 _arad_pp_oamp_pe_allocate_program(SOC_SAND_IN int unit, SOC_SAND_IN  ARAD_PP_OAMP_PE_PROGRAMS  prog) {
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    
    OAM_ACCESS.prog_used.set(unit, prog, ++last_program_id[unit]);


    if (last_program_id[unit] >= ARAD_PP_OAMP_PE_MAX_PROGRAM(unit)) {
        SOC_SAND_SET_ERROR_MSG((_BSL_SOCDNX_SAND_MSG("Out of programs.")));
    }


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



STATIC uint32 _arad_pp_oamp_pe_programs_alloc(SOC_SAND_IN int unit) {
    uint32 res;
    ARAD_PP_OAMP_PE_PROGRAMS prog;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);


    for (prog=0 ;prog < ARAD_PP_OAMP_PE_PROGS_NOF_PROGS ; ++prog) {
        if (programs[unit][prog].instruction_func) {
            res = _arad_pp_oamp_pe_allocate_program(unit, prog);
            SOC_SAND_CHECK_FUNC_RESULT(res, 165, exit);

        }
    }


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


STATIC int _arad_pp_tcam_cmp(void *tcam1, void *tcam2) {
    ARAD_PP_TCAM_ENTRY *tcam_ent_1 = (ARAD_PP_TCAM_ENTRY *)tcam1;
    ARAD_PP_TCAM_ENTRY *tcam_ent_2 = (ARAD_PP_TCAM_ENTRY *)tcam2;
    
    if ((tcam_ent_1->valid != tcam_ent_2->valid) || (tcam_ent_1->valid == 0)) {
        return (tcam_ent_2->valid - tcam_ent_1->valid);
    }

    
    if (tcam_ent_1->mask != tcam_ent_2->mask) {
        if ((tcam_ent_1->mask | tcam_ent_2->mask) == tcam_ent_1->mask) {
            return 1;
        }
        if ((tcam_ent_1->mask | tcam_ent_2->mask) == tcam_ent_2->mask) {
            return -1;
        }
    }
    return 0;

}


#define SWAP_INDECIES_IN_ARRAY_OF_TCAM_ENTRIES(arr, ind_1, ind_2) \
    do {\
        ARAD_PP_TCAM_ENTRY tmp = arr[ind_1];\
        arr[ind_1] = arr[ind_2];\
        arr[ind_2] = tmp;\
     } while(0)

#define FIND_MOST_EXCLUSIVE_ENTRY_IN_RANGE(arr, start,end,result)\
         do {\
         int j;\
         result = start;\
         for (j=start; j<end ; ++j) {\
             if (_arad_pp_tcam_cmp(&arr[j], &arr[result]) <0 ) {\
                 result=j;\
             }\
         }\
}while (0) 



void arad_pp_oamp_pe_sort_tcam_by_mask(ARAD_PP_TCAM_ENTRY * arr,int arr_size){
    int i;
    int cur_max;

    for (i=0 ; i<arr_size ; ++i) {
        
        FIND_MOST_EXCLUSIVE_ENTRY_IN_RANGE(arr,i,arr_size,cur_max);
        SWAP_INDECIES_IN_ARRAY_OF_TCAM_ENTRIES(arr, i, cur_max); 
    }
}


#define ARAD_PP_OAMP_PE_PTCAM_SIZE_MAX 64


STATIC uint32 _arad_pp_oamp_pe_write_to_tcam(SOC_SAND_IN int unit) {
    uint32 res;
    int i,  tcam_ind = 0;
    ARAD_PP_TCAM_ENTRY prog_tcam_entries[ARAD_PP_OAMP_PE_PTCAM_SIZE_MAX] = { { 0 } };
    uint32 user_header_size, user_header_0_size, user_header_1_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    int     sw_state_program;
    uint32  sw_state_mep_pe_profile;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    res = arad_pmf_db_fes_user_header_sizes_get( unit,
                                                       &user_header_0_size,
                                                       &user_header_1_size,
                                                       &user_header_egress_pmf_offset_0_dummy,
                                                       &user_header_egress_pmf_offset_1_dummy);
    user_header_size = (user_header_0_size + user_header_1_size) / 8 ;

    
    for (i = 0; i < ARAD_PP_OAMP_PE_PTCAM_SIZE_MAX; i++) {
        SET_OAMP_PE_TCAM_RAW_KEY(prog_tcam_entries[i].key,  0x0);
        SET_OAMP_PE_TCAM_RAW_KEY(prog_tcam_entries[i].mask, 0xffffffff);
    }

    

    
    
    prog_tcam_entries[tcam_ind].dat   = 0; 
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].instruction_func != NULL;
    ++tcam_ind;

    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP].instruction_func != NULL;
    ++tcam_ind;

    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE].instruction_func != NULL;
    ++tcam_ind;

    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP_DIS_COUNT);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP_DIS_COUNT, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP_DIS_COUNT].instruction_func != NULL;
    ++tcam_ind;

    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE_DIS_COUNT);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE_DIS_COUNT, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE_DIS_COUNT].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_PROTECTION_PACKET);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_DEFAULT, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    if(!SOC_IS_JERICHO(unit)) {
        SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
        SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
    }
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_CCM_JER);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_CCM_JER, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_CCM_JER].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER].instruction_func != NULL;
    ++tcam_ind;


    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER].instruction_func != NULL;
    ++tcam_ind;

     
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind,ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_MAID_11B_JER);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_MAID_11B_JER, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_MAID_11B_JER].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_1DM_DOWN);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_DMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_1DM_DOWN, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM_DOWN].instruction_func != NULL;
    ++tcam_ind;

    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_1DM);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_DMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_1DM, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM].instruction_func != NULL;
    ++tcam_ind;
    
    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,1);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_DMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV].instruction_func != NULL;
    ++tcam_ind;
    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,1);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV_11B_MAID);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_DMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,1);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV_48B_MAID);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_DMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,SOC_PPC_OAM_MEP_TYPE_BFD_O_MPLS);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_MPLS_TP_VCCV);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, 2);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0);
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_MPLS_TP_VCCV, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_MPLS_TP_VCCV].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key,0 );
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_BFD_O_IPV4_M_HOP);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0 ); 
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, 2);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_BFD_IPV4_SINGLE_HOP, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  =programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_IPV4_SINGLE_HOP].instruction_func != NULL;
    ++tcam_ind;

    
    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key,0 );
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_BFD_O_IPV4_M_HOP);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0 ); 
    SET_OAMP_PE_TCAM_MEP_PROFILE(prog_tcam_entries[tcam_ind].key,0xf );
    SET_OAMP_PE_TCAM_MEP_PROFILE(prog_tcam_entries[tcam_ind].mask, (SOC_IS_QAX(unit)?0xf:0) );
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_BFD_ECHO);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, (SOC_IS_QAX(unit)?0:0xf));
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, 2);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_BFD_ECHO, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  =programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_ECHO].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key,0 );
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_BFD_O_IPV4_M_HOP);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, 2);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_BFD_UDP_CHECKSUM, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  =programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_UDP_CHECKSUM].instruction_func != NULL;
    ++tcam_ind;

    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key,0 );
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_BFD_O_IPV4_1_HOP);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, 2);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_BFD_UDP_CHECKSUM, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  =programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_UDP_CHECKSUM].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key,0 );
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_OAMTS_DOWN_MEP);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0x1);  
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0x1 );
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_OAMTS_DOWN_MEP, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMTS_DOWN_MEP].instruction_func != NULL;
    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "up mep mac: Inserting into tcam entry with dat =%d, key=%x\n"), prog_tcam_entries[tcam_ind].dat, prog_tcam_entries[tcam_ind].key)); 
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key,0 );
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0); 
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, 2);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0x3 ); 
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC].instruction_func != NULL;
    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "up mep mac: Inserting into tcam entry with dat =%d, key=%x\n"), prog_tcam_entries[tcam_ind].dat, prog_tcam_entries[tcam_ind].key));
    ++tcam_ind;



    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, 0);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC); 
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0x3); 
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC].instruction_func != NULL;
    ++tcam_ind;

    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, 0);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_DOWN_MEP_TLV_FIX);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0); 
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, 2);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0x0); 
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC, &sw_state_program); 
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key,0 );
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, (SOC_IS_JERICHO_PLUS(unit)? (1<< ARAD_PP_OAMP_MEP_PE_PROFILE_SLM_OFFSET) : (_BCM_OAM_IS_JUMBO_TLV_DM_ENABLE(unit) ? 0x1 : 0))); 
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, 2);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  =programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].instruction_func != NULL;
    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "internal MAID: Inserting into tcam entry with dat =%d, key=%x\n"), prog_tcam_entries[tcam_ind].dat, prog_tcam_entries[tcam_ind].key));
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key,0 );
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_UDH);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0); 
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, 2);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_UDH, &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  =programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_UDH].instruction_func != NULL;
    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "internal MAID: Inserting into tcam entry with dat =%d, key=%x\n"), prog_tcam_entries[tcam_ind].dat, prog_tcam_entries[tcam_ind].key));
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_UP_MEP_UDH_MAID_48);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0x1); 
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0x1); 
    OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_DEFAULT, &sw_state_program); 
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid  = ((user_header_size > 0) && SOC_IS_JERICHO(unit));
    ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, 0);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0x3); 
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0x3);
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH].instruction_func != NULL;
     ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_UP_MEP_UDH_DEFAULT_JER);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0x0);
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_DEFAULT, &sw_state_program);    
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = ((user_header_size > 0) && SOC_IS_JERICHO(unit));
     ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_PUNT);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0x0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_UDH_PUNT_JER, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_UDH_PUNT_JER].instruction_func != NULL;
     ++tcam_ind;


    
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     if( user_header_size)
     {
        SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_UP_MEP_UDH_DEFAULT_JER);
        SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0x0);
     }

     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_DEFAULT_CCM, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT_CCM].instruction_func != NULL;
     ++tcam_ind;


     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_CCM_JER, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_CCM_JER].instruction_func != NULL;
     ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0x3);
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].instruction_func != NULL;
     ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_MHOP_SHOP_BFD);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_MHOP_SHOP_BFD, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_MHOP_SHOP_BFD].instruction_func != NULL; 
     ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_BFD_O_IPV4_M_HOP);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_DPORT_AND_MYDISCR_UPDATE_BFD);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_DPORT_AND_MYDISCR_UPDATE_BFD, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_DPORT_AND_MYDISCR_UPDATE_BFD].instruction_func != NULL; 
     ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_BFD_O_IPV4_M_HOP);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_CHANGE_DPORT_TO_SHOP_BFD);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_CHANGE_DPORT_TO_SHOP_BFD, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_CHANGE_DPORT_TO_SHOP_BFD].instruction_func != NULL; 
     ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, 0);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_BFD_O_IPV4_M_HOP);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD].instruction_func != NULL; 
     ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, 0);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, (soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "bfd_ipv4_flex_iptos", 0)?0x4:0x3));
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_MICRO_BFD);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_MICRO_BFD, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_MICRO_BFD].instruction_func != NULL; 
     ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, 0);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_BFD_O_PWE);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_BFD_PWE_BOS_FIX); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_BFD_PWE_BOS_FIX, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_BFD_PWE_BOS_FIX].instruction_func != NULL;
     ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, 0);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 7); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_RFC_6374_PWE_BOS_FIX); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_RFC_6374_PWE_BOS_FIX, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_RFC_6374_PWE_BOS_FIX].instruction_func != NULL;
     ++tcam_ind;


     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, 0);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, 0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, (SOC_IS_JERICHO(unit)?0x3:0));
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_MAID_48); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, (SOC_IS_JERICHO_PLUS(unit)? (1<< ARAD_PP_OAMP_MEP_PE_PROFILE_SLM_OFFSET) : (_BCM_OAM_IS_JUMBO_TLV_DM_ENABLE(unit) ? 0x1 : 0))); 
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_MAID_48, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].instruction_func != NULL;
     ++tcam_ind;

     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, 0);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, 0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,(SOC_IS_JERICHO(unit)?0x3:0));
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries, tcam_ind, ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask,(SOC_IS_JERICHO_PLUS(unit)? (1<< ARAD_PP_OAMP_MEP_PE_PROFILE_SLM_OFFSET) : 0)); 
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH].instruction_func != NULL;
     ++tcam_ind;

     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind,ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, (1 << ARAD_PP_OAMP_MEP_PE_PROFILE_COUNT_SLM_OFFSET) |  (3 << ARAD_PP_OAMP_MEP_PE_PROFILE_OUTLIF_OFFSET)); 
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_DMM_R);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX].instruction_func != NULL;
     ++tcam_ind;



     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind,ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, (1 << ARAD_PP_OAMP_MEP_PE_PROFILE_COUNT_SLM_OFFSET) |  (3 << ARAD_PP_OAMP_MEP_PE_PROFILE_OUTLIF_OFFSET)); 
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].instruction_func != NULL;
     ++tcam_ind;

     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind,ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, (1 << ARAD_PP_OAMP_MEP_PE_PROFILE_COUNT_SLM_OFFSET) |  (3 << ARAD_PP_OAMP_MEP_PE_PROFILE_OUTLIF_OFFSET));
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX].instruction_func != NULL;
     ++tcam_ind;

     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,1);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind,ARAD_PP_OAMP_PE_PROGS_SLM_CCM_COUNT_QAX);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, (1 << ARAD_PP_OAMP_MEP_PE_PROFILE_MAID48_OFFSET) |  (3 << ARAD_PP_OAMP_MEP_PE_PROFILE_OUTLIF_OFFSET));
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_SLM_DOWN, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].instruction_func != NULL;
     ++tcam_ind;


     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,SOC_PPC_OAM_MEP_TYPE_ETH_OAM); 
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind,ARAD_PP_OAMP_PE_PROGS_EGR_INJ);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, (1 << ARAD_PP_OAMP_MEP_PE_PROFILE_COUNT_SLM_OFFSET) |  (3 << ARAD_PP_OAMP_MEP_PE_PROFILE_OUTLIF_OFFSET));
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_EGR_INJ, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].instruction_func != NULL;
     ++tcam_ind;

     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind,ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, (1 << ARAD_PP_OAMP_MEP_PE_PROFILE_COUNT_SLM_OFFSET) |  (3 << ARAD_PP_OAMP_MEP_PE_PROFILE_OUTLIF_OFFSET));
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_CCM);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX].instruction_func != NULL;
     ++tcam_ind;

     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,1);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind,ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, (1 << ARAD_PP_OAMP_MEP_PE_PROFILE_MAID48_OFFSET) |  (3 << ARAD_PP_OAMP_MEP_PE_PROFILE_OUTLIF_OFFSET));
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
     OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ].instruction_func != NULL;
     ++tcam_ind;

     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_RESPONSE);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind,ARAD_PP_OAMP_PE_PROGS_EGR_INJ);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask,  ( 1 << ARAD_PP_OAMP_MEP_PE_PROFILE_MAID48_OFFSET) | (1 << ARAD_PP_OAMP_MEP_PE_PROFILE_COUNT_SLM_OFFSET) |  (3 << ARAD_PP_OAMP_MEP_PE_PROFILE_OUTLIF_OFFSET)); 
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0x1);  
     OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_LMR_DMR_EGR_INJ, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_LMR_DMR_EGR_INJ].instruction_func != NULL;
     ++tcam_ind;

     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,1);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind,ARAD_PP_OAMP_PE_PROGS_EGR_INJ);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask,  ( 1 << ARAD_PP_OAMP_MEP_PE_PROFILE_MAID48_OFFSET) | (1 << ARAD_PP_OAMP_MEP_PE_PROFILE_COUNT_SLM_OFFSET) |  (3 << ARAD_PP_OAMP_MEP_PE_PROFILE_OUTLIF_OFFSET)); 
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0x1);  
     OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].instruction_func != NULL;
     ++tcam_ind;

     
     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,0);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0); 
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_LMM_DMM_FLEXIBLE_DA_QAX);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0xf);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0x1);  
     OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_LMM_DMM_FLEXIBLE_DA_QAX, &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_LMM_DMM_FLEXIBLE_DA_QAX].instruction_func != NULL;
     ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,1 );
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_SLM_MAID_48);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key,ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_SLM_DOWN , &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].instruction_func != NULL;
    ++tcam_ind;

    
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,1 );
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_SLM_POINTER);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key,ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_SLM_DOWN , &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].instruction_func != NULL;
    ++tcam_ind;

     
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
    SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,1 );
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0);
    SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_SLM_MAID_11);
    SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key,ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
    SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
    OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_SLM_DOWN , &sw_state_program);
    prog_tcam_entries[tcam_ind].dat   = sw_state_program;
    prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].instruction_func != NULL;
    ++tcam_ind;

     
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
     SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask,1 );
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key,0); 
     SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask,0x3);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_SLM_DOWN);
     SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key,ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_LMM_R);
     SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask,0 );
     OAM_ACCESS.prog_used.get(unit,ARAD_PP_OAMP_PE_PROGS_SLM_DOWN , &sw_state_program);
     prog_tcam_entries[tcam_ind].dat   = sw_state_program;
     prog_tcam_entries[tcam_ind].valid = programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].instruction_func != NULL;
     ++tcam_ind;

     
     if (SOC_IS_JERICHO(unit) && (user_header_size > 0)) {
         SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
         SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
         SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_MEP_MSG_TYPE_OPCODE_N);
         SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0); 
         OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_CCM_JER, &sw_state_program);
         prog_tcam_entries[tcam_ind].dat   = sw_state_program;
         prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_CCM_JER].instruction_func != NULL;
         ++tcam_ind;
     }

    if (SOC_IS_JERICHO(unit) && soc_property_get(unit, spn_OAM_MAID_11_BYTES_ENABLE, 0) && (user_header_size > 0))
    {
        
         SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].key, ARAD_PP_OAMP_PE_TCAM_PACKET_SOURCE_MEP_GENERATED);
         SET_OAMP_PE_TCAM_PACKET_TYPE(prog_tcam_entries[tcam_ind].mask, 1); 
         SET_OAMP_PE_TCAM_MEP_PE_PROFILE_KEY(prog_tcam_entries,tcam_ind, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV);
         SET_OAMP_PE_TCAM_MEP_PE_PROFILE(prog_tcam_entries[tcam_ind].mask, 0); 
         SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].key, SOC_PPC_OAM_MEP_TYPE_ETH_OAM);
         SET_OAMP_PE_TCAM_MEP_TYPE(prog_tcam_entries[tcam_ind].mask, 0);
         SET_OAMP_PE_TCAM_MSG_TYPE(prog_tcam_entries[tcam_ind].mask, 0x3);
         OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_DEFAULT, &sw_state_program);
         prog_tcam_entries[tcam_ind].dat   = sw_state_program;
         prog_tcam_entries[tcam_ind].valid  = programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].instruction_func != NULL;
         ++tcam_ind;
    }

    
    arad_pp_oamp_pe_sort_tcam_by_mask(prog_tcam_entries, tcam_ind);

    tcam_ind=0;
    for (i = 0; i < SOC_DPP_DEFS_GET(unit,oamp_pe_prog_tcam_size); ++i) {
        if (prog_tcam_entries[i].valid) {
            LOG_VERBOSE(BSL_LS_SOC_OAM,
                        (BSL_META_U(unit,
                                    "Iteration %d, Inserting into tcam entry with dat =%d, key=%x\n"),i, prog_tcam_entries[i].dat, prog_tcam_entries[i].key));
            WRITE_TO_TCAM_TABLE(prog_tcam_entries[i], tcam_ind);
            ++tcam_ind;
        }
    }

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_default(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);


    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, 0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, 0);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 1);
    SET_OAMP_PE_BUF_EOP_FRC_BIT(reg_field, 0);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 READ_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ANY, 0, reg_data));

    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ANY, last_program_pointer[unit]++, reg_data));
exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}




uint32 _arad_pp_oamp_pe_write_inst_pph_add_udh(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    uint32 user_header_0_size, user_header_1_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    int fst_inst_addr;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH);


    res = arad_pmf_db_fes_user_header_sizes_get(
               unit,
               &user_header_0_size,
               &user_header_1_size,
               &user_header_egress_pmf_offset_0_dummy,
               &user_header_egress_pmf_offset_1_dummy
             );
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;






    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 13));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0x1E);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (user_header_1_size));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_default_instr[unit]));
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}




uint32 _arad_pp_oamp_pe_write_inst_pph_add_udh_ccm_jer(SOC_SAND_IN int unit) {
    uint32 res;
    int fst_inst_addr;
    int pph_add_udh_first_instruction;
    soc_reg_above_64_val_t reg_data, reg_field;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_CCM_JER);

    programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_CCM_JER].pe_const = programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].first_instr +4;

    pph_add_udh_first_instruction= programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].first_instr;
    if (pph_add_udh_first_instruction <= 0) {
        SOC_SAND_SET_ERROR_MSG((_BSL_SOCDNX_SAND_MSG("The program %d is not initialized"), pph_add_udh_first_instruction));
    }




        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

 

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X1);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x20);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

       
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, (pph_add_udh_first_instruction + 41));
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, (pph_add_udh_first_instruction + 47));
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


     
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, pph_add_udh_first_instruction + 7);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}





uint32 _arad_pp_oamp_pe_write_inst_pph_add_udh_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER);

    if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
        programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].pe_const = programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].first_instr +4;
    } else {
        programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].pe_const = programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].first_instr;
    }

    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;

    
    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X1);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].first_instr + 41);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].first_instr + 47);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X1);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].first_instr + 37);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].first_instr + 43);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0X1E);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].first_instr + 29);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
     
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].first_instr + 25);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X30);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
    
 
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
     
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

     
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X10);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
     
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

      
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
     
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
     
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_punt_udh_jer(SOC_SAND_IN int unit) {
    uint32 res;
    int fst_inst_addr;
    soc_reg_above_64_val_t reg_data, reg_field;
    uint32 user_header_0_size, user_header_1_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_UDH_PUNT_JER);


    res = arad_pmf_db_fes_user_header_sizes_get(
            unit,
            &user_header_0_size,
            &user_header_1_size,
            &user_header_egress_pmf_offset_0_dummy,
            &user_header_egress_pmf_offset_1_dummy
    );
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;

    

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if ((SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (user_header_1_size));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));

}


uint32 _arad_pp_oamp_pe_write_inst_maid_48(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MAID_48);

    res = arad_pmf_db_fes_user_header_sizes_get(
               unit,
               &user_header_0_size,
               &user_header_1_size,
               &user_header_egress_pmf_offset_0_dummy,
               &user_header_egress_pmf_offset_1_dummy
             );
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;


 


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X2);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 14); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X6);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 28); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X80);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 20);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO); 
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X2);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X2);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 37);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT); 
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD); 
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1); 
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM); 
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST); 
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER); 
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEG);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 48);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 9);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 63); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_oamp_server(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER);





    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X4);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "OAMP Server program successfully loaded!\n")));           

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_jumbo_dm_tlv(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV);

#define JUMP_MPLS_PWE_COPY 10
#define JUMP_DOWN_COPY 11

      
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 24); 
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + JUMP_MPLS_PWE_COPY));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + JUMP_DOWN_COPY));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ANY, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3); 
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
			
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4); 
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x01);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x01);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0x8);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM); 
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1); 
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                             WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

		  
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                             WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
     SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
     SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x200);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                             WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x100);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                             WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x3);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_CON); 
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1); 
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_BUFF2_SIZE_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF2_SIZE_2B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 12);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_ALWAYS);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "OAMP Server program successfully loaded!\n")));           
exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}




uint32 _arad_pp_oamp_pe_write_inst_bfd_mplstp_vccv(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MPLS_TP_VCCV);

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 255);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x13);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
          WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "OAMP Server program successfully loaded!\n")));           
exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}

uint32 _arad_pp_oamp_pe_write_inst_one_dm(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_1DM);

    


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);       
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 37 + 12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 14);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));






    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));




    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));













    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 45);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);       
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 18);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);

    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_REG2);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, 0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, 0);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 0);
    SET_OAMP_PE_BUF_EOP_FRC_BIT(reg_field, 0);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUF_EOP_FRC_BIT(reg_field, 1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "1DM program successfully loaded!\n")));
exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}

uint32 _arad_pp_oamp_pe_write_inst_eth_tlv_on_server(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER);





    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));





    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X4);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));  




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);


    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X6);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 17));           
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 24 ));           
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 31));           
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));








    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);         
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);       
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);         
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));











    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 42));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 80);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_POS);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 95);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 39));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));












    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 42));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 84);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_POS);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 99);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 39));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));











    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 42));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 88);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_POS);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 103);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 39));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));












    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X0);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);

    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));










    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X0);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);

    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "Ethernet TLV on server program successfully loaded!\n")));
           exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_bfd_echo(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);


    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_BFD_ECHO);





    

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 28);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit])); 

LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "BFD echo program succesfully loaded!\n")));


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong."))); 
}


uint32 _arad_pp_oamp_pe_bfd_echo_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);


    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_BFD_ECHO);


    res = arad_pmf_db_fes_user_header_sizes_get(
               unit,
               &user_header_0_size,
               &user_header_1_size,
               &user_header_egress_pmf_offset_0_dummy,
               &user_header_egress_pmf_offset_1_dummy
             );
    user_header_size = (user_header_0_size + user_header_1_size) / 8 ;

    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;


      if (user_header_size) {
          if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {

            
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
            SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
            SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
            SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

            
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
            SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
            SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
            SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_INST_CONST_BITS(reg_field,  ((user_header_0_size + user_header_1_size) << 1) & 0x1E); 
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                        WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

            
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
            SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

            
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
            SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
            SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
            SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
            SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

          } else {

            
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
            SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
            SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
            SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
            SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
            SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
            SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
            SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_INST_CONST_BITS(reg_field,  ((user_header_0_size + user_header_1_size) << 1) & 0x1E); 
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

          }

      
      SOC_REG_ABOVE_64_CLEAR(reg_data);
      SOC_REG_ABOVE_64_CLEAR(reg_field);
      SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
      SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
      SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
      SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
      SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
      SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
      SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
      SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
      SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
      soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
      SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


      
      SOC_REG_ABOVE_64_CLEAR(reg_data);
      SOC_REG_ABOVE_64_CLEAR(reg_field);
      SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
      SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
      SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
      SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
      SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
      SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
      SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
      SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
      SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
      soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
      SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


      
      SOC_REG_ABOVE_64_CLEAR(reg_data);
      SOC_REG_ABOVE_64_CLEAR(reg_field);
      SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
      SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
      SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
      SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
      SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
      SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
      SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
      SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
      SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
      SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11); 
      soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
      SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


      
      SOC_REG_ABOVE_64_CLEAR(reg_data);
      SOC_REG_ABOVE_64_CLEAR(reg_field);
      SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
      SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
      SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
      SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
      SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
      SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
      SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
      SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
      SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
      SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x30);
      soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
      SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


      
      SOC_REG_ABOVE_64_CLEAR(reg_data);
      SOC_REG_ABOVE_64_CLEAR(reg_field);
      SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
      SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
      SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
      SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
      SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
      SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
      SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
      SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
      SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
      soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
      SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


      
      SOC_REG_ABOVE_64_CLEAR(reg_data);
      SOC_REG_ABOVE_64_CLEAR(reg_field);
      SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
      SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
      SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
      SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
      SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
      SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
      SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
      SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
      soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
      SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

      
      SOC_REG_ABOVE_64_CLEAR(reg_data);
      SOC_REG_ABOVE_64_CLEAR(reg_field);
      SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
      SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
      SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
      SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
      SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
      SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
      SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
      SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
      soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
      SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

      } else if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {

            
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
            SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
            SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
            SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

           
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
            SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

            
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
            SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
            SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
            SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
            SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
      }

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 28);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));          

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_default_instr[unit])); 

LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "BFD echo program succesfully loaded!\n")));


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong."))); 
}


uint32 _arad_pp_oamp_pe_bfd_echo_add_udh(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_BFD_ECHO);

    res = arad_pmf_db_fes_user_header_sizes_get(
               unit,
               &user_header_0_size,
               &user_header_1_size,
               &user_header_egress_pmf_offset_0_dummy,
               &user_header_egress_pmf_offset_1_dummy
             );
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;



    


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field,  ((user_header_0_size + user_header_1_size) << 1) &0x1E);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 28);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong."))); 
}


uint32 _arad_pp_oamp_pe_bfd_udp_checksum(SOC_SAND_IN int unit) {
        uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_BFD_UDP_CHECKSUM);
    



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 32);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));


    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "BFD UDP checksum program succesfully loaded!\n")));


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_bfd_ipv4_single_hop(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_BFD_IPV4_SINGLE_HOP);

#define MULTIHOP_LABEL  13
#define COPY_ROP_LABEL  16
    




    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xf);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + MULTIHOP_LABEL));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 28);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEG);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xd);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + COPY_ROP_LABEL));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xf);  

    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 56);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    SET_OAMP_PE_BUF_EOP_FRC_BIT(reg_field,1); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
    WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
    							 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
    							 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
    							 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

#undef MULTIHOP_LABEL
#undef COPY_ROP_LABEL

exit:
	SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}

uint32 _arad_pp_oamp_pe_bfd_ipv4_single_hop_add_udh(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

#define MULTIHOP_LABEL 21
#define COPY_ROP_LABEL 24

    res = arad_pmf_db_fes_user_header_sizes_get(
               unit,
               &user_header_0_size,
               &user_header_1_size,
               &user_header_egress_pmf_offset_0_dummy,
               &user_header_egress_pmf_offset_1_dummy
             );
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_BFD_IPV4_SINGLE_HOP);

	

    


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xf);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + MULTIHOP_LABEL));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field,  ((user_header_0_size + user_header_1_size) << 1) & 0x1E);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (user_header_1_size));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 28);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEG);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xd);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + COPY_ROP_LABEL));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xf);  

    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 56);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    SET_OAMP_PE_BUF_EOP_FRC_BIT(reg_field,1); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
    WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

#undef MULTIHOP_LABEL
#undef COPY_ROP_LABEL
exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}








uint32 _arad_pp_oamp_pe_write_inst_default_jer(SOC_SAND_IN int unit) {
    uint32 res;
    int fst_inst_addr;
    soc_reg_above_64_val_t reg_data, reg_field;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);
    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_DEFAULT);


  if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_WR_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_LNTH);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, 0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, 0);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_WR_ON_CMP2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ANY, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}





uint32 _arad_pp_oamp_pe_write_inst_construct_1711_mpls_tp(SOC_SAND_IN int unit) {
    uint32 res;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;

    soc_reg_above_64_val_t reg_data, reg_field;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);
    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP);

    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;

    

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x12);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x31);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    if (user_header_size) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    } else {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xE1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
   
            
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 00);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 00);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x36);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
   
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x10);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 6);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
            
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_LNTH);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, 0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, 0);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, 0);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ANY, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xAA);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x55);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_ALWAYS);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_construct_1711_pwe(SOC_SAND_IN int unit) {
    uint32 res;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;

    soc_reg_above_64_val_t reg_data, reg_field;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);
    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE);

    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x12);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x31);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    if (user_header_size) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    } else {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0xd);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xE1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xC0);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 00);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x36);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
   
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x10);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 6);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
            
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_LNTH);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, 0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, 0);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, 0);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ANY, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xAA);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x55);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_ALWAYS);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}





uint32 _arad_pp_oamp_pe_write_inst_construct_1711_mpls_tp_count(SOC_SAND_IN int unit) {
    uint32 res;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;

    soc_reg_above_64_val_t reg_data, reg_field;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);
    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP_DIS_COUNT);

    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;

    

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0xe);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
        
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
        
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x12);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x31);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    if (user_header_size) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    } else {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xE1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
   
            
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 00);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 00);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x36);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
   
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x10);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 6);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
            
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_LNTH);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, 0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, 0);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, 0);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ANY, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xAA);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x55);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_ALWAYS);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}





uint32 _arad_pp_oamp_pe_write_inst_construct_1711_pwe_count(SOC_SAND_IN int unit) {
    uint32 res;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;

    soc_reg_above_64_val_t reg_data, reg_field;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);
    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE_DIS_COUNT);

    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;

    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0xe);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
        
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
        
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x12);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x31);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    if (user_header_size) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    } else {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0xd);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xE1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xC0);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 00);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x36);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
   
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x10);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 6);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
            
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_LNTH);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, 0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, 0);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, 0);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ANY, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xAA);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x55);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_ALWAYS);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}





uint32 _arad_pp_oamp_pe_write_inst_default_ccm_jer(SOC_SAND_IN int unit) {
    uint32 res;
    int fst_inst_addr;
    soc_reg_above_64_val_t reg_data, reg_field;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_DEFAULT_CCM);



if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {


    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    }


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_WR_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_LNTH);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, 0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, 0);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_WR_ON_CMP2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field); 
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ANY, last_program_pointer[unit]++, reg_data)); 

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_mhop_shop_bfd_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MHOP_SHOP_BFD);
    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;


   if (user_header_size) {
   
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0X1E);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X31);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 40);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_dport_and_mydiscr_update_bfd_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_DPORT_AND_MYDISCR_UPDATE_BFD);
    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;


   if (user_header_size) {
   
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0X1E);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X31);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 28);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_maid_48_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MAID_48);



    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)){
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

         
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 17);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }else {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 13);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 8);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    if(SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)){

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 26);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }else{
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 00);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X13);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 24);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 00);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X33);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X2); 
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if(SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)){
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 26);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }else{
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEG);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 24);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_CST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 8);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_WR_ON_N_CMP1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_POS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));



exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_maid_48_udh_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    uint32 user_header_0_size, user_header_1_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    int fst_inst_addr;
    int maid48_first_instruction;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH);


    res = arad_pmf_db_fes_user_header_sizes_get(
               unit,
               &user_header_0_size,
               &user_header_1_size,
               &user_header_egress_pmf_offset_0_dummy,
               &user_header_egress_pmf_offset_1_dummy
             );
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;

   maid48_first_instruction= programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].first_instr;
   if (maid48_first_instruction <= 0) {
        SOC_SAND_SET_ERROR_MSG((_BSL_SOCDNX_SAND_MSG("The program %d is not initialized"), maid48_first_instruction));
    }

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    }else {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    }

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, maid48_first_instruction +4);   
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    }else{
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, maid48_first_instruction);    
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    }

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

     
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_dummy(SOC_SAND_IN int unit) {
   return SOC_SAND_OK;
}


uint32 _arad_pp_oamp_pe_write_inst_seamless_bfd(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD);
    res = arad_pmf_db_fes_user_header_sizes_get(
                    unit,
                    &user_header_0_size,
                    &user_header_1_size,
                    &user_header_egress_pmf_offset_0_dummy,
                    &user_header_egress_pmf_offset_1_dummy
               );
        user_header_size = (user_header_0_size + user_header_1_size) / 8 ;
        SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
        user_header_0_size /=8;
        user_header_1_size /=8;



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xf);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X5);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   if (user_header_size) {
   
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0X1E);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X31);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEG);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        if (user_header_size) {
        if  (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD].first_instr + 22);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD].first_instr + 21);
        }
    } else {
        if  (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD].first_instr + 19);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD].first_instr + 18);
        }
    }
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 32);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 28);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_micro_bfd_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    if (soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "bfd_ipv4_flex_iptos", 0)) {
        SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_CHANGE_DPORT_TO_SHOP_BFD);
    }
    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MICRO_BFD);
    res = arad_pmf_db_fes_user_header_sizes_get(
                    unit,
                    &user_header_0_size,
                    &user_header_1_size,
                    &user_header_egress_pmf_offset_0_dummy,
                    &user_header_egress_pmf_offset_1_dummy
               );
        user_header_size = (user_header_0_size + user_header_1_size) / 8 ;
        SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
        user_header_0_size /=8;
        user_header_1_size /=8;


    if (user_header_size) {

        if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {

        

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field,  ((user_header_0_size + user_header_1_size) << 1) & 0x1E); 
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        } else {

        

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field,  ((user_header_0_size + user_header_1_size) << 1) & 0x1E); 
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        }
        

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x30);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    } else if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {

        

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        }

        

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 28);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_bfd_pwe_bos_fix_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_BFD_PWE_BOS_FIX);

    res = arad_pmf_db_fes_user_header_sizes_get(
               unit,
               &user_header_0_size,
               &user_header_1_size,
               &user_header_egress_pmf_offset_0_dummy,
               &user_header_egress_pmf_offset_1_dummy
             );
    user_header_size = (user_header_0_size + user_header_1_size) / 8 ;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;


if (user_header_size) {

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field,  ((user_header_0_size + user_header_1_size) << 1) & 0x1E); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    } else {




    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field,  ((user_header_0_size + user_header_1_size) << 1) & 0x1E); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    }



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x11); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x30);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    } else if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)){   




     SOC_REG_ABOVE_64_CLEAR(reg_data);
     SOC_REG_ABOVE_64_CLEAR(reg_field);
     SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
     SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
     SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
     SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
     SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
     SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
     SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
     SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
     SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
     SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
     SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
     SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
     SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
     SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
     SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
     soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
     SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


     SOC_REG_ABOVE_64_CLEAR(reg_data);
     SOC_REG_ABOVE_64_CLEAR(reg_field);
     SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
     SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
     SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
     SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
     SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
     SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
     SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
     SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
     soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
     SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


     SOC_REG_ABOVE_64_CLEAR(reg_data);
     SOC_REG_ABOVE_64_CLEAR(reg_field);
     SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
     SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
     SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
     SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
     SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
     SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
     SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
     SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
     SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
     soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
     SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


     SOC_REG_ABOVE_64_CLEAR(reg_data);
     SOC_REG_ABOVE_64_CLEAR(reg_field);
     SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
     SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
     SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
     SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
     SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
     SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
     SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
     SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);
     SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
     SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
     soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
     SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 8);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 } else {




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 8);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
 }




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X100);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_oamp_server_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER);
    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;







    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR0);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X24);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR0);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));







    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X5);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));






    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X6);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X7);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X31);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}




uint32 _arad_pp_oamp_pe_write_inst_oamp_server_ccm_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_CCM_JER);


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR0);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);

    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X01);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER].first_instr + 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_one_dm_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_1DM);

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 10);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

      
    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM].first_instr + 23);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics == 0)) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM].first_instr + 19);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 45);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_WR_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));









    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_CON);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_BUFF2_SIZE_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF2_SIZE_1B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 45);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X10);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_CST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_CST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_CON);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF2_SIZE_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF2_SIZE_1B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X10);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_CST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_CST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}

uint32 _arad_pp_oamp_pe_write_inst_one_dm_udh_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_1DM_DOWN);

    programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM_DOWN].pe_const = programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM_DOWN].first_instr + 6;
   

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR2);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xf);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].first_instr + 0);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

         
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

         
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

         
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

         
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR2);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xf);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM_DOWN].first_instr + 24);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM_DOWN].first_instr + 25);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 10);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_1DM_DOWN].first_instr + 26);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_WR_ALWAYS);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

         
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

         
        
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_CON);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_BUFF2_SIZE_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF2_SIZE_1B);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 45);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X10);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_CST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUF_EOP_BITS(reg_field, ARAD_PP_OAMP_PE_EOP_ALWAYS);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_CST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_up_mep_mac(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

     res = arad_pmf_db_fes_user_header_sizes_get(
                unit,
                &user_header_0_size,
                &user_header_1_size,
                &user_header_egress_pmf_offset_0_dummy,
                &user_header_egress_pmf_offset_1_dummy
              );
     SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
     user_header_0_size /=8;
     user_header_1_size /=8;


    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC);





    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X2);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 18); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X6);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 32); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));

    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X80);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (fst_inst_addr + 51));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4); 
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEG);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 70);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data)); 


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 24);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
        SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (user_header_1_size));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                    WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
     SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 24); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X6);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 51); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));

    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


	SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
								 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));


exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}





uint32 _arad_pp_oamp_pe_write_inst_up_mep_mac_mc(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    int uc_program_first_instruction;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);


    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC);

    

    
    uc_program_first_instruction= programs[unit][ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC].first_instr;



    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xFF);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0xF3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X6);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, uc_program_first_instruction+32);   
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, uc_program_first_instruction+19);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_11b_maid_end_tlv(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV);

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X2);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 14); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X6);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 23); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));

    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X80);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 15);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MERGE2_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 49); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_11b_maid_end_tlv_on_server(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER);

 




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X4);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));





    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X6);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 18); 
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_OFFST_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));  



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 0);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 48);  
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG3);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUF_EOP_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_11b_maid_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV);



    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 21);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    } else {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, fst_inst_addr + 17);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }
    

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 3);             
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x04);   
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x13);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x33);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);   
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x01);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);   
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x04);   
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x31);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x01);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x02);   
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x13);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x00);   
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit])); 

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_server_11b_maid_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_MAID_11B_JER);
    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;







    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR0);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR0);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    
    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X5);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
    
    
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X6);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X7);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X31);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].first_instr + 4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].first_instr);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_11b_maid_udh_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    int maid11_first_instruction;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_UDH);

    res = arad_pmf_db_fes_user_header_sizes_get(
               unit,
               &user_header_0_size,
               &user_header_1_size,
               &user_header_egress_pmf_offset_0_dummy,
               &user_header_egress_pmf_offset_1_dummy
             );
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;

    maid11_first_instruction= programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV].first_instr;



    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics)) {

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, maid11_first_instruction + 21);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, maid11_first_instruction+5);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    } else {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, maid11_first_instruction + 17);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, maid11_first_instruction+2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));
    }
exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_oamts_down_mep(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_OAMTS_DOWN_MEP);

    res = arad_pmf_db_fes_user_header_sizes_get(
               unit,
               &user_header_0_size,
               &user_header_1_size,
               &user_header_egress_pmf_offset_0_dummy,
               &user_header_egress_pmf_offset_1_dummy
             );
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BIT(reg_field, 1);
    SET_OAMP_PE_BUFF_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, (user_header_1_size));
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 15, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_slm(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_SLM_DOWN);
    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;






    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    if(user_header_size){
        if(SOC_DPP_CONFIG(unit)->pp.oam_statistics){
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].first_instr + 20);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].first_instr + 17);
        }
    } else {
        if(SOC_DPP_CONFIG(unit)->pp.oam_statistics){
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].first_instr + 18);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_SLM_DOWN].first_instr + 15);
        }
    }
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
            WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xf);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X38);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_DPP_CONFIG(unit)->pp.oam_statistics){
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
  
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
  
   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_POS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG4);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0X1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

  
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X1);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
   
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
	
    
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));



  
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0X1E);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

  
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
 
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X11);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X10);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
 
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}




uint32 _arad_pp_oamp_pe_write_inst_maid_48_qax(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MAID_48);



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 80);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].first_instr + 15);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    } else {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48].first_instr + 11);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 40);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 72);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X00);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }
 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

  
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X1);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

   
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

  
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X1);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

  
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

  
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_lmm_dmm_flexible_da_qax(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_LMM_DMM_FLEXIBLE_DA_QAX);



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X80);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X10);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_LMM_DMM_FLEXIBLE_DA_QAX].first_instr + 17);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X03);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
        
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
            SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
            SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
            SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
            SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
            SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X04);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                         WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                         WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
            SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
            SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                         WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X03);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
            SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
            SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
            SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
            SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
            SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X04);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                         WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                         WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
            SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
            SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                         WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_maid_48_down_qax(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH);
    programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH].pe_const = programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH].first_instr + 6;



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER].first_instr + 0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 40);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 72);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 80);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH].first_instr + 17);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X1);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X1);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}





uint32 _arad_pp_oamp_pe_write_inst_ccm_count_qax(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    if(soc_property_suffix_num_get(unit, -1, spn_CUSTOM_FEATURE, "oam_injected_dm_cnt",0) == 1){
        SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX);
    }
    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX);

    if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
        programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].pe_const = programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].first_instr +4;
    } else {
        programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].pe_const = 0;
    }

    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0X0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X80);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if  (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X24);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
    if (user_header_size) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0X1E);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X01c0);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    if (user_header_size) {
        if  (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].first_instr + 19);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].first_instr + 17);
        }
    } else {
        if  (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].first_instr + 16);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].first_instr + 15);
        }
    }
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X3);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X31);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xc0);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X13);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    if (user_header_size) {
        if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].first_instr + 27);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].first_instr + 25);
        }
    } else {
        if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].first_instr + 21);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].first_instr + 19);
        }
    }
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X11);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0Xc0);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X11);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X31);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
    
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X10);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR3);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0X0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X80);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xc);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR2);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
 
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_ccm_count_48_maid_qax(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX);
    programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX].pe_const = programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX].first_instr +5;



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX].first_instr + 0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 40);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 72);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 80);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX].first_instr + 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X1);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X1);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


uint32 _arad_pp_oamp_pe_write_inst_egress_injected_slm(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ);
    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0X0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X40);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X38);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X8);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR2);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X31);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0X0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0X1E);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X01);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X9);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xa);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0xf);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR2);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_egress_injected_lm_dm(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
        SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_LMR_DMR_EGR_INJ);
    }
    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ);
    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X40);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
    
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X10);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR3);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X8);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR2);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X31);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
    
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X10);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X38);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X08);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X08);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X01);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    if (user_header_size) {
        if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].first_instr + 53);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].first_instr + 38);
        }
    } else {
        if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].first_instr + 50);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].first_instr + 35);
        }
    }
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da == 0) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR3);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0X1E);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X01);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X9);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xa);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
    
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X10);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PROG_VAR);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xf);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR2);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }
    if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        if (user_header_size) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].first_instr + 52);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].first_instr + 49);
        }
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
            SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
            SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
            SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
            SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
            SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X03);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                         WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

            
                SOC_REG_ABOVE_64_CLEAR(reg_data);
                SOC_REG_ABOVE_64_CLEAR(reg_field);
                SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
                SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
                SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
                SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
                SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
                SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
                SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
                SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
                SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
                SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
                SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X04);
                soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
                SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                             WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                         WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

            
                SOC_REG_ABOVE_64_CLEAR(reg_data);
                SOC_REG_ABOVE_64_CLEAR(reg_field);
                SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
                SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
                SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
                SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
                SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
                SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
                SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
                soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
                SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                             WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
            SOC_REG_ABOVE_64_CLEAR(reg_data);
            SOC_REG_ABOVE_64_CLEAR(reg_field);
            SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
            SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
            SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
            SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
            SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
            SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
            SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
            SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
            SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
            soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                         WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

            
            
                SOC_REG_ABOVE_64_CLEAR(reg_data);
                SOC_REG_ABOVE_64_CLEAR(reg_field);
                SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
                SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
                SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
                SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
                SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
                SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
                SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
                SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
                SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
                SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
                soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
                SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                         WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    if  (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].first_instr + 22);
    } else {
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ].first_instr + 21);
    }
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_rfc6374_o_pwe_bos_fix_jer(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    int const_to_copy=8;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_RFC_6374_PWE_BOS_FIX);

    res = arad_pmf_db_fes_user_header_sizes_get(
               unit,
               &user_header_0_size,
               &user_header_1_size,
               &user_header_egress_pmf_offset_0_dummy,
               &user_header_egress_pmf_offset_1_dummy
             );
    user_header_size = (user_header_0_size + user_header_1_size) / 8 ;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;


    if (user_header_size) {
        
         SOC_REG_ABOVE_64_CLEAR(reg_data);
         SOC_REG_ABOVE_64_CLEAR(reg_field);
         SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
         SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
         SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
         SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
         SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
         SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
         SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
         SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0X1E);
         soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
         SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
     }

    if (SOC_IS_JERICHO(unit) && (SOC_DPP_CONFIG(unit)->pp.oam_statistics))
    {
        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 2);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                  WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

        
        const_to_copy -= 4;
      }

    if (user_header_size == 0)
    {
    	
    	const_to_copy +=8;
    }

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, const_to_copy);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
              WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));


    
    if (user_header_size != 0)
    {
   
         SOC_REG_ABOVE_64_CLEAR(reg_data);
         SOC_REG_ABOVE_64_CLEAR(reg_field);
         SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
         SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
         SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
         SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
         SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
         SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
         SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
         SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
         SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
         SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X11);
         soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
         SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

         
         SOC_REG_ABOVE_64_CLEAR(reg_data);
         SOC_REG_ABOVE_64_CLEAR(reg_field);
         SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
         SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
         SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
         SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
         SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
         SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
         SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
         SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
         SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
         SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x13);
         soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
         SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                   WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

         
         SOC_REG_ABOVE_64_CLEAR(reg_data);
         SOC_REG_ABOVE_64_CLEAR(reg_field);
         SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
         SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
         SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
         SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
         SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
         SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
         SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
         SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
         SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
         soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
         SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                      WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

         
         SOC_REG_ABOVE_64_CLEAR(reg_data);
         SOC_REG_ABOVE_64_CLEAR(reg_field);
         SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
         SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
         SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
         SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
         SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
         SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
         SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
         SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
         soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
         SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                   WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

         
         SOC_REG_ABOVE_64_CLEAR(reg_data);
         SOC_REG_ABOVE_64_CLEAR(reg_field);
         SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0);
         SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
         SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
         SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
         SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
         SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
         SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
         SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
         soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
         SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                   WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

         
         SOC_REG_ABOVE_64_CLEAR(reg_data);
         SOC_REG_ABOVE_64_CLEAR(reg_field);
         SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
         SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
         SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
         SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
         SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
         SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
         SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
         SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
         SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
         SET_OAMP_PE_INST_CONST_BITS(reg_field, 0x22);
         soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
         SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                   WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL,last_program_pointer[unit]++ , reg_data));

    }
    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

        
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X100);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG2);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_CON);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_BUFF2_SIZE_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF2_SIZE_2B);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_egress_injected_qax(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    uint32 user_header_0_size, user_header_1_size, user_header_size;
    uint32 user_header_egress_pmf_offset_0_dummy, user_header_egress_pmf_offset_1_dummy;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_EGR_INJ);
   if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
        programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].pe_const = programs[unit][ARAD_PP_OAMP_PE_PROGS_DEFAULT].first_instr +4;
    } else {
        programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].pe_const = 0;
    }
    res = arad_pmf_db_fes_user_header_sizes_get(
                     unit,
                     &user_header_0_size,
                     &user_header_1_size,
                     &user_header_egress_pmf_offset_0_dummy,
                     &user_header_egress_pmf_offset_1_dummy
                );
    user_header_size = (user_header_0_size + user_header_1_size) / 8;
    SOC_SAND_CHECK_FUNC_RESULT(res, 10, exit);
    user_header_0_size /=8;
    user_header_1_size /=8;




    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X40);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    if (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
    
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X10);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR3);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].first_instr + 24);
    } else {
        SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].first_instr + 23);
    }
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X80);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X8);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR2);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X31);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X18);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X02);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));



    if (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
    
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR3);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field, 0X10);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
    
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0X0);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_INST_VAR_MSB);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));
    if (SOC_DPP_CONFIG(unit)->pp.oamp_flexible_da != 0) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X01);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PKT_VAR3);
        SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {

        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, ((user_header_0_size + user_header_1_size) << 1) & 0X1E);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X20);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_MEM_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG3);
        SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG1);
        SET_OAMP_PE_SHIFT2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_REG1);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_OR);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    } else {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X01);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0X9);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xa);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    if (user_header_size) {
        if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].first_instr + 48);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].first_instr + 47);
        }
    } else {
        if (SOC_DPP_CONFIG(unit)->pp.oam_statistics) {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].first_instr + 44);
        } else {
            SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].first_instr + 43);
        }
    }
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xb);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_TMP_REG4);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X4);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field, 0Xf);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_PKT_VAR2);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X21);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    if (user_header_size) {
    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_INST_VAR);
        SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_FEM);
        SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
        SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG3);
        SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X80);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_0_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    
        SOC_REG_ABOVE_64_CLEAR(reg_data);
        SOC_REG_ABOVE_64_CLEAR(reg_field);
        SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
        SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
        SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
        SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
        SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
        SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
        SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
        SET_OAMP_PE_INST_CONST_BITS(reg_field, user_header_1_size);
        soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                     WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

    }

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_POS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PRG_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



uint32 _arad_pp_oamp_pe_write_inst_egress_injected_48_maid_qax(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t reg_data, reg_field;
    int fst_inst_addr;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SET_FIRST_INSTR(fst_inst_addr, ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX);
    programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX].pe_const =  programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX].first_instr +5;



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ].first_instr + 0);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX2_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_FDBK_FF_WR_BIT(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 40);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ZERO);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 72);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_PDU_OFFS);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 80);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, programs[unit][ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX].first_instr + 20);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_BYTES_RD);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_FEM2_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG3);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_TMP_REG4);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_AND);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_POS);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X1);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 12);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X2);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X1);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG1);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG1);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_SHIFT1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_SHIFT_SRC_CONST);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_CONST);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 0X22);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));



    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_ADD);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NEVER);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_NXT_JMP);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 16);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));

 
    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_FDBK_FF_RD_BIT(reg_field, 0X1);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X0);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_FDBK_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X1);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG4);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG4);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);
    SET_OAMP_PE_IN_FIFO_RD_BITS(reg_field, 0X1);
    SET_OAMP_PE_FEM1_SEL_BITS(reg_field,  ARAD_PP_OAMP_PE_FEM_DEF_PR(unit));
    SET_OAMP_PE_MUX1_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_MUX_SRC_IN_FIFO);
    SET_OAMP_PE_MERGE1_INST_BITS(reg_field, ARAD_PP_OAMP_PE_MERGE_INST_FEM);
    SET_OAMP_PE_BUFF_WR_BITS(reg_field, 0X0);
    SET_OAMP_PE_OP1_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_TMP_REG2);
    SET_OAMP_PE_OP2_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP_SEL_INST_VAR);
    SET_OAMP_PE_OP3_SEL_BITS(reg_field, ARAD_PP_OAMP_PE_OP3_SEL_ALU_OUT);
    SET_OAMP_PE_ALU_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_ACT_SUB);
    SET_OAMP_PE_ALU_DST_BITS(reg_field, ARAD_PP_OAMP_PE_ALU_DST_TMP_REG2);
    SET_OAMP_PE_CMP2_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_NPOS);
    SET_OAMP_PE_CMP1_ACT_BITS(reg_field, ARAD_PP_OAMP_PE_CMP_ACT_ALWAYS);
    SET_OAMP_PE_BUFF1_SIZE_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_VLD_B);
    SET_OAMP_PE_INST_SRC_BITS(reg_field, ARAD_PP_OAMP_PE_INST_SRC_LOP_NXT);
    SET_OAMP_PE_INST_CONST_BITS(reg_field, 4);
    soc_OAMP_PE_PROGRAMm_field_set(unit, reg_data, PROG_DATAf, reg_field);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_data));


    SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit,
                                 WRITE_OAMP_PE_PROGRAMm(unit, MEM_BLOCK_ALL, last_program_pointer[unit]++, reg_default_instr[unit]));

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}








STATIC uint32 _arad_pp_oamp_pe_write_to_pe_prog_mem(SOC_SAND_IN int unit) {
    uint32 res;
    ARAD_PP_OAMP_PE_PROGRAMS prog;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    

    

    for (prog=0 ;prog < ARAD_PP_OAMP_PE_PROGS_NOF_PROGS ; ++prog) {
        if (programs[unit][prog].instruction_func) {
            res = programs[unit][prog].instruction_func(unit);
            SOC_SAND_CHECK_FUNC_RESULT(res, 165, exit);

        }
    }




exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


STATIC uint32 _arad_pp_oamp_pe_nibble_select_profile_get(
   SOC_SAND_IN  int             unit,
   SOC_SAND_IN  uint32          prog_pe_profile,
   SOC_SAND_OUT soc_field_t     *ls_field,
   SOC_SAND_OUT soc_field_t     *ms_field
   ) {

    
    soc_field_t arr_ls_nibble_select_f[16] = {
        PE_LS_NIBBLE_SELECT_PROF_0f,PE_LS_NIBBLE_SELECT_PROF_1f,
        PE_LS_NIBBLE_SELECT_PROF_2f,PE_LS_NIBBLE_SELECT_PROF_3f,
        PE_LS_NIBBLE_SELECT_PROF_4f,PE_LS_NIBBLE_SELECT_PROF_5f,
        PE_LS_NIBBLE_SELECT_PROF_6f,PE_LS_NIBBLE_SELECT_PROF_7f,
        PE_LS_NIBBLE_SELECT_PROF_8f,PE_LS_NIBBLE_SELECT_PROF_9f,
        PE_LS_NIBBLE_SELECT_PROF_10f,PE_LS_NIBBLE_SELECT_PROF_11f,
        PE_LS_NIBBLE_SELECT_PROF_12f,PE_LS_NIBBLE_SELECT_PROF_13f,
        PE_LS_NIBBLE_SELECT_PROF_14f,PE_LS_NIBBLE_SELECT_PROF_15f,
    };

    
    soc_field_t arr_ms_nibble_select_f[16] = {
        PE_MS_NIBBLE_SELECT_PROF_0f,PE_MS_NIBBLE_SELECT_PROF_1f,
        PE_MS_NIBBLE_SELECT_PROF_2f,PE_MS_NIBBLE_SELECT_PROF_3f,
        PE_MS_NIBBLE_SELECT_PROF_4f,PE_MS_NIBBLE_SELECT_PROF_5f,
        PE_MS_NIBBLE_SELECT_PROF_6f,PE_MS_NIBBLE_SELECT_PROF_7f,
        PE_MS_NIBBLE_SELECT_PROF_8f,PE_MS_NIBBLE_SELECT_PROF_9f,
        PE_MS_NIBBLE_SELECT_PROF_10f,PE_MS_NIBBLE_SELECT_PROF_11f,
        PE_MS_NIBBLE_SELECT_PROF_12f,PE_MS_NIBBLE_SELECT_PROF_13f,
        PE_MS_NIBBLE_SELECT_PROF_14f,PE_MS_NIBBLE_SELECT_PROF_15f,
    };

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SOC_SAND_CHECK_NULL_INPUT(ls_field);
    SOC_SAND_CHECK_NULL_INPUT(ms_field);

    if (prog_pe_profile >= ARAD_PP_OAMP_PE_NOF_PROG_SEL_PROFILES(unit)) {
        SOC_SAND_SET_ERROR_MSG((_BSL_SOCDNX_SAND_MSG("Undefined program pe profile: %d."), prog_pe_profile));
    }

    
    *ls_field = arr_ls_nibble_select_f[prog_pe_profile];
    *ms_field = arr_ms_nibble_select_f[prog_pe_profile];

    SOC_SAND_EXIT_NO_ERROR;
exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



soc_error_t arad_pp_oam_oamp_pe_gen_mem_set(int unit, int gen_mem_index, int gen_mem_data){

    uint32 res,reg,reg_val =gen_mem_data ;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    soc_OAMP_PE_GEN_MEMm_field_set(unit, &reg, PE_GEN_DATAf, &reg_val);
    SOC_SAND_SOC_IF_ERROR_RETURN(res, 40, exit, WRITE_OAMP_PE_GEN_MEMm(unit, MEM_BLOCK_ALL, gen_mem_index, &reg)); 

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}

soc_error_t arad_pp_oam_oamp_pe_gen_mem_get(int unit, int gen_mem_index, uint32 *gen_mem_data){

    uint32 res,reg,reg_val;
    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    SOC_SAND_SOC_IF_ERROR_RETURN(res, 40, exit, READ_OAMP_PE_GEN_MEMm(unit, MEM_BLOCK_ALL, gen_mem_index, &reg)); 
    soc_OAMP_PE_GEN_MEMm_field_get(unit, &reg, PE_GEN_DATAf, &reg_val);

    *gen_mem_data = reg_val;

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



STATIC uint32 _arad_pp_oamp_pe_write_nibble_selection_profiles(SOC_SAND_IN int unit) {
    uint32 res;
    soc_reg_above_64_val_t   reg_val;
    ARAD_PP_OAMP_PE_PROGRAMS prog;
    uint32 program_profile;
    soc_field_t ls_prof_f=0, ms_prof_f=0;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    if (!SOC_IS_ARADPLUS_A0(unit)) {
        SOC_SAND_SET_ERROR_MSG((_BSL_SOCDNX_SAND_MSG("Internal error: Arad+ function called for other device (_arad_pp_oamp_pe_write_nibble_selection_profiles)")));
    }

    for (prog=0 ;prog < ARAD_PP_OAMP_PE_PROGS_NOF_PROGS ; ++prog) {
        if (programs[unit][prog].instruction_func || prog==ARAD_PP_OAMP_PE_PROGS_DOWN_MEP_TLV_FIX) { 
            
            

            
            arad_pp_oamp_pe_program_profile_get(unit, prog, &program_profile);

            
            res = _arad_pp_oamp_pe_nibble_select_profile_get(unit, program_profile, &ls_prof_f, &ms_prof_f);
            SOC_SAND_CHECK_FUNC_RESULT(res, 5, exit);

            if (programs[unit][prog].ls_nibble_select != -1) {
                SOC_SAND_SOC_IF_ERROR_RETURN(res, 10, exit, READ_OAMP_NIBBLE_SELECT_FOR_PEr(unit, reg_val));
                soc_reg_above_64_field32_set(unit, OAMP_NIBBLE_SELECT_FOR_PEr, reg_val, ls_prof_f,
                                             programs[unit][prog].ls_nibble_select);
                SOC_SAND_SOC_IF_ERROR_RETURN(res, 20, exit, WRITE_OAMP_NIBBLE_SELECT_FOR_PEr(unit, reg_val));
            }
            if (programs[unit][prog].ms_nibble_select != -1) {
                SOC_SAND_SOC_IF_ERROR_RETURN(res, 30, exit, READ_OAMP_NIBBLE_SELECT_FOR_PEr(unit, reg_val));
                soc_reg_above_64_field32_set(unit, OAMP_NIBBLE_SELECT_FOR_PEr, reg_val, ms_prof_f,
                                             programs[unit][prog].ms_nibble_select);
                SOC_SAND_SOC_IF_ERROR_RETURN(res, 40, exit, WRITE_OAMP_NIBBLE_SELECT_FOR_PEr(unit, reg_val));
            }
        }
    }

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


STATIC uint32 _jer_pp_oamp_pe_write_pe_profiles_info(SOC_SAND_IN int unit) {
    uint32 res;
    ARAD_PP_OAMP_PE_PROGRAMS prog;
    uint32 profile_idx;
    uint32 program_profile;
    uint32 pe_prof_data;
    int    sw_state_program;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    if (SOC_IS_ARADPLUS_AND_BELOW(unit)) {
        SOC_SAND_SET_ERROR_MSG((_BSL_SOCDNX_SAND_MSG("Internal error: Jericho function called for other device (_jer_pp_oamp_pe_write_pe_profiles_info)")));
    }

    for (prog=0 ;prog < ARAD_PP_OAMP_PE_PROGS_NOF_PROGS ; ++prog) {
        OAM_ACCESS.prog_used.get(unit, prog, &sw_state_program);
        if ((sw_state_program != -1)
           ||(_BCM_OAM_IS_JUMBO_TLV_DM_ENABLE(unit) && ((prog == ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV_11B_MAID) || (prog == ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV_48B_MAID)))) {
            
            
            arad_pp_oamp_pe_program_profile_get(unit, prog, &program_profile);

            for(profile_idx=0; profile_idx < programs[unit][prog].nof_mep_pe_profiles; profile_idx++) {
                
                SOC_SAND_SOC_IF_ERROR_RETURN(res, 30, exit, READ_OAMP_PE_PROFr(unit, program_profile + profile_idx, &pe_prof_data));

                soc_reg_field_set(unit, OAMP_PE_PROFr, &pe_prof_data, PE_VAR_8_NIBBLE_SELECT_0_PROF_Nf,
                        programs[unit][prog].mep_pe_prof_info.pe_var_8_nibble_select_0);
                soc_reg_field_set(unit, OAMP_PE_PROFr, &pe_prof_data, PE_VAR_8_NIBBLE_SELECT_1_PROF_Nf,
                        programs[unit][prog].mep_pe_prof_info.pe_var_8_nibble_select_1);
                soc_reg_field_set(unit, OAMP_PE_PROFr, &pe_prof_data, PE_VAR_16_NIBBLE_SELECT_0_PROF_Nf,
                        programs[unit][prog].mep_pe_prof_info.pe_var_16_nibble_select_0);
                soc_reg_field_set(unit, OAMP_PE_PROFr, &pe_prof_data, PE_VAR_16_NIBBLE_SELECT_1_PROF_Nf,
                        programs[unit][prog].mep_pe_prof_info.pe_var_16_nibble_select_1);

                soc_reg_field_set(unit, OAMP_PE_PROFr, &pe_prof_data, PE_MEP_INSERT_PROF_Nf,
                        programs[unit][prog].mep_pe_prof_info.pe_mep_insert);

                SOC_SAND_SOC_IF_ERROR_RETURN(res, 30, exit, WRITE_OAMP_PE_PROFr(unit, program_profile + profile_idx, pe_prof_data));
            }
        }
    }

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}






#define SET_PE_FIRST_INSRTUCTION_PTR(index, instr_ptr,reg_data) \
    do {\
    soc_reg_above_64_val_t reg_field={0};\
    reg_field[0] = instr_ptr;\
    if (SOC_IS_JERICHO(unit)) {\
        uint32 reg32=0;\
        soc_reg_field_set(unit,OAMP_PE_PTRr,&reg32, PE_PTR_Nf,instr_ptr );\
        SOC_SAND_SOC_IF_ERROR_RETURN(res,50,exit, WRITE_OAMP_PE_PTRr(unit,index,reg32));\
    }\
    else {\
        uint32 pe_ptr_fields[] = { PE_PTR_0f, PE_PTR_1f, PE_PTR_2f, PE_PTR_3f, PE_PTR_4f, PE_PTR_5f, PE_PTR_6f, PE_PTR_7f };\
        soc_reg_above_64_field_set(unit, OAMP_PE_FIRST_INSTr, reg_data, pe_ptr_fields[index], reg_field);\
    }\
} while (0)
    
#define SET_PE_CONST_DATA(index, const_data,reg_data) \
    do {\
    soc_reg_above_64_val_t reg_field={0};\
    reg_field[0] = const_data;\
    if (SOC_IS_JERICHO(unit)) {\
        uint32 reg32=0;\
        soc_reg_field_set(unit,OAMP_PE_CONSTr,&reg32, PE_CONST_Nf,const_data );\
        SOC_SAND_SOC_IF_ERROR_RETURN(res,50,exit, WRITE_OAMP_PE_CONSTr(unit, index,reg32));\
    }\
    else {\
        uint32 pe_const_fields[] = { PE_CONST_0f, PE_CONST_1f, PE_CONST_2f, PE_CONST_3f, PE_CONST_4f, PE_CONST_5f, PE_CONST_6f, PE_CONST_7f, };\
        soc_reg_above_64_field_set(unit, OAMP_PE_FIRST_INSTr, reg_data, pe_const_fields[index], reg_field);\
    }\
} while (0)

#define WRITE_OAMP_FIRST_ISTRUCTION_REGISTER(regg_data)\
    if (SOC_IS_ARADPLUS_AND_BELOW(unit)){  \
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_FIRST_INSTr(unit, reg_data));\
    }


uint32 arad_pp_oamp_pe_unsafe(SOC_SAND_IN int unit) {
    uint32
       res = SOC_SAND_OK;
    soc_reg_above_64_val_t reg_data, reg_field;
    soc_reg_above_64_val_t reg_data_fem[2];
    uint32 fem_prog_fields[] = { FEM_PROG_0f, FEM_PROG_1f, FEM_PROG_2f, FEM_PROG_3f, FEM_PROG_4f,
    
         FEM_PROG_5f, FEM_PROG_6f, FEM_PROG_7f, FEM_PROG_8f, FEM_PROG_9f,FEM_PROG_10f};
    uint32 fem_prog_reg[] = {OAMP_PE_FEM_CFG_1r, OAMP_PE_FEM_CFG_2r};
    uint32 reg32;
    int i, prog_used = 0;
    uint8 oam_pe_is_init = 0;
    int   sw_state_program;

    
    static soc_reg_above_64_val_t lfem_values[_ARAD_PP_OAMP_PE_NUM_DEFINED_LFEMS]= {
         {0x20820820, 0x20408208, 0x1c61440c}, 
         {0x208203CE, 0x8208208,  0x82082082}, 
         {0x5C6DA658, 0x08207DE7, 0x82082082}, 
         {0x40820820, 0x61440C20, 0x2CA2481C},
         {0x58820820, 0x081C6DA6, 0x82082082}, 
         {0x20820820, 0x8208208, 0x82081962},  
         {0x20820820, 0xB6A08208, 0x82082071}, 
         {0x95513491, 0x8206175, 0x82082082}, 
        
         {0x208206da, 0x8208208, 0x82082082}, 
         {0x20820820, 0x7de8208, 0x86182082}, 
        {0x20820820, 0x85d68208, 0x75c6da65}, 
        {0x20820820, 0x08208208, 0x5544d245}, 
        {0x20820820,0x08208208,0x86165882}, 
        {0x544D2450,0xA6605D65,0x7DE75C6D}, 
        
        {0x61852450, 0xA6585D68, 0x7DE75C6D},
	{0x20820820, 0x04918208, 0x82082082},
	{0x91420820, 0x75955134, 0x71b69961},
    };

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    if (_BCM_OAM_IS_JUMBO_TLV_DM_ENABLE(unit)) {
         
         
        lfem_values[8][0]= 0x585D6554;
        lfem_values[8][1]= 0xE75C6DA6;
        lfem_values[8][2]= 0x00007D;
    }

    sw_state_access[unit].dpp.soc.arad.pp.oamp_pe.oamp_pe_init.get(unit, &oam_pe_is_init);
    if(oam_pe_is_init){
        SOC_SAND_SET_ERROR_MSG((_BSL_SOCDNX_SAND_MSG(" PE has been initialized, error must happen.")));
    }
    _arad_pp_oamp_pe_programs_init(unit);

    
    res = _arad_pp_oamp_pe_programs_usage_init(unit);
    SOC_SAND_CHECK_FUNC_RESULT(res, 24, exit);

    _arad_pp_oamp_pe_init_lfems(unit);
    _arad_pp_oamp_pe_mep_pe_init(unit);

    res = _arad_pp_oamp_pe_programs_alloc(unit);
    SOC_SAND_CHECK_FUNC_RESULT(res, 25, exit);

    
    res = _arad_pp_oamp_pe_write_to_tcam(unit);
    SOC_SAND_CHECK_FUNC_RESULT(res, 25, exit);

    res = _arad_pp_oamp_pe_write_to_pe_prog_mem(unit);
    SOC_SAND_CHECK_FUNC_RESULT(res, 25, exit);

    if (SOC_IS_JERICHO(unit)) {
        res = _jer_pp_oamp_pe_write_pe_profiles_info(unit);
    }
    else if (SOC_IS_ARADPLUS(unit)) {
        res = _arad_pp_oamp_pe_write_nibble_selection_profiles(unit);
    }
    SOC_SAND_CHECK_FUNC_RESULT(res, 25, exit);

    SOC_REG_ABOVE_64_CLEAR(reg_data);
    SOC_REG_ABOVE_64_CLEAR(reg_field);



    
    if (SOC_IS_ARADPLUS_AND_BELOW(unit)) {
        reg_field[0] =  ARAD_PP_OAMP_PE_MAX_INSTR_COUNT;
        soc_reg_above_64_field_set(unit, OAMP_PE_FIRST_INSTr, reg_data, MAX_INSTR_COUNTf, reg_field);
    } else {
        uint32 reg32 = 0;
        soc_field_t default_instr_field = SOC_IS_QAX(unit) ? DEFAULT_INST_ADDRf : PE_DEFAULT_INSTRUCTIONf;
        soc_reg_field_set(unit, OAMP_PE_INSTr, &reg32, MAX_INSTR_COUNTf, ARAD_PP_OAMP_PE_MAX_INSTR_COUNT);
        soc_reg_field_set(unit, OAMP_PE_INSTr,&reg32, default_instr_field, 0); 
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_INSTr(unit,reg32));
    }


    
    for (i = 0; i < ARAD_PP_OAMP_PE_PROGS_NOF_PROGS; ++i) {
        OAM_ACCESS.prog_used.get(unit, i, &sw_state_program);
        if (sw_state_program != -1) {
            SET_PE_FIRST_INSRTUCTION_PTR(prog_used, programs[unit][i].first_instr,reg_data);
            SET_PE_CONST_DATA(prog_used, programs[unit][i].pe_const, reg_data);
            ++prog_used;
        }
    }

    WRITE_OAMP_FIRST_ISTRUCTION_REGISTER(reg_data); 


    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "PE prog register set, now setting lfems\n")));
    
    if (SOC_IS_QAX(unit)) {
        for (i = 0; (i < ARAD_PP_OAMP_PE_NUM_LFEM(unit)) && (i < _ARAD_PP_OAMP_PE_NUM_DEFINED_LFEMS); ++i) {
            if (lfem_usage[unit][i]) {
                soc_reg_above_64_field_set(unit, OAMP_PE_FEM_MAPr, reg_data_fem[0], PE_FEM_MAPf, lfem_values[i]); 
                SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_FEM_MAPr(unit, i, reg_data_fem[0]));
            }
        }
    }
    else {
        for (i = 0; (i < ARAD_PP_OAMP_PE_NUM_LFEM(unit)) && (i < _ARAD_PP_OAMP_PE_NUM_DEFINED_LFEMS); ++i) {
            if (lfem_usage[unit][i]) {
                
                
                soc_reg_above_64_field_set(unit, fem_prog_reg[i/6], reg_data_fem[i/6], fem_prog_fields[i], lfem_values[i]);
            }
        }

        SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_FEM_CFG_1r(unit, reg_data_fem[0]));
        if (SOC_IS_JERICHO(unit)) {
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 13, exit, WRITE_OAMP_PE_FEM_CFG_2r(unit, reg_data_fem[1]));
        }
    }

    LOG_VERBOSE(BSL_LS_SOC_OAM,
                (BSL_META_U(unit,
                            "Done with the lfems.\n")));

    if (SOC_IS_ARADPLUS_A0(unit)) {
        
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 30, exit, READ_OAMP_SPARE_REGISTER_3r(unit, &reg32));
        reg32 |= (1<<31);
        SOC_SAND_SOC_IF_ERROR_RETURN(res, 35, exit, WRITE_OAMP_SPARE_REGISTER_3r(unit, reg32));
    }

exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}


void _arad_pp_oamp_pe_instruction_field_details_init(int unit)
{
    sal_memset(instruction_field_size[unit], 0, sizeof(instruction_field_size[unit]));

    if (SOC_IS_QAX(unit)) {
        instruction_field_start[unit][ARAD_PP_OAMP_PE_IN_FIFO_RD_BITS] = 0;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FEM1_SEL_BITS] = 1;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FEM2_SEL_BITS] = 6;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_MUX1_SRC_BITS] = 11;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_MERGE1_INST_BITS] = 16;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_SHIFT1_SRC_BITS] = 18;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_SHIFT2_SRC_BITS] = 21;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FDBK_FF_WR_BIT] = 24;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUFF_WR_BITS] = 25;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_BITS] = 27;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_OP1_SEL_BITS] = 30;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_OP2_SEL_BITS] = 34;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_ALU_ACT_BITS] = 38;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_CMP1_ACT_BITS] = 40;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_ALU_DST_BITS] = 43;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUF_EOP_BITS] = 45;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUF_EOP_FRC_BIT] = 43;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_INST_CONST_BITS] = 47;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FDBK_FF_RD_BIT] = 58;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_OP3_SEL_BITS] = 59;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_CMP2_ACT_BITS] = 63;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_INST_SRC_BITS] = 66;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_MUX2_SRC_BITS] = 68;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUFF2_SIZE_BITS] = 73;

        instruction_field_size[unit][ARAD_PP_OAMP_PE_IN_FIFO_RD_BITS] = 0 - 0 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FEM1_SEL_BITS] = 5 - 1 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FEM2_SEL_BITS] = 10 - 6 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_MUX1_SRC_BITS] = 15 - 11 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_MERGE1_INST_BITS] = 17 - 16 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_SHIFT1_SRC_BITS] = 20 - 18 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_SHIFT2_SRC_BITS] = 23 - 21 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FDBK_FF_WR_BIT] = 24 - 24 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUFF_WR_BITS] = 26 - 25 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_BITS] = 29 - 27 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_OP1_SEL_BITS] = 33 - 30 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_OP2_SEL_BITS] = 37 - 34 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_ALU_ACT_BITS] = 39 - 38 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_CMP1_ACT_BITS] = 42 - 40 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_ALU_DST_BITS] = 44 - 43 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUF_EOP_BITS] = 46 - 45 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_INST_CONST_BITS] = 57 - 47 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FDBK_FF_RD_BIT] = 58 - 58 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_OP3_SEL_BITS] = 62 - 59 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_CMP2_ACT_BITS] = 65 - 63 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_INST_SRC_BITS] = 67 - 66 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_MUX2_SRC_BITS] = 72 - 68 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUFF2_SIZE_BITS] = 74 - 73 + 1;

    }
    else if (SOC_IS_JERICHO(unit)) {
        instruction_field_start[unit][ARAD_PP_OAMP_PE_IN_FIFO_RD_BITS] = 0;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FEM1_SEL_BITS] = 1;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FEM2_SEL_BITS] = 5;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_MUX1_SRC_BITS] = 9;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_MERGE1_INST_BITS] = 13;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_SHIFT1_SRC_BITS] = 15;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_SHIFT2_SRC_BITS] = 18;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FDBK_FF_WR_BIT] = 21;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUFF_WR_BITS] = 22;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_BITS] = 24;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_OP1_SEL_BITS] = 27;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_OP2_SEL_BITS] = 31;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_ALU_ACT_BITS] = 35;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_CMP1_ACT_BITS] = 37;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_ALU_DST_BITS] = 40;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUF_EOP_BITS] = 42;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUF_EOP_FRC_BIT] = 43;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_INST_CONST_BITS] = 44;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FDBK_FF_RD_BIT] = 54;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_OP3_SEL_BITS] = 55;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_CMP2_ACT_BITS] = 59;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_INST_SRC_BITS] = 62;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_MUX2_SRC_BITS] = 64;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUFF2_SIZE_BITS] = 68;

        instruction_field_size[unit][ARAD_PP_OAMP_PE_IN_FIFO_RD_BITS] = 0 - 0 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FEM1_SEL_BITS] = 4 - 1 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FEM2_SEL_BITS] = 8 - 5 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_MUX1_SRC_BITS] = 12 - 9 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_MERGE1_INST_BITS] = 14 - 13 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_SHIFT1_SRC_BITS] = 17 - 15 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_SHIFT2_SRC_BITS] = 20 - 18 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FDBK_FF_WR_BIT] = 21 - 21 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUFF_WR_BITS] = 23 - 22 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUFF1_SIZE_SRC_BITS] = 26 - 24 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_OP1_SEL_BITS] = 30 - 27 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_OP2_SEL_BITS] = 34 - 31 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_ALU_ACT_BITS] = 36 - 35 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_CMP1_ACT_BITS] = 39 - 37 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_ALU_DST_BITS] = 41 - 40 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUF_EOP_BITS] = 43 - 42 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_INST_CONST_BITS] = 53 - 44 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FDBK_FF_RD_BIT] = 54 - 54 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_OP3_SEL_BITS] = 58 - 55 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_CMP2_ACT_BITS] = 61 - 59 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_INST_SRC_BITS] = 63 - 62 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_MUX2_SRC_BITS] = 67 - 64 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUFF2_SIZE_BITS] = 69 - 68 + 1;
    }
    else { 
        instruction_field_start[unit][ARAD_PP_OAMP_PE_IN_FIFO_RD_BITS] = 0;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FEM1_SEL_BITS] = 1;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FEM2_SEL_BITS] = 5;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_MUX1_SRC_BITS] = 9;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_MERGE1_INST_BITS] = 13;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_SHIFT1_SRC_BITS] = 15;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_SHIFT2_SRC_BITS] = 18;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FDBK_FF_WR_BIT] = 21;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUFF_WR_BIT] = 22;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_BITS] = 23;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_OP1_SEL_BITS] = 26;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_OP2_SEL_BITS] = 30;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_ALU_ACT_BITS] = 34;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_CMP1_ACT_BITS] = 36;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_ALU_DST_BITS] = 39;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUF_EOP_BIT] = 41;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_BUF_EOP_FRC_BIT] = 42;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_INST_CONST_BITS] = 43;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_FDBK_FF_RD_BIT] = 51;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_OP3_SEL_BITS] = 52;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_CMP2_ACT_BITS] = 55;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_INST_SRC_BITS] = 58;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_MUX2_SRC_BITS] = 60;
        instruction_field_start[unit][ARAD_PP_OAMP_PE_MERGE2_INST_BITS] = 64;

        instruction_field_size[unit][ARAD_PP_OAMP_PE_IN_FIFO_RD_BITS] = 0 - 0 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FEM1_SEL_BITS] = 4 - 1 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FEM2_SEL_BITS] = 8 - 5 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_MUX1_SRC_BITS] = 12 - 9 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_MERGE1_INST_BITS] = 14 - 13 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_SHIFT1_SRC_BITS] = 17 - 15 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_SHIFT2_SRC_BITS] = 20 - 18 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FDBK_FF_WR_BIT] = 21 - 21 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUFF_WR_BIT] = 22 - 22 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUFF_SIZE_SRC_BITS] = 25 - 23 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_OP1_SEL_BITS] = 29 - 26 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_OP2_SEL_BITS] = 33 - 30 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_ALU_ACT_BITS] = 35 - 34 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_CMP1_ACT_BITS] = 38 - 36 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_ALU_DST_BITS] = 40 - 39 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUF_EOP_BIT] = 41 - 41 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_BUF_EOP_FRC_BIT] = 42 - 42 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_INST_CONST_BITS] = 50 - 43 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_FDBK_FF_RD_BIT] = 51 - 51 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_OP3_SEL_BITS] = 54 - 52 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_CMP2_ACT_BITS] = 57 - 55 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_INST_SRC_BITS] = 59 - 58 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_MUX2_SRC_BITS] = 63 - 60 + 1;
        instruction_field_size[unit][ARAD_PP_OAMP_PE_MERGE2_INST_BITS] = 65 - 64 + 1;

    }
}

uint32
    arad_pp_oamp_pe_seamless_bfd_src_port_set(
        SOC_SAND_IN   int                                 unit,
        SOC_SAND_OUT  uint32                              src_port)
    {
        uint32 reg32, res = SOC_SAND_OK;
        int sw_state_program;
        SOC_SAND_INIT_ERROR_DEFINITIONS(0);

        OAM_ACCESS.instruction_func_is_valid.get(unit, ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD, &sw_state_program);
        if (sw_state_program) {
            OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD, &sw_state_program);
            SOC_SAND_SOC_IF_ERROR_RETURN(res,50,exit, READ_OAMP_PE_CONSTr(unit, sw_state_program, &reg32));

            
            src_port &= 0xffff;
            reg32 &=0xffff0000;
            reg32 |= src_port;

            SOC_SAND_SOC_IF_ERROR_RETURN(res,50,exit, WRITE_OAMP_PE_CONSTr(unit, sw_state_program, reg32));
        }
        SOC_EXIT;
    exit:
        SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
    }

uint32
    arad_pp_oamp_pe_seamless_bfd_src_port_get(
        SOC_SAND_IN   int                                 unit,
        SOC_SAND_OUT  uint32                             *src_port)
    {
        uint32 reg32, res= SOC_SAND_OK;
        int sw_state_program;
        SOC_SAND_INIT_ERROR_DEFINITIONS(0);

        OAM_ACCESS.instruction_func_is_valid.get(unit, ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD, &sw_state_program);
        if (sw_state_program) {
            OAM_ACCESS.prog_used.get(unit, ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD, &sw_state_program);
            SOC_SAND_SOC_IF_ERROR_RETURN(res,50,exit, READ_OAMP_PE_CONSTr(unit, sw_state_program, &reg32));

            
            reg32 &= 0xffff;
            *src_port = reg32;
        }
    exit:
        SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
    }

void
  arad_pp_oamp_pe_program_profile_get(
    SOC_SAND_IN   int                                 unit,
    SOC_SAND_IN   ARAD_PP_OAMP_PE_PROGRAMS     program_id,
    SOC_SAND_OUT  uint32                                 *program_profile
  )
{
     uint32  sw_state_mep_pe_profile;
     OAM_ACCESS.mep_pe_profile.get(unit, program_id, &sw_state_mep_pe_profile);
     *program_profile = sw_state_mep_pe_profile;
}

STATIC void
  _arad_pp_oamp_pe_prog_id_to_prog_name(
    SOC_SAND_IN int unit,
    SOC_SAND_IN uint8 prog_id,
    SOC_SAND_OUT char** prog_name
)
{
    switch(prog_id)
    {
    case ARAD_PP_OAMP_PE_PROGS_DEFAULT:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_DEFAULT";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_DEFAULT_CCM:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_DEFAULT_CCM";
        break;
    case ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER";
        break;
    case ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_JER";
        break;
    case ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_CCM_JER:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_CCM_JER";
        break;
    case ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_MAID_11B_JER:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_OAMP_SERVER_MAID_11B_JER";
        break;
    case ARAD_PP_OAMP_PE_PROGS_1DM:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_1DM";
        break;
    case ARAD_PP_OAMP_PE_PROGS_1DM_DOWN:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_1DM_DOWN";
        break;
    case ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_ETH_TLV_ON_SERVER";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_BFD_ECHO:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_BFD_ECHO";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_BFD_UDP_CHECKSUM:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_BFD_UDP_CHECKSUM";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_OAMTS_DOWN_MEP:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_OAMTS_DOWN_MEP";
        break;    
    case ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC:
       *prog_name = "ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC";
        break;
    case ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_UP_MEP_MAC_MC";
        break;
    case ARAD_PP_OAMP_PE_PROGS_DOWN_MEP_TLV_FIX:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_DOWN_MEP_TLV_FIX";
        break;
    case ARAD_PP_OAMP_PE_PROGS_BFD_IPV4_SINGLE_HOP:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_BFD_IPV4_SINGLE_HOP";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_UDH:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_UDH";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_MAID_11B_END_TLV_ON_SERVER";
        break;
    case ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_JER";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_UDH_PUNT_JER:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_UDH_PUNT_JER";
        break;
    case ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_CCM_JER:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_PPH_ADD_UDH_CCM_JER";
        break;
    case ARAD_PP_OAMP_PE_PROGS_MHOP_SHOP_BFD:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_MHOP_SHOP_BFD";
        break;
    case ARAD_PP_OAMP_PE_PROGS_DPORT_AND_MYDISCR_UPDATE_BFD:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_DPORT_AND_MYDISCR_UPDATE_BFD";
        break;
    case ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_SEAMLESS_BFD";
        break;
    case ARAD_PP_OAMP_PE_PROGS_CHANGE_DPORT_TO_SHOP_BFD:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_CHANGE_DPORT_TO_SHOP_BFD";
        break;
    case ARAD_PP_OAMP_PE_PROGS_MICRO_BFD:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_MICRO_BFD";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_BFD_PWE_BOS_FIX:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_BFD_PWE_BOS_FIX";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_RFC_6374_PWE_BOS_FIX:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_RFC_6374_PWE_BOS_FIX";
        break;
    case ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_MAID_48_UDH";
        break;
    case ARAD_PP_OAMP_PE_PROGS_MAID_48:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_MAID_48";
        break;
    case ARAD_PP_OAMP_PE_PROGS_LMM_DMM_FLEXIBLE_DA_QAX:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_LMM_DMM_FLEXIBLE_DA_QAX";
        break;
    case ARAD_PP_OAMP_PE_PROGS_SLM_DOWN:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_SLM_DOWN";
        break;
    case ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_QAX";
        break;
    case ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_DM_COUNT_QAX";
        break;
    case ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_SLM_EGR_INJ";
        break;
    case ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_LM_DM_EGR_INJ";
        break;
    case ARAD_PP_OAMP_PE_PROGS_EGR_INJ:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_EGR_INJ";
        break;
    case ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX:
         *prog_name = "ARAD_PP_OAMP_PE_PROGS_CCM_COUNT_48_MAID_QAX";
         break;
    case ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP_DIS_COUNT:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_MPLS_TP_DIS_COUNT";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE_DIS_COUNT:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_CONSTRUCT_1711_PWE_DIS_COUNT";  
        break;
    case ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_JUMBO_DM_TLV";
        break;
    case ARAD_PP_OAMP_PE_PROGS_MPLS_TP_VCCV:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_MPLS_TP_VCCV";
        break;
    case ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX:
        *prog_name = "ARAD_PP_OAMP_PE_PROGS_EGR_INJ_48_MAID_QAX";
        break;
    default:
        *prog_name = "Unknown program"; 
        break;
    }
}



uint32
  arad_pp_oamp_pe_print_all_programs_data(int unit)
{
    int program_id;
    char* prog_name;
    int   sw_state_program;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    for (program_id = 0; program_id < ARAD_PP_OAMP_PE_PROGS_NOF_PROGS; program_id++) {
        OAM_ACCESS.instruction_func_is_valid.get(unit, program_id, &sw_state_program);
        if (sw_state_program) {
            _arad_pp_oamp_pe_prog_id_to_prog_name(unit, program_id, &prog_name);
            LOG_CLI((BSL_META_U(unit,
                                "program %d: %s\n"), program_id, prog_name));
            OAM_ACCESS.prog_used.get(unit, program_id, &sw_state_program);
            LOG_CLI((BSL_META_U(unit,
                                "selected program: %d\n"), sw_state_program));
        }
    }
    SOC_EXIT;
exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}

uint32
  arad_pp_oamp_pe_print_last_program_data(int unit)
{    
    uint32 res = SOC_SAND_OK;
    int program_id;
    char* prog_name;
    uint32 num_oamp_pe = 1;
    uint32 oamp_pe_id;
    soc_reg_above_64_val_t reg_val;
    uint32 last_prog[2];
    int    sw_state_program;

    SOC_SAND_INIT_ERROR_DEFINITIONS(0);

    if (SOC_IS_JERICHO(unit)) {
        if (SOC_IS_QAX(unit)) {
            num_oamp_pe = 2;
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 10, exit, READ_OAMP_PE_STATUS_1r(unit, reg_val));
            last_prog[0] = soc_reg_above_64_field32_get(unit, OAMP_PE_STATUS_1r, reg_val, LAST_PROG_IDX_1f);
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 10, exit, READ_OAMP_PE_STATUS_2r(unit, reg_val));
            last_prog[1] = soc_reg_above_64_field32_get(unit, OAMP_PE_STATUS_2r, reg_val, LAST_PROG_IDX_2f);
        }
        else {
            SOC_SAND_SOC_IF_ERROR_RETURN(res, 10, exit, READ_OAMP_PE_STATUSr(unit, reg_val));
            last_prog[0] = soc_reg_above_64_field32_get(unit, OAMP_PE_STATUSr, reg_val, LAST_PROG_IDX_1f);
        }

        LOG_CLI((BSL_META_U(unit,
                            "Last invoked OAMP PE program:\n")));  

        for (oamp_pe_id = 0; oamp_pe_id < num_oamp_pe; ++oamp_pe_id) {
            for (program_id = 0; program_id < ARAD_PP_OAMP_PE_PROGS_NOF_PROGS; program_id++) {
            OAM_ACCESS.prog_used.get(unit, program_id, &sw_state_program);
            if (sw_state_program == last_prog[0]) {
                    _arad_pp_oamp_pe_prog_id_to_prog_name(unit, program_id, &prog_name);
                    if (num_oamp_pe > 1) {
                        LOG_CLI((BSL_META_U(unit,"OAMP-PE-%d:\n"),oamp_pe_id));
                    }
                    LOG_CLI((BSL_META_U(unit,
                                        "  program %d: %s\n"), program_id, prog_name));
                OAM_ACCESS.prog_used.get(unit, program_id, &sw_state_program);
                    LOG_CLI((BSL_META_U(unit,
                                    "selected program: %d\n"), sw_state_program));
                    break;
                }
            }
        }
   } else {
        SOC_SAND_SET_ERROR_MSG((_BSL_SOCDNX_SAND_MSG("diag oam prge last=1 unsupported for given device.")));
   }
exit:
    SOC_SAND_EXIT_AND_SEND_ERROR_SOCDNX((_BSL_SOCDNX_SAND_MSG("Something went wrong.")));
}



int soc_arad_pp_set_mep_data_in_gen_mem(int unit,uint32 mep_id, uint16 data_1,uint16 data_2)
{
   int rv = 0;

   SOCDNX_INIT_FUNC_DEFS;

   if (_BCM_OAM_IS_CUSTOM_FEATURE_OAMP_FLEXIBLE_DA_SET(unit)) { 
       rv =  arad_pp_oam_oamp_pe_gen_mem_set( unit , 
            (mep_id * _BCM_OAM_CUST_FEAT_OAMP_FLEX_DA_NUM_ENTRIES_PER_EP) 
             + _BCM_OAM_CUST_FEAT_OAMP_FLEX_DA_DATA1_OFFSET, 
            data_1);
       SOCDNX_SAND_IF_ERR_RETURN(rv);

       rv =  arad_pp_oam_oamp_pe_gen_mem_set( unit , 
            (mep_id * _BCM_OAM_CUST_FEAT_OAMP_FLEX_DA_NUM_ENTRIES_PER_EP) 
             + _BCM_OAM_CUST_FEAT_OAMP_FLEX_DA_DATA2_OFFSET, 
            data_2);
       SOCDNX_SAND_IF_ERR_RETURN(rv);
   } else {
       rv =  arad_pp_oam_oamp_pe_gen_mem_set( unit , mep_id , data_1);
       SOCDNX_SAND_IF_ERR_RETURN(rv);

       rv =  arad_pp_oam_oamp_pe_gen_mem_set( unit , mep_id + SOC_PPC_OAM_MAX_NUMBER_OF_LOCAL_MEPS(unit) , data_2);
       SOCDNX_SAND_IF_ERR_RETURN(rv);
   }

   SOC_EXIT;
exit:
   SOCDNX_FUNC_RETURN;
}


int soc_arad_pp_get_mep_data_in_gen_mem(int unit,uint32 mep_id, uint32 *data_1,uint32 *data_2)
{
   int rv = 0;

   SOCDNX_INIT_FUNC_DEFS;

   if (_BCM_OAM_IS_CUSTOM_FEATURE_OAMP_FLEXIBLE_DA_SET(unit)) { 
       rv =  arad_pp_oam_oamp_pe_gen_mem_get( unit , 
               (mep_id * _BCM_OAM_CUST_FEAT_OAMP_FLEX_DA_NUM_ENTRIES_PER_EP) 
               + _BCM_OAM_CUST_FEAT_OAMP_FLEX_DA_DATA1_OFFSET, 
               data_1);
       SOCDNX_SAND_IF_ERR_RETURN(rv);

       rv =  arad_pp_oam_oamp_pe_gen_mem_get( unit , 
               (mep_id * _BCM_OAM_CUST_FEAT_OAMP_FLEX_DA_NUM_ENTRIES_PER_EP) 
               + _BCM_OAM_CUST_FEAT_OAMP_FLEX_DA_DATA2_OFFSET, 
               data_2);
       SOCDNX_SAND_IF_ERR_RETURN(rv);
   } else {
       rv =  arad_pp_oam_oamp_pe_gen_mem_get( unit , mep_id , data_1);
       SOCDNX_SAND_IF_ERR_RETURN(rv);

       rv =  arad_pp_oam_oamp_pe_gen_mem_get( unit , mep_id + SOC_PPC_OAM_MAX_NUMBER_OF_LOCAL_MEPS(unit) , data_2);
       SOCDNX_SAND_IF_ERR_RETURN(rv);
   }
   SOC_EXIT;
exit:
   SOCDNX_FUNC_RETURN;
}



#include <soc/dpp/SAND/Utils/sand_footer.h>

