DAY-26 UP COUNTER
//behavioral 
module up_counter(clk,rst,count);
input clk,rst;
  output reg [2:0]count;
  always@(posedge clk or posedge rst)
begin
  if(rst)
count<=3'b000;
else
count<=count+1;
end
endmodule

//TESTBENCH

module tb;
reg clk,rst;
  wire [2:0]count;
  up_counter dut(.clk(clk),.rst(rst),.count(count));
initial 
begin
  $dumpfile("dump.vcd");$dumpvars;
rst=0;
#10
rst=1;
#10
  $finish();
end
endmodule
