
C_LAB_TASK_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e68  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000026c  08002008  08002008  00012008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002274  08002274  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08002274  08002274  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002274  08002274  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002274  08002274  00012274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002278  08002278  00012278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800227c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          000002e0  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000370  20000370  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00002d32  00000000  00000000  00020103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000ce6  00000000  00000000  00022e35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000002e8  00000000  00000000  00023b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000206  00000000  00000000  00023e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001743a  00000000  00000000  0002400e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00003a77  00000000  00000000  0003b448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0007890c  00000000  00000000  0003eebf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000013fc  00000000  00000000  000b77cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  000b8bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000090 	.word	0x20000090
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001ff0 	.word	0x08001ff0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000094 	.word	0x20000094
 80001dc:	08001ff0 	.word	0x08001ff0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	4603      	mov	r3, r0
 80002a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	db0b      	blt.n	80002ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002b2:	79fb      	ldrb	r3, [r7, #7]
 80002b4:	f003 021f 	and.w	r2, r3, #31
 80002b8:	4907      	ldr	r1, [pc, #28]	; (80002d8 <__NVIC_EnableIRQ+0x38>)
 80002ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002be:	095b      	lsrs	r3, r3, #5
 80002c0:	2001      	movs	r0, #1
 80002c2:	fa00 f202 	lsl.w	r2, r0, r2
 80002c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002ca:	bf00      	nop
 80002cc:	370c      	adds	r7, #12
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	e000e100 	.word	0xe000e100

080002dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	4603      	mov	r3, r0
 80002e4:	6039      	str	r1, [r7, #0]
 80002e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	db0a      	blt.n	8000306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	b2da      	uxtb	r2, r3
 80002f4:	490c      	ldr	r1, [pc, #48]	; (8000328 <__NVIC_SetPriority+0x4c>)
 80002f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002fa:	0112      	lsls	r2, r2, #4
 80002fc:	b2d2      	uxtb	r2, r2
 80002fe:	440b      	add	r3, r1
 8000300:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000304:	e00a      	b.n	800031c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000306:	683b      	ldr	r3, [r7, #0]
 8000308:	b2da      	uxtb	r2, r3
 800030a:	4908      	ldr	r1, [pc, #32]	; (800032c <__NVIC_SetPriority+0x50>)
 800030c:	79fb      	ldrb	r3, [r7, #7]
 800030e:	f003 030f 	and.w	r3, r3, #15
 8000312:	3b04      	subs	r3, #4
 8000314:	0112      	lsls	r2, r2, #4
 8000316:	b2d2      	uxtb	r2, r2
 8000318:	440b      	add	r3, r1
 800031a:	761a      	strb	r2, [r3, #24]
}
 800031c:	bf00      	nop
 800031e:	370c      	adds	r7, #12
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	e000e100 	.word	0xe000e100
 800032c:	e000ed00 	.word	0xe000ed00

08000330 <enable_clocks>:
void (*tim2_ccr1_callback)() = 0x00;


// Enable the clocks for desired peripherals
void enable_clocks()
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
	// Enable the clocks for GPIOA, C, and E
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8000334:	4b08      	ldr	r3, [pc, #32]	; (8000358 <enable_clocks+0x28>)
 8000336:	695b      	ldr	r3, [r3, #20]
 8000338:	4a07      	ldr	r2, [pc, #28]	; (8000358 <enable_clocks+0x28>)
 800033a:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 800033e:	6153      	str	r3, [r2, #20]
	// Enable the clocks for timer 2 and timer 3
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN | RCC_APB1ENR_TIM3EN;
 8000340:	4b05      	ldr	r3, [pc, #20]	; (8000358 <enable_clocks+0x28>)
 8000342:	69db      	ldr	r3, [r3, #28]
 8000344:	4a04      	ldr	r2, [pc, #16]	; (8000358 <enable_clocks+0x28>)
 8000346:	f043 0303 	orr.w	r3, r3, #3
 800034a:	61d3      	str	r3, [r2, #28]
}
 800034c:	bf00      	nop
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
 8000356:	bf00      	nop
 8000358:	40021000 	.word	0x40021000

0800035c <initialise_board>:


// Initialise the discovery board I/O (just outputs: inputs are selected by default)
void initialise_board()
{
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0
	// Get a pointer to the second half word of the MODER register (for outputs pe8-15)
	uint16_t *led_mode_register = ((uint16_t *)&(GPIOE->MODER)) + 1;
 8000362:	4b06      	ldr	r3, [pc, #24]	; (800037c <initialise_board+0x20>)
 8000364:	607b      	str	r3, [r7, #4]
	*led_mode_register = 0x5555;
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	f245 5255 	movw	r2, #21845	; 0x5555
 800036c:	801a      	strh	r2, [r3, #0]
}
 800036e:	bf00      	nop
 8000370:	370c      	adds	r7, #12
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	48001002 	.word	0x48001002

08000380 <config_tim2_interrupts>:


void config_tim2_interrupts()
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000384:	b672      	cpsid	i
}
 8000386:	bf00      	nop
	// Disable the interrupts while messing around with the settings
	__disable_irq();

	// Make timer 2 trigger an interrupt when there is
	// a successful output compare (on channel 1)
	TIM2->DIER |= TIM_DIER_CC1IE;
 8000388:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800038c:	68db      	ldr	r3, [r3, #12]
 800038e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000392:	f043 0302 	orr.w	r3, r3, #2
 8000396:	60d3      	str	r3, [r2, #12]
	// Setting this bit in the DMA and interrupt enable register (DIER)of TIM2
	// This configures the timer to generate an interrupt when the timers counter (CNT)
	// When CNT matchest the same value as CCR1

	// Tell the NVIC module that timer 2 interrupts should be handled
	NVIC_SetPriority(TIM2_IRQn, 2);  // set priority
 8000398:	2102      	movs	r1, #2
 800039a:	201c      	movs	r0, #28
 800039c:	f7ff ff9e 	bl	80002dc <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 80003a0:	201c      	movs	r0, #28
 80003a2:	f7ff ff7d 	bl	80002a0 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80003a6:	b662      	cpsie	i
}
 80003a8:	bf00      	nop

	// Re-enable all interrupts (now that we are finished)
	__enable_irq();
}
 80003aa:	bf00      	nop
 80003ac:	bd80      	pop	{r7, pc}
	...

080003b0 <config_tim3_interrupts>:


// Enable interrupts for overflow and capture/compare 1 in timer 3
void config_tim3_interrupts()
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80003b4:	b672      	cpsid	i
}
 80003b6:	bf00      	nop
	// Disable the interrupts while messing around with the settings
	__disable_irq();
	// Activate the update interrupt (UIE) for Tim3
	// Make the timer 3 trigger an interrupt when there is an overflow
	TIM3->DIER |= TIM_DIER_UIE;
 80003b8:	4b08      	ldr	r3, [pc, #32]	; (80003dc <config_tim3_interrupts+0x2c>)
 80003ba:	68db      	ldr	r3, [r3, #12]
 80003bc:	4a07      	ldr	r2, [pc, #28]	; (80003dc <config_tim3_interrupts+0x2c>)
 80003be:	f043 0301 	orr.w	r3, r3, #1
 80003c2:	60d3      	str	r3, [r2, #12]
	// Inherently periodic since it occurs every time
	// That the timer completes counting up to the reload value

	// Tell the NVIC module that timer 3 interrupts should be handled
	NVIC_SetPriority(TIM3_IRQn, 3);  // set priority
 80003c4:	2103      	movs	r1, #3
 80003c6:	201d      	movs	r0, #29
 80003c8:	f7ff ff88 	bl	80002dc <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM3_IRQn);
 80003cc:	201d      	movs	r0, #29
 80003ce:	f7ff ff67 	bl	80002a0 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80003d2:	b662      	cpsie	i
}
 80003d4:	bf00      	nop

	// Re-enable all interrupts (now that we are finished)
	__enable_irq();
}
 80003d6:	bf00      	nop
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	40000400 	.word	0x40000400

080003e0 <trigger_prescaler>:
void set_autoreload(TIM_TypeDef *TIM, uint32_t autoreload_value)
{
	TIM->ARR = autoreload_value;
}

void trigger_prescaler(TIM_TypeDef *TIM) {
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80003e8:	b672      	cpsid	i
}
 80003ea:	bf00      	nop
	__disable_irq();
	TIM->ARR = 0x01;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	2201      	movs	r2, #1
 80003f0:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM->CNT = 0x00;
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	2200      	movs	r2, #0
 80003f6:	625a      	str	r2, [r3, #36]	; 0x24
	asm("NOP");
 80003f8:	bf00      	nop
	asm("NOP");
 80003fa:	bf00      	nop
	asm("NOP");
 80003fc:	bf00      	nop
	TIM->ARR = 0xffffffff;
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000404:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsie i" : : : "memory");
 8000406:	b662      	cpsie	i
}
 8000408:	bf00      	nop
	__enable_irq();
}
 800040a:	bf00      	nop
 800040c:	370c      	adds	r7, #12
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr

08000416 <set_prescaler>:

// Function to set the prescaler value for a specified timer
void set_prescaler(TIM_TypeDef *TIM, uint16_t prescaler)
{
 8000416:	b580      	push	{r7, lr}
 8000418:	b082      	sub	sp, #8
 800041a:	af00      	add	r7, sp, #0
 800041c:	6078      	str	r0, [r7, #4]
 800041e:	460b      	mov	r3, r1
 8000420:	807b      	strh	r3, [r7, #2]
    // Set the prescaler value for the timer, defining how the timer's clock is divided
    TIM->PSC = prescaler;
 8000422:	887a      	ldrh	r2, [r7, #2]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	629a      	str	r2, [r3, #40]	; 0x28
	trigger_prescaler(TIM);
 8000428:	6878      	ldr	r0, [r7, #4]
 800042a:	f7ff ffd9 	bl	80003e0 <trigger_prescaler>
    // Trigger an update event to apply the new prescaler immediately and reset the timer counter
    TIM->EGR |= TIM_EGR_UG;
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	695b      	ldr	r3, [r3, #20]
 8000432:	f043 0201 	orr.w	r2, r3, #1
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	615a      	str	r2, [r3, #20]
}
 800043a:	bf00      	nop
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
	...

08000444 <setup_one_shot_timer>:
}


// Setup a one-shot timer, trigger LED toggle, and plan return to chase
// Function to set up a one-shot timer event with a delay and a callback function
void setup_one_shot_timer(uint16_t delay_ms, void (*one_shot_callback)()) {
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
 800044a:	4603      	mov	r3, r0
 800044c:	6039      	str	r1, [r7, #0]
 800044e:	80fb      	strh	r3, [r7, #6]
    // Set TIM2's compare register (CCR1) to the current count plus delay, wrapped by max count
    TIM2->CCR1 = (TIM2->CNT + delay_ms) % TIM2_MAX_COUNT;
 8000450:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000454:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000456:	88fb      	ldrh	r3, [r7, #6]
 8000458:	441a      	add	r2, r3
 800045a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800045e:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8000462:	bf2c      	ite	cs
 8000464:	2301      	movcs	r3, #1
 8000466:	2300      	movcc	r3, #0
 8000468:	425b      	negs	r3, r3
 800046a:	1ad3      	subs	r3, r2, r3
 800046c:	634b      	str	r3, [r1, #52]	; 0x34

    // Assign the callback to be triggered when TIM2's count matches CCR1
    tim2_ccr1_callback = one_shot_callback;
 800046e:	4a04      	ldr	r2, [pc, #16]	; (8000480 <setup_one_shot_timer+0x3c>)
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	6013      	str	r3, [r2, #0]
}
 8000474:	bf00      	nop
 8000476:	370c      	adds	r7, #12
 8000478:	46bd      	mov	sp, r7
 800047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047e:	4770      	bx	lr
 8000480:	200000b0 	.word	0x200000b0

08000484 <configure_timer>:
}

static uint32_t timer_period = INTERVAL_MS;  // Initial default period

// Function to configure or reset Timer 3 hardware with a new period
static void configure_timer() {
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
    // Disable Timer 3 while updating settings to avoid glitches
    TIM3->CR1 &= ~TIM_CR1_CEN;
 8000488:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <configure_timer+0x40>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a0d      	ldr	r2, [pc, #52]	; (80004c4 <configure_timer+0x40>)
 800048e:	f023 0301 	bic.w	r3, r3, #1
 8000492:	6013      	str	r3, [r2, #0]

    // Set the prescaler if necessary
    TIM3->PSC = PRESCALER;  // Prescaler setup, adjust as necessary
 8000494:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <configure_timer+0x40>)
 8000496:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800049a:	629a      	str	r2, [r3, #40]	; 0x28

    // Set the auto-reload value to the current timer period
    TIM3->ARR = timer_period - 1;  // ARR value is period-1
 800049c:	4b0a      	ldr	r3, [pc, #40]	; (80004c8 <configure_timer+0x44>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a08      	ldr	r2, [pc, #32]	; (80004c4 <configure_timer+0x40>)
 80004a2:	3b01      	subs	r3, #1
 80004a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Generate an update event to load the prescaler and the ARR value immediately
    TIM3->EGR = TIM_EGR_UG;
 80004a6:	4b07      	ldr	r3, [pc, #28]	; (80004c4 <configure_timer+0x40>)
 80004a8:	2201      	movs	r2, #1
 80004aa:	615a      	str	r2, [r3, #20]

    // Re-enable Timer 3
    TIM3->CR1 |= TIM_CR1_CEN;
 80004ac:	4b05      	ldr	r3, [pc, #20]	; (80004c4 <configure_timer+0x40>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a04      	ldr	r2, [pc, #16]	; (80004c4 <configure_timer+0x40>)
 80004b2:	f043 0301 	orr.w	r3, r3, #1
 80004b6:	6013      	str	r3, [r2, #0]
}
 80004b8:	bf00      	nop
 80004ba:	46bd      	mov	sp, r7
 80004bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop
 80004c4:	40000400 	.word	0x40000400
 80004c8:	20000000 	.word	0x20000000

080004cc <set_timer_period>:

void set_timer_period(uint16_t new_period) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	4603      	mov	r3, r0
 80004d4:	80fb      	strh	r3, [r7, #6]
    timer_period = new_period;  // Update the static variable holding the period
 80004d6:	88fb      	ldrh	r3, [r7, #6]
 80004d8:	4a03      	ldr	r2, [pc, #12]	; (80004e8 <set_timer_period+0x1c>)
 80004da:	6013      	str	r3, [r2, #0]
    configure_timer();  // Apply the new configuration
 80004dc:	f7ff ffd2 	bl	8000484 <configure_timer>
}
 80004e0:	bf00      	nop
 80004e2:	3708      	adds	r7, #8
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	20000000 	.word	0x20000000

080004ec <timer_start_up>:


void timer_start_up(){
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
	set_prescaler(TIM2, PRESCALER);  // 1 count = 1 millisecond
 80004f0:	f641 713f 	movw	r1, #7999	; 0x1f3f
 80004f4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80004f8:	f7ff ff8d 	bl	8000416 <set_prescaler>
	set_prescaler(TIM3, PRESCALER);  // 1 count = 1 millisecond
 80004fc:	f641 713f 	movw	r1, #7999	; 0x1f3f
 8000500:	4804      	ldr	r0, [pc, #16]	; (8000514 <timer_start_up+0x28>)
 8000502:	f7ff ff88 	bl	8000416 <set_prescaler>

	config_tim2_interrupts();  // timer 2 is used for the one-shot delay
 8000506:	f7ff ff3b 	bl	8000380 <config_tim2_interrupts>
	config_tim3_interrupts();  // timer 3 is used for the periodic callback
 800050a:	f7ff ff51 	bl	80003b0 <config_tim3_interrupts>
}
 800050e:	bf00      	nop
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40000400 	.word	0x40000400

08000518 <str_to_time>:

uint16_t str_to_time(uint8_t* original){
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]

	char *ptr;

	uint16_t time = strtol(original, &ptr, 10);
 8000520:	f107 0308 	add.w	r3, r7, #8
 8000524:	220a      	movs	r2, #10
 8000526:	4619      	mov	r1, r3
 8000528:	6878      	ldr	r0, [r7, #4]
 800052a:	f000 fde1 	bl	80010f0 <strtol>
 800052e:	4603      	mov	r3, r0
 8000530:	81fb      	strh	r3, [r7, #14]

	return(time);
 8000532:	89fb      	ldrh	r3, [r7, #14]
}
 8000534:	4618      	mov	r0, r3
 8000536:	3710      	adds	r7, #16
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}

0800053c <oneshot_command>:

void oneshot_command(uint8_t *oneshot_length){
 800053c:	b580      	push	{r7, lr}
 800053e:	b084      	sub	sp, #16
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
	//uint16_t delay_ms, void (*one_shot_callback
	uint16_t delay_ms = str_to_time(oneshot_length);
 8000544:	6878      	ldr	r0, [r7, #4]
 8000546:	f7ff ffe7 	bl	8000518 <str_to_time>
 800054a:	4603      	mov	r3, r0
 800054c:	81fb      	strh	r3, [r7, #14]
	// Start the timer 2 counter
	TIM2->CR1 |= TIM_CR1_CEN;
 800054e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000558:	f043 0301 	orr.w	r3, r3, #1
 800055c:	6013      	str	r3, [r2, #0]

	setup_one_shot_timer(delay_ms, set_oneshot_flag);
 800055e:	89fb      	ldrh	r3, [r7, #14]
 8000560:	4903      	ldr	r1, [pc, #12]	; (8000570 <oneshot_command+0x34>)
 8000562:	4618      	mov	r0, r3
 8000564:	f7ff ff6e 	bl	8000444 <setup_one_shot_timer>
}
 8000568:	bf00      	nop
 800056a:	3710      	adds	r7, #16
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	0800064d 	.word	0x0800064d

08000574 <timer_command>:

void timer_command(uint8_t *timer_interval){
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	// Change the timer period based on a condition or a new requirement
	TIM3->CNT = 0x00;
 800057c:	4b0c      	ldr	r3, [pc, #48]	; (80005b0 <timer_command+0x3c>)
 800057e:	2200      	movs	r2, #0
 8000580:	625a      	str	r2, [r3, #36]	; 0x24
	uint16_t new_period = str_to_time(timer_interval);
 8000582:	6878      	ldr	r0, [r7, #4]
 8000584:	f7ff ffc8 	bl	8000518 <str_to_time>
 8000588:	4603      	mov	r3, r0
 800058a:	81fb      	strh	r3, [r7, #14]

	set_timer_period(new_period);
 800058c:	89fb      	ldrh	r3, [r7, #14]
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff ff9c 	bl	80004cc <set_timer_period>

	// Set the function pointers used in the interrupt handlers
	// to their corresponding callback functions
	tim3_overflow_callback = set_continuous_flag;
 8000594:	4b07      	ldr	r3, [pc, #28]	; (80005b4 <timer_command+0x40>)
 8000596:	4a08      	ldr	r2, [pc, #32]	; (80005b8 <timer_command+0x44>)
 8000598:	601a      	str	r2, [r3, #0]

	// Start the timer 3 counter
	TIM3->CR1 |= TIM_CR1_CEN;
 800059a:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <timer_command+0x3c>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4a04      	ldr	r2, [pc, #16]	; (80005b0 <timer_command+0x3c>)
 80005a0:	f043 0301 	orr.w	r3, r3, #1
 80005a4:	6013      	str	r3, [r2, #0]
}
 80005a6:	bf00      	nop
 80005a8:	3710      	adds	r7, #16
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40000400 	.word	0x40000400
 80005b4:	200000ac 	.word	0x200000ac
 80005b8:	08000665 	.word	0x08000665

080005bc <message_handler>:
	0,
	0,
};


void message_handler(uint8_t* instruction, uint8_t *action){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	6039      	str	r1, [r7, #0]
	// still operating in interrupt
	if (!strcmp(instruction, "led")) {
 80005c6:	491c      	ldr	r1, [pc, #112]	; (8000638 <message_handler+0x7c>)
 80005c8:	6878      	ldr	r0, [r7, #4]
 80005ca:	f7ff fe09 	bl	80001e0 <strcmp>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d105      	bne.n	80005e0 <message_handler+0x24>
		flags.led_flag = 1;
 80005d4:	4b19      	ldr	r3, [pc, #100]	; (800063c <message_handler+0x80>)
 80005d6:	2201      	movs	r2, #1
 80005d8:	601a      	str	r2, [r3, #0]
		flags.led_action = action;
 80005da:	4a18      	ldr	r2, [pc, #96]	; (800063c <message_handler+0x80>)
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	6053      	str	r3, [r2, #4]
	}
	if (!strcmp(instruction, "serial")) {
 80005e0:	4917      	ldr	r1, [pc, #92]	; (8000640 <message_handler+0x84>)
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f7ff fdfc 	bl	80001e0 <strcmp>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d105      	bne.n	80005fa <message_handler+0x3e>
		flags.serial_flag = 1;
 80005ee:	4b13      	ldr	r3, [pc, #76]	; (800063c <message_handler+0x80>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	609a      	str	r2, [r3, #8]
		flags.serial_action = action;
 80005f4:	4a11      	ldr	r2, [pc, #68]	; (800063c <message_handler+0x80>)
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	60d3      	str	r3, [r2, #12]
	}
	if (!strcmp(instruction, "oneshot")) {
 80005fa:	4912      	ldr	r1, [pc, #72]	; (8000644 <message_handler+0x88>)
 80005fc:	6878      	ldr	r0, [r7, #4]
 80005fe:	f7ff fdef 	bl	80001e0 <strcmp>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d105      	bne.n	8000614 <message_handler+0x58>
		flags.oneshot_flag = 1;
 8000608:	4b0c      	ldr	r3, [pc, #48]	; (800063c <message_handler+0x80>)
 800060a:	2201      	movs	r2, #1
 800060c:	611a      	str	r2, [r3, #16]
		flags.oneshot_action = action;
 800060e:	4a0b      	ldr	r2, [pc, #44]	; (800063c <message_handler+0x80>)
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	6153      	str	r3, [r2, #20]
	}
	if (!strcmp(instruction, "timer")) {
 8000614:	490c      	ldr	r1, [pc, #48]	; (8000648 <message_handler+0x8c>)
 8000616:	6878      	ldr	r0, [r7, #4]
 8000618:	f7ff fde2 	bl	80001e0 <strcmp>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d105      	bne.n	800062e <message_handler+0x72>
		flags.timer_flag = 1;
 8000622:	4b06      	ldr	r3, [pc, #24]	; (800063c <message_handler+0x80>)
 8000624:	2201      	movs	r2, #1
 8000626:	619a      	str	r2, [r3, #24]
		flags.timer_action = action;
 8000628:	4a04      	ldr	r2, [pc, #16]	; (800063c <message_handler+0x80>)
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	61d3      	str	r3, [r2, #28]
	}
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	08002008 	.word	0x08002008
 800063c:	200000b4 	.word	0x200000b4
 8000640:	0800200c 	.word	0x0800200c
 8000644:	08002014 	.word	0x08002014
 8000648:	0800201c 	.word	0x0800201c

0800064c <set_oneshot_flag>:

void set_oneshot_flag(){
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
	timer_flags.oneshot_flag = 1;
 8000650:	4b03      	ldr	r3, [pc, #12]	; (8000660 <set_oneshot_flag+0x14>)
 8000652:	2201      	movs	r2, #1
 8000654:	701a      	strb	r2, [r3, #0]
}
 8000656:	bf00      	nop
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	200000d4 	.word	0x200000d4

08000664 <set_continuous_flag>:

void set_continuous_flag(){
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
	timer_flags.continuous_flag = 1;
 8000668:	4b03      	ldr	r3, [pc, #12]	; (8000678 <set_continuous_flag+0x14>)
 800066a:	2201      	movs	r2, #1
 800066c:	705a      	strb	r2, [r3, #1]
}
 800066e:	bf00      	nop
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr
 8000678:	200000d4 	.word	0x200000d4

0800067c <timer_handler>:

void timer_handler(){
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
	uint8_t *oneshot_message = "Oneshot finished\r\n";
 8000682:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <timer_handler+0x44>)
 8000684:	607b      	str	r3, [r7, #4]
	uint8_t *continuous_message = "Timer period finished\r\n";
 8000686:	4b0f      	ldr	r3, [pc, #60]	; (80006c4 <timer_handler+0x48>)
 8000688:	603b      	str	r3, [r7, #0]

	if(timer_flags.oneshot_flag)
 800068a:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <timer_handler+0x4c>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d003      	beq.n	800069a <timer_handler+0x1e>
		SerialOutputString(oneshot_message, &USART1_PORT);
 8000692:	490e      	ldr	r1, [pc, #56]	; (80006cc <timer_handler+0x50>)
 8000694:	6878      	ldr	r0, [r7, #4]
 8000696:	f000 faa8 	bl	8000bea <SerialOutputString>
		timer_flags.oneshot_flag = 0;
 800069a:	4b0b      	ldr	r3, [pc, #44]	; (80006c8 <timer_handler+0x4c>)
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
	if(timer_flags.continuous_flag)
 80006a0:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <timer_handler+0x4c>)
 80006a2:	785b      	ldrb	r3, [r3, #1]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d003      	beq.n	80006b0 <timer_handler+0x34>
		SerialOutputString(continuous_message, &USART1_PORT);
 80006a8:	4908      	ldr	r1, [pc, #32]	; (80006cc <timer_handler+0x50>)
 80006aa:	6838      	ldr	r0, [r7, #0]
 80006ac:	f000 fa9d 	bl	8000bea <SerialOutputString>
		timer_flags.continuous_flag = 0;
 80006b0:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <timer_handler+0x4c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	705a      	strb	r2, [r3, #1]
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	08002024 	.word	0x08002024
 80006c4:	08002038 	.word	0x08002038
 80006c8:	200000d4 	.word	0x200000d4
 80006cc:	2000000c 	.word	0x2000000c

080006d0 <flag_handler>:

void flag_handler(){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
	// not operating in interrupt
	// action based on flag, needs to reset flag after action complete
	timer_handler();
 80006d4:	f7ff ffd2 	bl	800067c <timer_handler>
	if (flags.led_flag){
 80006d8:	4b1e      	ldr	r3, [pc, #120]	; (8000754 <flag_handler+0x84>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d007      	beq.n	80006f0 <flag_handler+0x20>
		// set LED bits
//		SerialOutputString(flags.led_action, &USART1_PORT);
		modify_led(flags.led_action);
 80006e0:	4b1c      	ldr	r3, [pc, #112]	; (8000754 <flag_handler+0x84>)
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 f8b9 	bl	800085c <modify_led>
		flags.led_flag = 0;
 80006ea:	4b1a      	ldr	r3, [pc, #104]	; (8000754 <flag_handler+0x84>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
	}
	if (flags.serial_flag){
 80006f0:	4b18      	ldr	r3, [pc, #96]	; (8000754 <flag_handler+0x84>)
 80006f2:	689b      	ldr	r3, [r3, #8]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d008      	beq.n	800070a <flag_handler+0x3a>
		// send output message
		SerialOutputString(flags.serial_action, &USART1_PORT);
 80006f8:	4b16      	ldr	r3, [pc, #88]	; (8000754 <flag_handler+0x84>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	4916      	ldr	r1, [pc, #88]	; (8000758 <flag_handler+0x88>)
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 fa73 	bl	8000bea <SerialOutputString>
		flags.serial_flag = 0;
 8000704:	4b13      	ldr	r3, [pc, #76]	; (8000754 <flag_handler+0x84>)
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
	}
	if (flags.oneshot_flag){
 800070a:	4b12      	ldr	r3, [pc, #72]	; (8000754 <flag_handler+0x84>)
 800070c:	691b      	ldr	r3, [r3, #16]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d007      	beq.n	8000722 <flag_handler+0x52>
		// start a oneshot timer with set period
		//SerialOutputString(flags.oneshot_action, &USART1_PORT);
		oneshot_command(flags.oneshot_action);
 8000712:	4b10      	ldr	r3, [pc, #64]	; (8000754 <flag_handler+0x84>)
 8000714:	695b      	ldr	r3, [r3, #20]
 8000716:	4618      	mov	r0, r3
 8000718:	f7ff ff10 	bl	800053c <oneshot_command>
		flags.oneshot_flag = 0;
 800071c:	4b0d      	ldr	r3, [pc, #52]	; (8000754 <flag_handler+0x84>)
 800071e:	2200      	movs	r2, #0
 8000720:	611a      	str	r2, [r3, #16]
	}
	if (flags.timer_flag){
 8000722:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <flag_handler+0x84>)
 8000724:	699b      	ldr	r3, [r3, #24]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d012      	beq.n	8000750 <flag_handler+0x80>
		if(flags.timer_action == "stop\r\n") {
 800072a:	4b0a      	ldr	r3, [pc, #40]	; (8000754 <flag_handler+0x84>)
 800072c:	69db      	ldr	r3, [r3, #28]
 800072e:	4a0b      	ldr	r2, [pc, #44]	; (800075c <flag_handler+0x8c>)
 8000730:	4293      	cmp	r3, r2
 8000732:	d105      	bne.n	8000740 <flag_handler+0x70>
			TIM3->CR1 ^= TIM_CR1_CEN;
 8000734:	4b0a      	ldr	r3, [pc, #40]	; (8000760 <flag_handler+0x90>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a09      	ldr	r2, [pc, #36]	; (8000760 <flag_handler+0x90>)
 800073a:	f083 0301 	eor.w	r3, r3, #1
 800073e:	6013      	str	r3, [r2, #0]
		}
		// start a repeated timer with set period
		//SerialOutputString(flags.timer_action, &USART1_PORT);
		timer_command(flags.timer_action);
 8000740:	4b04      	ldr	r3, [pc, #16]	; (8000754 <flag_handler+0x84>)
 8000742:	69db      	ldr	r3, [r3, #28]
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff ff15 	bl	8000574 <timer_command>
		flags.timer_flag = 0;
 800074a:	4b02      	ldr	r3, [pc, #8]	; (8000754 <flag_handler+0x84>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
	}
}
 8000750:	bf00      	nop
 8000752:	bd80      	pop	{r7, pc}
 8000754:	200000b4 	.word	0x200000b4
 8000758:	2000000c 	.word	0x2000000c
 800075c:	08002050 	.word	0x08002050
 8000760:	40000400 	.word	0x40000400

08000764 <TIM2_IRQHandler>:
uint8_t *ONESHOT_MESSAGE = "Oneshot timer finished\r\n";
uint8_t *TIMER_MESSAGE = "Timer period finished\r\n";

// Handle interrupts for timer 2 (one-shot callback)
void TIM2_IRQHandler()
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
    // Check if the interrupt was due to the channel 1 compare flag
    if ((TIM2->SR & TIM_SR_CC1IF) != 0)
 8000768:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800076c:	691b      	ldr	r3, [r3, #16]
 800076e:	f003 0302 	and.w	r3, r3, #2
 8000772:	2b00      	cmp	r3, #0
 8000774:	d012      	beq.n	800079c <TIM2_IRQHandler+0x38>
    {
    	//check if a callback function is registered
        if (tim2_ccr1_callback != 0x00)
 8000776:	4b0a      	ldr	r3, [pc, #40]	; (80007a0 <TIM2_IRQHandler+0x3c>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d006      	beq.n	800078c <TIM2_IRQHandler+0x28>
        {
            tim2_ccr1_callback(ONESHOT_MESSAGE, &USART1_PORT);  // Execute the registered callback function
 800077e:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <TIM2_IRQHandler+0x3c>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4a08      	ldr	r2, [pc, #32]	; (80007a4 <TIM2_IRQHandler+0x40>)
 8000784:	6812      	ldr	r2, [r2, #0]
 8000786:	4908      	ldr	r1, [pc, #32]	; (80007a8 <TIM2_IRQHandler+0x44>)
 8000788:	4610      	mov	r0, r2
 800078a:	4798      	blx	r3
        }

        // Clear the channel 1 compare flag to prCzxevent re-entering
        TIM2->SR &= ~TIM_SR_CC1IF;
 800078c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000790:	691b      	ldr	r3, [r3, #16]
 8000792:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000796:	f023 0302 	bic.w	r3, r3, #2
 800079a:	6113      	str	r3, [r2, #16]
    }
}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	200000b0 	.word	0x200000b0
 80007a4:	20000004 	.word	0x20000004
 80007a8:	2000000c 	.word	0x2000000c

080007ac <TIM3_IRQHandler>:



// Handle interrupts for timer 3 (periodic callback)
void TIM3_IRQHandler()
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
	// Branch based on the flag
	// The status register tells us why the interrupt was called
	// UIF is from an overflow type event
	if ((TIM3->SR & TIM_SR_UIF) != 0) //check if the interrupt was triggered by an overflow event
 80007b0:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <TIM3_IRQHandler+0x38>)
 80007b2:	691b      	ldr	r3, [r3, #16]
 80007b4:	f003 0301 	and.w	r3, r3, #1
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d010      	beq.n	80007de <TIM3_IRQHandler+0x32>
	{
		//check if the callback function is registered for overflow events
		if (tim3_overflow_callback != 0x00)
 80007bc:	4b0a      	ldr	r3, [pc, #40]	; (80007e8 <TIM3_IRQHandler+0x3c>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d006      	beq.n	80007d2 <TIM3_IRQHandler+0x26>
		{
			// Trigger callback function
			tim3_overflow_callback(TIMER_MESSAGE, &USART1_PORT); //trigger the overflow callback fucntion
 80007c4:	4b08      	ldr	r3, [pc, #32]	; (80007e8 <TIM3_IRQHandler+0x3c>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a08      	ldr	r2, [pc, #32]	; (80007ec <TIM3_IRQHandler+0x40>)
 80007ca:	6812      	ldr	r2, [r2, #0]
 80007cc:	4908      	ldr	r1, [pc, #32]	; (80007f0 <TIM3_IRQHandler+0x44>)
 80007ce:	4610      	mov	r0, r2
 80007d0:	4798      	blx	r3
		}

		// Reset overflow flag to allow new overflow events to be detected rather than re-entering
		TIM3->SR &= ~TIM_SR_UIF;
 80007d2:	4b04      	ldr	r3, [pc, #16]	; (80007e4 <TIM3_IRQHandler+0x38>)
 80007d4:	691b      	ldr	r3, [r3, #16]
 80007d6:	4a03      	ldr	r2, [pc, #12]	; (80007e4 <TIM3_IRQHandler+0x38>)
 80007d8:	f023 0301 	bic.w	r3, r3, #1
 80007dc:	6113      	str	r3, [r2, #16]
	}
}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40000400 	.word	0x40000400
 80007e8:	200000ac 	.word	0x200000ac
 80007ec:	20000008 	.word	0x20000008
 80007f0:	2000000c 	.word	0x2000000c

080007f4 <get_current_led>:
#include "led.h"
#include "serial.h"
#include <stdlib.h>

void get_current_led(uint8_t *bitmask)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
	*bitmask = *(((uint8_t*)&(GPIOE->ODR)) + 1);
 80007fc:	4b04      	ldr	r3, [pc, #16]	; (8000810 <get_current_led+0x1c>)
 80007fe:	781a      	ldrb	r2, [r3, #0]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	701a      	strb	r2, [r3, #0]
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr
 8000810:	48001015 	.word	0x48001015

08000814 <store_led>:

void store_led(uint8_t bitmask)
{
 8000814:	b480      	push	{r7}
 8000816:	b085      	sub	sp, #20
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
	uint8_t *led_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 800081e:	4b05      	ldr	r3, [pc, #20]	; (8000834 <store_led+0x20>)
 8000820:	60fb      	str	r3, [r7, #12]

	*led_register = bitmask;
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	79fa      	ldrb	r2, [r7, #7]
 8000826:	701a      	strb	r2, [r3, #0]
}
 8000828:	bf00      	nop
 800082a:	3714      	adds	r7, #20
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	48001015 	.word	0x48001015

08000838 <str_to_bin>:

uint8_t str_to_bin(uint8_t* original){
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	char* ptr;

	uint8_t target = strtol(original, &ptr, 2);
 8000840:	f107 0308 	add.w	r3, r7, #8
 8000844:	2202      	movs	r2, #2
 8000846:	4619      	mov	r1, r3
 8000848:	6878      	ldr	r0, [r7, #4]
 800084a:	f000 fc51 	bl	80010f0 <strtol>
 800084e:	4603      	mov	r3, r0
 8000850:	73fb      	strb	r3, [r7, #15]
	return(target);
 8000852:	7bfb      	ldrb	r3, [r7, #15]

}
 8000854:	4618      	mov	r0, r3
 8000856:	3710      	adds	r7, #16
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <modify_led>:

void modify_led(uint8_t *input)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b086      	sub	sp, #24
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
	//variable for storing bitmask
	uint8_t temp[MASK_LENGTH] = {0};
 8000864:	2300      	movs	r3, #0
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	2300      	movs	r3, #0
 800086a:	613b      	str	r3, [r7, #16]
	uint8_t new_mask = 0b00000000;
 800086c:	2300      	movs	r3, #0
 800086e:	75fb      	strb	r3, [r7, #23]
	uint8_t bitmask;

	// remove trailing /r/n previously added for printability
	strncpy(temp, input, MASK_LENGTH);
 8000870:	f107 030c 	add.w	r3, r7, #12
 8000874:	2208      	movs	r2, #8
 8000876:	6879      	ldr	r1, [r7, #4]
 8000878:	4618      	mov	r0, r3
 800087a:	f000 fc61 	bl	8001140 <strncpy>

	// convert uint8_t array of chars into singular char
	new_mask = str_to_bin(temp);
 800087e:	f107 030c 	add.w	r3, r7, #12
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff ffd8 	bl	8000838 <str_to_bin>
 8000888:	4603      	mov	r3, r0
 800088a:	75fb      	strb	r3, [r7, #23]

	//get the current bitmask for led
	get_current_led(&bitmask);
 800088c:	f107 030b 	add.w	r3, r7, #11
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff ffaf 	bl	80007f4 <get_current_led>

	//if the leds all on, resets everything
	bitmask = new_mask;
 8000896:	7dfb      	ldrb	r3, [r7, #23]
 8000898:	72fb      	strb	r3, [r7, #11]

	//store led bitmask back
	store_led(bitmask);
 800089a:	7afb      	ldrb	r3, [r7, #11]
 800089c:	4618      	mov	r0, r3
 800089e:	f7ff ffb9 	bl	8000814 <store_led>

}
 80008a2:	bf00      	nop
 80008a4:	3718      	adds	r7, #24
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
	...

080008ac <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
	enable_clocks();
 80008b0:	f7ff fd3e 	bl	8000330 <enable_clocks>
	initialise_board();
 80008b4:	f7ff fd52 	bl	800035c <initialise_board>

	SerialInitialise(BAUD_115200, &USART1_PORT, &USART_callback);
 80008b8:	4a06      	ldr	r2, [pc, #24]	; (80008d4 <main+0x28>)
 80008ba:	4907      	ldr	r1, [pc, #28]	; (80008d8 <main+0x2c>)
 80008bc:	2004      	movs	r0, #4
 80008be:	f000 f855 	bl	800096c <SerialInitialise>
	enable_uart_interrupt(&USART1_PORT);
 80008c2:	4805      	ldr	r0, [pc, #20]	; (80008d8 <main+0x2c>)
 80008c4:	f000 f940 	bl	8000b48 <enable_uart_interrupt>
	timer_start_up();
 80008c8:	f7ff fe10 	bl	80004ec <timer_start_up>

	/* Loop forever */
	for(;;) {
		flag_handler();
 80008cc:	f7ff ff00 	bl	80006d0 <flag_handler>
 80008d0:	e7fc      	b.n	80008cc <main+0x20>
 80008d2:	bf00      	nop
 80008d4:	08000c25 	.word	0x08000c25
 80008d8:	2000000c 	.word	0x2000000c

080008dc <__NVIC_EnableIRQ>:
{
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	db0b      	blt.n	8000906 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	f003 021f 	and.w	r2, r3, #31
 80008f4:	4907      	ldr	r1, [pc, #28]	; (8000914 <__NVIC_EnableIRQ+0x38>)
 80008f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fa:	095b      	lsrs	r3, r3, #5
 80008fc:	2001      	movs	r0, #1
 80008fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000906:	bf00      	nop
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000e100 	.word	0xe000e100

08000918 <__NVIC_SetPriority>:
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	4603      	mov	r3, r0
 8000920:	6039      	str	r1, [r7, #0]
 8000922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000928:	2b00      	cmp	r3, #0
 800092a:	db0a      	blt.n	8000942 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	b2da      	uxtb	r2, r3
 8000930:	490c      	ldr	r1, [pc, #48]	; (8000964 <__NVIC_SetPriority+0x4c>)
 8000932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000936:	0112      	lsls	r2, r2, #4
 8000938:	b2d2      	uxtb	r2, r2
 800093a:	440b      	add	r3, r1
 800093c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000940:	e00a      	b.n	8000958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	b2da      	uxtb	r2, r3
 8000946:	4908      	ldr	r1, [pc, #32]	; (8000968 <__NVIC_SetPriority+0x50>)
 8000948:	79fb      	ldrb	r3, [r7, #7]
 800094a:	f003 030f 	and.w	r3, r3, #15
 800094e:	3b04      	subs	r3, #4
 8000950:	0112      	lsls	r2, r2, #4
 8000952:	b2d2      	uxtb	r2, r2
 8000954:	440b      	add	r3, r1
 8000956:	761a      	strb	r2, [r3, #24]
}
 8000958:	bf00      	nop
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr
 8000964:	e000e100 	.word	0xe000e100
 8000968:	e000ed00 	.word	0xe000ed00

0800096c <SerialInitialise>:
		0x00 // default function pointer is NULL
		};

// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint8_t*, uint8_t)) {
 800096c:	b480      	push	{r7}
 800096e:	b087      	sub	sp, #28
 8000970:	af00      	add	r7, sp, #0
 8000972:	60f8      	str	r0, [r7, #12]
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function;
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	687a      	ldr	r2, [r7, #4]
 800097c:	625a      	str	r2, [r3, #36]	; 0x24

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800097e:	4b39      	ldr	r3, [pc, #228]	; (8000a64 <SerialInitialise+0xf8>)
 8000980:	69db      	ldr	r3, [r3, #28]
 8000982:	4a38      	ldr	r2, [pc, #224]	; (8000a64 <SerialInitialise+0xf8>)
 8000984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000988:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800098a:	4b36      	ldr	r3, [pc, #216]	; (8000a64 <SerialInitialise+0xf8>)
 800098c:	699b      	ldr	r3, [r3, #24]
 800098e:	4a35      	ldr	r2, [pc, #212]	; (8000a64 <SerialInitialise+0xf8>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	6193      	str	r3, [r2, #24]

	// enable the GPIO which is on the AHB bus
	RCC->AHBENR |= serial_port->MaskAHBENR;
 8000996:	68bb      	ldr	r3, [r7, #8]
 8000998:	691a      	ldr	r2, [r3, #16]
 800099a:	4b32      	ldr	r3, [pc, #200]	; (8000a64 <SerialInitialise+0xf8>)
 800099c:	695b      	ldr	r3, [r3, #20]
 800099e:	4931      	ldr	r1, [pc, #196]	; (8000a64 <SerialInitialise+0xf8>)
 80009a0:	4313      	orrs	r3, r2
 80009a2:	614b      	str	r3, [r1, #20]

	// set pin mode to alternate function for the specific GPIO pins
	serial_port->GPIO->MODER = serial_port->SerialPinModeValue;
 80009a4:	68bb      	ldr	r3, [r7, #8]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	68ba      	ldr	r2, [r7, #8]
 80009aa:	6952      	ldr	r2, [r2, #20]
 80009ac:	601a      	str	r2, [r3, #0]

	// enable high speed clock for specific GPIO pins
	serial_port->GPIO->OSPEEDR = serial_port->SerialPinSpeedValue;
 80009ae:	68bb      	ldr	r3, [r7, #8]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	68ba      	ldr	r2, [r7, #8]
 80009b4:	6992      	ldr	r2, [r2, #24]
 80009b6:	609a      	str	r2, [r3, #8]

	// set alternate function to enable USART to external pins
	serial_port->GPIO->AFR[0] |= serial_port->SerialPinAlternatePinValueLow;
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	69d9      	ldr	r1, [r3, #28]
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	685b      	ldr	r3, [r3, #4]
 80009c0:	6a1a      	ldr	r2, [r3, #32]
 80009c2:	68bb      	ldr	r3, [r7, #8]
 80009c4:	685b      	ldr	r3, [r3, #4]
 80009c6:	430a      	orrs	r2, r1
 80009c8:	621a      	str	r2, [r3, #32]
	serial_port->GPIO->AFR[1] |= serial_port->SerialPinAlternatePinValueHigh;
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	6a19      	ldr	r1, [r3, #32]
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	430a      	orrs	r2, r1
 80009da:	625a      	str	r2, [r3, #36]	; 0x24

	// enable the device based on the bits defined in the serial port definition
	RCC->APB1ENR |= serial_port->MaskAPB1ENR;
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	68da      	ldr	r2, [r3, #12]
 80009e0:	4b20      	ldr	r3, [pc, #128]	; (8000a64 <SerialInitialise+0xf8>)
 80009e2:	69db      	ldr	r3, [r3, #28]
 80009e4:	491f      	ldr	r1, [pc, #124]	; (8000a64 <SerialInitialise+0xf8>)
 80009e6:	4313      	orrs	r3, r2
 80009e8:	61cb      	str	r3, [r1, #28]
	RCC->APB2ENR |= serial_port->MaskAPB2ENR;
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	689a      	ldr	r2, [r3, #8]
 80009ee:	4b1d      	ldr	r3, [pc, #116]	; (8000a64 <SerialInitialise+0xf8>)
 80009f0:	699b      	ldr	r3, [r3, #24]
 80009f2:	491c      	ldr	r1, [pc, #112]	; (8000a64 <SerialInitialise+0xf8>)
 80009f4:	4313      	orrs	r3, r2
 80009f6:	618b      	str	r3, [r1, #24]

	// Get a pointer to the 16 bits of the BRR register that we want to change
	uint16_t *baud_rate_config = (uint16_t*)&serial_port->UART->BRR; // only 16 bits used!
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	330c      	adds	r3, #12
 80009fe:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	d820      	bhi.n	8000a48 <SerialInitialise+0xdc>
 8000a06:	a201      	add	r2, pc, #4	; (adr r2, 8000a0c <SerialInitialise+0xa0>)
 8000a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a0c:	08000a21 	.word	0x08000a21
 8000a10:	08000a29 	.word	0x08000a29
 8000a14:	08000a31 	.word	0x08000a31
 8000a18:	08000a39 	.word	0x08000a39
 8000a1c:	08000a41 	.word	0x08000a41
	case BAUD_9600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	2246      	movs	r2, #70	; 0x46
 8000a24:	801a      	strh	r2, [r3, #0]
		break;
 8000a26:	e00f      	b.n	8000a48 <SerialInitialise+0xdc>
	case BAUD_19200:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	2246      	movs	r2, #70	; 0x46
 8000a2c:	801a      	strh	r2, [r3, #0]
		break;
 8000a2e:	e00b      	b.n	8000a48 <SerialInitialise+0xdc>
	case BAUD_38400:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	2246      	movs	r2, #70	; 0x46
 8000a34:	801a      	strh	r2, [r3, #0]
		break;
 8000a36:	e007      	b.n	8000a48 <SerialInitialise+0xdc>
	case BAUD_57600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	2246      	movs	r2, #70	; 0x46
 8000a3c:	801a      	strh	r2, [r3, #0]
		break;
 8000a3e:	e003      	b.n	8000a48 <SerialInitialise+0xdc>
	case BAUD_115200:
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	2246      	movs	r2, #70	; 0x46
 8000a44:	801a      	strh	r2, [r3, #0]
		break;
 8000a46:	bf00      	nop
	}

	// enable serial port for tx and rx
	serial_port->UART->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f042 020d 	orr.w	r2, r2, #13
 8000a56:	601a      	str	r2, [r3, #0]
}
 8000a58:	bf00      	nop
 8000a5a:	371c      	adds	r7, #28
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	40021000 	.word	0x40021000

08000a68 <getChar>:
uint8_t *action;
int i = 0;

void (*on_key_input)() = 0x00;

void getChar(SerialPort *serial_port, uint8_t* buffer, uint8_t* last_word, int* i) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	60f8      	str	r0, [r7, #12]
 8000a70:	60b9      	str	r1, [r7, #8]
 8000a72:	607a      	str	r2, [r7, #4]
 8000a74:	603b      	str	r3, [r7, #0]
	// gets the current count in the word
	uint8_t x = *i;
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	74fb      	strb	r3, [r7, #19]
	// checks the flags of the input port - clears them if raised
	if ((serial_port->UART->ISR & USART_ISR_ORE) != 0 || (serial_port->UART->ISR & USART_ISR_FE) != 0){
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	69db      	ldr	r3, [r3, #28]
 8000a82:	f003 0308 	and.w	r3, r3, #8
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d106      	bne.n	8000a98 <getChar+0x30>
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	69db      	ldr	r3, [r3, #28]
 8000a90:	f003 0302 	and.w	r3, r3, #2
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d00f      	beq.n	8000ab8 <getChar+0x50>
		serial_port->UART->ICR |= USART_ICR_ORECF;
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	6a1a      	ldr	r2, [r3, #32]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f042 0208 	orr.w	r2, r2, #8
 8000aa6:	621a      	str	r2, [r3, #32]
		serial_port->UART->ICR |= USART_ICR_FECF;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	6a1a      	ldr	r2, [r3, #32]
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f042 0202 	orr.w	r2, r2, #2
 8000ab6:	621a      	str	r2, [r3, #32]
	}
	// if the receive not empty flag is not 0 i.e. there is a character ready to be received
	if ((serial_port->UART->ISR & USART_ISR_RXNE) != 0){
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	69db      	ldr	r3, [r3, #28]
 8000abe:	f003 0320 	and.w	r3, r3, #32
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d039      	beq.n	8000b3a <getChar+0xd2>
		// get the value from the Read Data Register (RDR)
		buffer[x] = serial_port->UART->RDR;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000acc:	b299      	uxth	r1, r3
 8000ace:	7cfb      	ldrb	r3, [r7, #19]
 8000ad0:	68ba      	ldr	r2, [r7, #8]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	b2ca      	uxtb	r2, r1
 8000ad6:	701a      	strb	r2, [r3, #0]
		// increment the counter for the position in the word
		*i += 1;
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	1c5a      	adds	r2, r3, #1
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	601a      	str	r2, [r3, #0]
		if (buffer[x] == TERMINATION_CHAR) {
 8000ae2:	7cfb      	ldrb	r3, [r7, #19]
 8000ae4:	68ba      	ldr	r2, [r7, #8]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b0d      	cmp	r3, #13
 8000aec:	d125      	bne.n	8000b3a <getChar+0xd2>
			// add a newline to the buffer for better output aesthetic
			buffer[x+1] = NEWLINE_CHAR;
 8000aee:	7cfb      	ldrb	r3, [r7, #19]
 8000af0:	3301      	adds	r3, #1
 8000af2:	68ba      	ldr	r2, [r7, #8]
 8000af4:	4413      	add	r3, r2
 8000af6:	220a      	movs	r2, #10
 8000af8:	701a      	strb	r2, [r3, #0]
			// any additional handling should go here - before buffer is cleared



			// copy word to previous word and then clear current buffer
			strncpy(last_word, buffer, BUFFER_SIZE);
 8000afa:	2228      	movs	r2, #40	; 0x28
 8000afc:	68b9      	ldr	r1, [r7, #8]
 8000afe:	6878      	ldr	r0, [r7, #4]
 8000b00:	f000 fb1e 	bl	8001140 <strncpy>
			serial_port->completion_function(last_word, x);
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b08:	7cfa      	ldrb	r2, [r7, #19]
 8000b0a:	4611      	mov	r1, r2
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	4798      	blx	r3
			SerialOutputString(last_word, &USART1_PORT);
 8000b10:	490c      	ldr	r1, [pc, #48]	; (8000b44 <getChar+0xdc>)
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f000 f869 	bl	8000bea <SerialOutputString>
			for (int j = 0; j < BUFFER_SIZE; j++){
 8000b18:	2300      	movs	r3, #0
 8000b1a:	617b      	str	r3, [r7, #20]
 8000b1c:	e007      	b.n	8000b2e <getChar+0xc6>
				buffer[j] = 0;
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	68ba      	ldr	r2, [r7, #8]
 8000b22:	4413      	add	r3, r2
 8000b24:	2200      	movs	r2, #0
 8000b26:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < BUFFER_SIZE; j++){
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	617b      	str	r3, [r7, #20]
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	2b27      	cmp	r3, #39	; 0x27
 8000b32:	ddf4      	ble.n	8000b1e <getChar+0xb6>
			}
			// reset the counter to 0
			*i = 0;
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]

		}
	}
}
 8000b3a:	bf00      	nop
 8000b3c:	3718      	adds	r7, #24
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	2000000c 	.word	0x2000000c

08000b48 <enable_uart_interrupt>:
void enable_uart_interrupt(SerialPort *serial_port){
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000b50:	b672      	cpsid	i
}
 8000b52:	bf00      	nop
	__disable_irq();

	// enable the read data not empty interrupt enable bit in the control register
	serial_port->UART->CR1 |= USART_CR1_RXNEIE;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f042 0220 	orr.w	r2, r2, #32
 8000b62:	601a      	str	r2, [r3, #0]

	NVIC_SetPriority(USART1_IRQn, 1);
 8000b64:	2101      	movs	r1, #1
 8000b66:	2025      	movs	r0, #37	; 0x25
 8000b68:	f7ff fed6 	bl	8000918 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn);
 8000b6c:	2025      	movs	r0, #37	; 0x25
 8000b6e:	f7ff feb5 	bl	80008dc <__NVIC_EnableIRQ>

	// set the interrupt function
	on_key_input = &getChar;
 8000b72:	4b04      	ldr	r3, [pc, #16]	; (8000b84 <enable_uart_interrupt+0x3c>)
 8000b74:	4a04      	ldr	r2, [pc, #16]	; (8000b88 <enable_uart_interrupt+0x40>)
 8000b76:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b78:	b662      	cpsie	i
}
 8000b7a:	bf00      	nop

	__enable_irq();
}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	2000021c 	.word	0x2000021c
 8000b88:	08000a69 	.word	0x08000a69

08000b8c <USART1_EXTI25_IRQHandler>:

void USART1_EXTI25_IRQHandler(){
 8000b8c:	b598      	push	{r3, r4, r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
	// should receive a character and store it in a buffer then return
	on_key_input(&USART1_PORT, buffer, last_word, &i);
 8000b90:	4b04      	ldr	r3, [pc, #16]	; (8000ba4 <USART1_EXTI25_IRQHandler+0x18>)
 8000b92:	681c      	ldr	r4, [r3, #0]
 8000b94:	4b04      	ldr	r3, [pc, #16]	; (8000ba8 <USART1_EXTI25_IRQHandler+0x1c>)
 8000b96:	4a05      	ldr	r2, [pc, #20]	; (8000bac <USART1_EXTI25_IRQHandler+0x20>)
 8000b98:	4905      	ldr	r1, [pc, #20]	; (8000bb0 <USART1_EXTI25_IRQHandler+0x24>)
 8000b9a:	4806      	ldr	r0, [pc, #24]	; (8000bb4 <USART1_EXTI25_IRQHandler+0x28>)
 8000b9c:	47a0      	blx	r4
}
 8000b9e:	bf00      	nop
 8000ba0:	bd98      	pop	{r3, r4, r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	2000021c 	.word	0x2000021c
 8000ba8:	20000218 	.word	0x20000218
 8000bac:	20000178 	.word	0x20000178
 8000bb0:	200000d8 	.word	0x200000d8
 8000bb4:	2000000c 	.word	0x2000000c

08000bb8 <SerialOutputChar>:
||------------------||
||	  UART Output	||
||------------------||
*/

void SerialOutputChar(uint8_t data, SerialPort *serial_port) {
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	6039      	str	r1, [r7, #0]
 8000bc2:	71fb      	strb	r3, [r7, #7]

	while((serial_port->UART->ISR & USART_ISR_TXE) == 0){
 8000bc4:	bf00      	nop
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	69db      	ldr	r3, [r3, #28]
 8000bcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d0f8      	beq.n	8000bc6 <SerialOutputChar+0xe>
	}
	serial_port->UART->TDR = data;
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	79fa      	ldrb	r2, [r7, #7]
 8000bda:	b292      	uxth	r2, r2
 8000bdc:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8000bde:	bf00      	nop
 8000be0:	370c      	adds	r7, #12
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr

08000bea <SerialOutputString>:


void SerialOutputString(uint8_t *pt, SerialPort *serial_port) {
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b084      	sub	sp, #16
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
 8000bf2:	6039      	str	r1, [r7, #0]
	uint32_t counter = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60fb      	str	r3, [r7, #12]
	while(*pt) {
 8000bf8:	e00b      	b.n	8000c12 <SerialOutputString+0x28>
		SerialOutputChar(*pt, serial_port);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	6839      	ldr	r1, [r7, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff ffd9 	bl	8000bb8 <SerialOutputChar>
		counter++;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	60fb      	str	r3, [r7, #12]
		pt++;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	607b      	str	r3, [r7, #4]
	while(*pt) {
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d1ef      	bne.n	8000bfa <SerialOutputString+0x10>
	}
}
 8000c1a:	bf00      	nop
 8000c1c:	bf00      	nop
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <USART_callback>:
||------------------------------||
||	  UART Completion Function	||
||------------------------------||
*/

void USART_callback(uint8_t *string, uint8_t count) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b0ae      	sub	sp, #184	; 0xb8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	70fb      	strb	r3, [r7, #3]
// This function will be called after a transmission is complete
	// use a temporary var to avoid original buffer from being modified
	uint8_t *temp[BUFFER_SIZE] = {0};
 8000c30:	f107 0310 	add.w	r3, r7, #16
 8000c34:	22a0      	movs	r2, #160	; 0xa0
 8000c36:	2100      	movs	r1, #0
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f000 faf1 	bl	8001220 <memset>
	uint8_t *instructions[2] = {0};
 8000c3e:	f107 0308 	add.w	r3, r7, #8
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	605a      	str	r2, [r3, #4]
	int i = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	strncpy(temp, string, BUFFER_SIZE);
 8000c4e:	f107 0310 	add.w	r3, r7, #16
 8000c52:	2228      	movs	r2, #40	; 0x28
 8000c54:	6879      	ldr	r1, [r7, #4]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 fa72 	bl	8001140 <strncpy>

	uint8_t *token = strtok(temp, " ");
 8000c5c:	f107 0310 	add.w	r3, r7, #16
 8000c60:	4916      	ldr	r1, [pc, #88]	; (8000cbc <USART_callback+0x98>)
 8000c62:	4618      	mov	r0, r3
 8000c64:	f000 fa80 	bl	8001168 <strtok>
 8000c68:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
	instructions[i++] = token;
 8000c6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000c70:	1c5a      	adds	r2, r3, #1
 8000c72:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	33b8      	adds	r3, #184	; 0xb8
 8000c7a:	443b      	add	r3, r7
 8000c7c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8000c80:	f843 2cb0 	str.w	r2, [r3, #-176]
	token = strtok(NULL, "");
 8000c84:	490e      	ldr	r1, [pc, #56]	; (8000cc0 <USART_callback+0x9c>)
 8000c86:	2000      	movs	r0, #0
 8000c88:	f000 fa6e 	bl	8001168 <strtok>
 8000c8c:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
	instructions[i++] = token;
 8000c90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000c94:	1c5a      	adds	r2, r3, #1
 8000c96:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	33b8      	adds	r3, #184	; 0xb8
 8000c9e:	443b      	add	r3, r7
 8000ca0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8000ca4:	f843 2cb0 	str.w	r2, [r3, #-176]


	message_handler(instructions[0], instructions[1]);
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	68fa      	ldr	r2, [r7, #12]
 8000cac:	4611      	mov	r1, r2
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fc84 	bl	80005bc <message_handler>
}
 8000cb4:	bf00      	nop
 8000cb6:	37b8      	adds	r7, #184	; 0xb8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	0800208c 	.word	0x0800208c
 8000cc0:	08002090 	.word	0x08002090

08000cc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  return 1;
 8000cc8:	2301      	movs	r3, #1
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <_kill>:

int _kill(int pid, int sig)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000cde:	f000 faa7 	bl	8001230 <__errno>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2216      	movs	r2, #22
 8000ce6:	601a      	str	r2, [r3, #0]
  return -1;
 8000ce8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <_exit>:

void _exit (int status)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000cfc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff ffe7 	bl	8000cd4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000d06:	e7fe      	b.n	8000d06 <_exit+0x12>

08000d08 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d14:	2300      	movs	r3, #0
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	e00a      	b.n	8000d30 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d1a:	f3af 8000 	nop.w
 8000d1e:	4601      	mov	r1, r0
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	1c5a      	adds	r2, r3, #1
 8000d24:	60ba      	str	r2, [r7, #8]
 8000d26:	b2ca      	uxtb	r2, r1
 8000d28:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	617b      	str	r3, [r7, #20]
 8000d30:	697a      	ldr	r2, [r7, #20]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	429a      	cmp	r2, r3
 8000d36:	dbf0      	blt.n	8000d1a <_read+0x12>
  }

  return len;
 8000d38:	687b      	ldr	r3, [r7, #4]
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3718      	adds	r7, #24
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b086      	sub	sp, #24
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	60f8      	str	r0, [r7, #12]
 8000d4a:	60b9      	str	r1, [r7, #8]
 8000d4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
 8000d52:	e009      	b.n	8000d68 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	1c5a      	adds	r2, r3, #1
 8000d58:	60ba      	str	r2, [r7, #8]
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	3301      	adds	r3, #1
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	697a      	ldr	r2, [r7, #20]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	dbf1      	blt.n	8000d54 <_write+0x12>
  }
  return len;
 8000d70:	687b      	ldr	r3, [r7, #4]
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3718      	adds	r7, #24
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <_close>:

int _close(int file)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b083      	sub	sp, #12
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	370c      	adds	r7, #12
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr

08000d92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d92:	b480      	push	{r7}
 8000d94:	b083      	sub	sp, #12
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
 8000d9a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000da2:	605a      	str	r2, [r3, #4]
  return 0;
 8000da4:	2300      	movs	r3, #0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <_isatty>:

int _isatty(int file)
{
 8000db2:	b480      	push	{r7}
 8000db4:	b083      	sub	sp, #12
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dba:	2301      	movs	r3, #1
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr

08000dc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3714      	adds	r7, #20
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
	...

08000de4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dec:	4a14      	ldr	r2, [pc, #80]	; (8000e40 <_sbrk+0x5c>)
 8000dee:	4b15      	ldr	r3, [pc, #84]	; (8000e44 <_sbrk+0x60>)
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000df8:	4b13      	ldr	r3, [pc, #76]	; (8000e48 <_sbrk+0x64>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d102      	bne.n	8000e06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e00:	4b11      	ldr	r3, [pc, #68]	; (8000e48 <_sbrk+0x64>)
 8000e02:	4a12      	ldr	r2, [pc, #72]	; (8000e4c <_sbrk+0x68>)
 8000e04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e06:	4b10      	ldr	r3, [pc, #64]	; (8000e48 <_sbrk+0x64>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d207      	bcs.n	8000e24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e14:	f000 fa0c 	bl	8001230 <__errno>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	220c      	movs	r2, #12
 8000e1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e22:	e009      	b.n	8000e38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e24:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <_sbrk+0x64>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e2a:	4b07      	ldr	r3, [pc, #28]	; (8000e48 <_sbrk+0x64>)
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4413      	add	r3, r2
 8000e32:	4a05      	ldr	r2, [pc, #20]	; (8000e48 <_sbrk+0x64>)
 8000e34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e36:	68fb      	ldr	r3, [r7, #12]
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3718      	adds	r7, #24
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	2000a000 	.word	0x2000a000
 8000e44:	00000400 	.word	0x00000400
 8000e48:	20000220 	.word	0x20000220
 8000e4c:	20000370 	.word	0x20000370

08000e50 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e50:	480d      	ldr	r0, [pc, #52]	; (8000e88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e52:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e54:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e58:	480c      	ldr	r0, [pc, #48]	; (8000e8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e5a:	490d      	ldr	r1, [pc, #52]	; (8000e90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e5c:	4a0d      	ldr	r2, [pc, #52]	; (8000e94 <LoopForever+0xe>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e60:	e002      	b.n	8000e68 <LoopCopyDataInit>

08000e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e66:	3304      	adds	r3, #4

08000e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e6c:	d3f9      	bcc.n	8000e62 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e6e:	4a0a      	ldr	r2, [pc, #40]	; (8000e98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e70:	4c0a      	ldr	r4, [pc, #40]	; (8000e9c <LoopForever+0x16>)
  movs r3, #0
 8000e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e74:	e001      	b.n	8000e7a <LoopFillZerobss>

08000e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e78:	3204      	adds	r2, #4

08000e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e7c:	d3fb      	bcc.n	8000e76 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e7e:	f000 f9dd 	bl	800123c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e82:	f7ff fd13 	bl	80008ac <main>

08000e86 <LoopForever>:

LoopForever:
  b LoopForever
 8000e86:	e7fe      	b.n	8000e86 <LoopForever>
  ldr   r0, =_estack
 8000e88:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000e8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e90:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000e94:	0800227c 	.word	0x0800227c
  ldr r2, =_sbss
 8000e98:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000e9c:	20000370 	.word	0x20000370

08000ea0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ea0:	e7fe      	b.n	8000ea0 <ADC1_2_IRQHandler>
	...

08000ea4 <std>:
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	b510      	push	{r4, lr}
 8000ea8:	4604      	mov	r4, r0
 8000eaa:	e9c0 3300 	strd	r3, r3, [r0]
 8000eae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8000eb2:	6083      	str	r3, [r0, #8]
 8000eb4:	8181      	strh	r1, [r0, #12]
 8000eb6:	6643      	str	r3, [r0, #100]	; 0x64
 8000eb8:	81c2      	strh	r2, [r0, #14]
 8000eba:	6183      	str	r3, [r0, #24]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	2208      	movs	r2, #8
 8000ec0:	305c      	adds	r0, #92	; 0x5c
 8000ec2:	f000 f9ad 	bl	8001220 <memset>
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <std+0x58>)
 8000ec8:	6263      	str	r3, [r4, #36]	; 0x24
 8000eca:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <std+0x5c>)
 8000ecc:	62a3      	str	r3, [r4, #40]	; 0x28
 8000ece:	4b0d      	ldr	r3, [pc, #52]	; (8000f04 <std+0x60>)
 8000ed0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000ed2:	4b0d      	ldr	r3, [pc, #52]	; (8000f08 <std+0x64>)
 8000ed4:	6323      	str	r3, [r4, #48]	; 0x30
 8000ed6:	4b0d      	ldr	r3, [pc, #52]	; (8000f0c <std+0x68>)
 8000ed8:	6224      	str	r4, [r4, #32]
 8000eda:	429c      	cmp	r4, r3
 8000edc:	d006      	beq.n	8000eec <std+0x48>
 8000ede:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8000ee2:	4294      	cmp	r4, r2
 8000ee4:	d002      	beq.n	8000eec <std+0x48>
 8000ee6:	33d0      	adds	r3, #208	; 0xd0
 8000ee8:	429c      	cmp	r4, r3
 8000eea:	d105      	bne.n	8000ef8 <std+0x54>
 8000eec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8000ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000ef4:	f000 b9c6 	b.w	8001284 <__retarget_lock_init_recursive>
 8000ef8:	bd10      	pop	{r4, pc}
 8000efa:	bf00      	nop
 8000efc:	0800158d 	.word	0x0800158d
 8000f00:	080015af 	.word	0x080015af
 8000f04:	080015e7 	.word	0x080015e7
 8000f08:	0800160b 	.word	0x0800160b
 8000f0c:	20000224 	.word	0x20000224

08000f10 <stdio_exit_handler>:
 8000f10:	4a02      	ldr	r2, [pc, #8]	; (8000f1c <stdio_exit_handler+0xc>)
 8000f12:	4903      	ldr	r1, [pc, #12]	; (8000f20 <stdio_exit_handler+0x10>)
 8000f14:	4803      	ldr	r0, [pc, #12]	; (8000f24 <stdio_exit_handler+0x14>)
 8000f16:	f000 b8f5 	b.w	8001104 <_fwalk_sglue>
 8000f1a:	bf00      	nop
 8000f1c:	20000034 	.word	0x20000034
 8000f20:	08001525 	.word	0x08001525
 8000f24:	20000040 	.word	0x20000040

08000f28 <cleanup_stdio>:
 8000f28:	6841      	ldr	r1, [r0, #4]
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <cleanup_stdio+0x34>)
 8000f2c:	4299      	cmp	r1, r3
 8000f2e:	b510      	push	{r4, lr}
 8000f30:	4604      	mov	r4, r0
 8000f32:	d001      	beq.n	8000f38 <cleanup_stdio+0x10>
 8000f34:	f000 faf6 	bl	8001524 <_fflush_r>
 8000f38:	68a1      	ldr	r1, [r4, #8]
 8000f3a:	4b09      	ldr	r3, [pc, #36]	; (8000f60 <cleanup_stdio+0x38>)
 8000f3c:	4299      	cmp	r1, r3
 8000f3e:	d002      	beq.n	8000f46 <cleanup_stdio+0x1e>
 8000f40:	4620      	mov	r0, r4
 8000f42:	f000 faef 	bl	8001524 <_fflush_r>
 8000f46:	68e1      	ldr	r1, [r4, #12]
 8000f48:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <cleanup_stdio+0x3c>)
 8000f4a:	4299      	cmp	r1, r3
 8000f4c:	d004      	beq.n	8000f58 <cleanup_stdio+0x30>
 8000f4e:	4620      	mov	r0, r4
 8000f50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f54:	f000 bae6 	b.w	8001524 <_fflush_r>
 8000f58:	bd10      	pop	{r4, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000224 	.word	0x20000224
 8000f60:	2000028c 	.word	0x2000028c
 8000f64:	200002f4 	.word	0x200002f4

08000f68 <global_stdio_init.part.0>:
 8000f68:	b510      	push	{r4, lr}
 8000f6a:	4b0b      	ldr	r3, [pc, #44]	; (8000f98 <global_stdio_init.part.0+0x30>)
 8000f6c:	4c0b      	ldr	r4, [pc, #44]	; (8000f9c <global_stdio_init.part.0+0x34>)
 8000f6e:	4a0c      	ldr	r2, [pc, #48]	; (8000fa0 <global_stdio_init.part.0+0x38>)
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	4620      	mov	r0, r4
 8000f74:	2200      	movs	r2, #0
 8000f76:	2104      	movs	r1, #4
 8000f78:	f7ff ff94 	bl	8000ea4 <std>
 8000f7c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8000f80:	2201      	movs	r2, #1
 8000f82:	2109      	movs	r1, #9
 8000f84:	f7ff ff8e 	bl	8000ea4 <std>
 8000f88:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000f8c:	2202      	movs	r2, #2
 8000f8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f92:	2112      	movs	r1, #18
 8000f94:	f7ff bf86 	b.w	8000ea4 <std>
 8000f98:	2000035c 	.word	0x2000035c
 8000f9c:	20000224 	.word	0x20000224
 8000fa0:	08000f11 	.word	0x08000f11

08000fa4 <__sfp_lock_acquire>:
 8000fa4:	4801      	ldr	r0, [pc, #4]	; (8000fac <__sfp_lock_acquire+0x8>)
 8000fa6:	f000 b96e 	b.w	8001286 <__retarget_lock_acquire_recursive>
 8000faa:	bf00      	nop
 8000fac:	20000361 	.word	0x20000361

08000fb0 <__sfp_lock_release>:
 8000fb0:	4801      	ldr	r0, [pc, #4]	; (8000fb8 <__sfp_lock_release+0x8>)
 8000fb2:	f000 b969 	b.w	8001288 <__retarget_lock_release_recursive>
 8000fb6:	bf00      	nop
 8000fb8:	20000361 	.word	0x20000361

08000fbc <__sinit>:
 8000fbc:	b510      	push	{r4, lr}
 8000fbe:	4604      	mov	r4, r0
 8000fc0:	f7ff fff0 	bl	8000fa4 <__sfp_lock_acquire>
 8000fc4:	6a23      	ldr	r3, [r4, #32]
 8000fc6:	b11b      	cbz	r3, 8000fd0 <__sinit+0x14>
 8000fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000fcc:	f7ff bff0 	b.w	8000fb0 <__sfp_lock_release>
 8000fd0:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <__sinit+0x28>)
 8000fd2:	6223      	str	r3, [r4, #32]
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <__sinit+0x2c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1f5      	bne.n	8000fc8 <__sinit+0xc>
 8000fdc:	f7ff ffc4 	bl	8000f68 <global_stdio_init.part.0>
 8000fe0:	e7f2      	b.n	8000fc8 <__sinit+0xc>
 8000fe2:	bf00      	nop
 8000fe4:	08000f29 	.word	0x08000f29
 8000fe8:	2000035c 	.word	0x2000035c

08000fec <_strtol_l.constprop.0>:
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ff2:	d001      	beq.n	8000ff8 <_strtol_l.constprop.0+0xc>
 8000ff4:	2b24      	cmp	r3, #36	; 0x24
 8000ff6:	d906      	bls.n	8001006 <_strtol_l.constprop.0+0x1a>
 8000ff8:	f000 f91a 	bl	8001230 <__errno>
 8000ffc:	2316      	movs	r3, #22
 8000ffe:	6003      	str	r3, [r0, #0]
 8001000:	2000      	movs	r0, #0
 8001002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001006:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80010ec <_strtol_l.constprop.0+0x100>
 800100a:	460d      	mov	r5, r1
 800100c:	462e      	mov	r6, r5
 800100e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001012:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8001016:	f017 0708 	ands.w	r7, r7, #8
 800101a:	d1f7      	bne.n	800100c <_strtol_l.constprop.0+0x20>
 800101c:	2c2d      	cmp	r4, #45	; 0x2d
 800101e:	d132      	bne.n	8001086 <_strtol_l.constprop.0+0x9a>
 8001020:	782c      	ldrb	r4, [r5, #0]
 8001022:	2701      	movs	r7, #1
 8001024:	1cb5      	adds	r5, r6, #2
 8001026:	2b00      	cmp	r3, #0
 8001028:	d05b      	beq.n	80010e2 <_strtol_l.constprop.0+0xf6>
 800102a:	2b10      	cmp	r3, #16
 800102c:	d109      	bne.n	8001042 <_strtol_l.constprop.0+0x56>
 800102e:	2c30      	cmp	r4, #48	; 0x30
 8001030:	d107      	bne.n	8001042 <_strtol_l.constprop.0+0x56>
 8001032:	782c      	ldrb	r4, [r5, #0]
 8001034:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8001038:	2c58      	cmp	r4, #88	; 0x58
 800103a:	d14d      	bne.n	80010d8 <_strtol_l.constprop.0+0xec>
 800103c:	786c      	ldrb	r4, [r5, #1]
 800103e:	2310      	movs	r3, #16
 8001040:	3502      	adds	r5, #2
 8001042:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8001046:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800104a:	f04f 0e00 	mov.w	lr, #0
 800104e:	fbb8 f9f3 	udiv	r9, r8, r3
 8001052:	4676      	mov	r6, lr
 8001054:	fb03 8a19 	mls	sl, r3, r9, r8
 8001058:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800105c:	f1bc 0f09 	cmp.w	ip, #9
 8001060:	d816      	bhi.n	8001090 <_strtol_l.constprop.0+0xa4>
 8001062:	4664      	mov	r4, ip
 8001064:	42a3      	cmp	r3, r4
 8001066:	dd24      	ble.n	80010b2 <_strtol_l.constprop.0+0xc6>
 8001068:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800106c:	d008      	beq.n	8001080 <_strtol_l.constprop.0+0x94>
 800106e:	45b1      	cmp	r9, r6
 8001070:	d31c      	bcc.n	80010ac <_strtol_l.constprop.0+0xc0>
 8001072:	d101      	bne.n	8001078 <_strtol_l.constprop.0+0x8c>
 8001074:	45a2      	cmp	sl, r4
 8001076:	db19      	blt.n	80010ac <_strtol_l.constprop.0+0xc0>
 8001078:	fb06 4603 	mla	r6, r6, r3, r4
 800107c:	f04f 0e01 	mov.w	lr, #1
 8001080:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001084:	e7e8      	b.n	8001058 <_strtol_l.constprop.0+0x6c>
 8001086:	2c2b      	cmp	r4, #43	; 0x2b
 8001088:	bf04      	itt	eq
 800108a:	782c      	ldrbeq	r4, [r5, #0]
 800108c:	1cb5      	addeq	r5, r6, #2
 800108e:	e7ca      	b.n	8001026 <_strtol_l.constprop.0+0x3a>
 8001090:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8001094:	f1bc 0f19 	cmp.w	ip, #25
 8001098:	d801      	bhi.n	800109e <_strtol_l.constprop.0+0xb2>
 800109a:	3c37      	subs	r4, #55	; 0x37
 800109c:	e7e2      	b.n	8001064 <_strtol_l.constprop.0+0x78>
 800109e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80010a2:	f1bc 0f19 	cmp.w	ip, #25
 80010a6:	d804      	bhi.n	80010b2 <_strtol_l.constprop.0+0xc6>
 80010a8:	3c57      	subs	r4, #87	; 0x57
 80010aa:	e7db      	b.n	8001064 <_strtol_l.constprop.0+0x78>
 80010ac:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 80010b0:	e7e6      	b.n	8001080 <_strtol_l.constprop.0+0x94>
 80010b2:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 80010b6:	d105      	bne.n	80010c4 <_strtol_l.constprop.0+0xd8>
 80010b8:	2322      	movs	r3, #34	; 0x22
 80010ba:	6003      	str	r3, [r0, #0]
 80010bc:	4646      	mov	r6, r8
 80010be:	b942      	cbnz	r2, 80010d2 <_strtol_l.constprop.0+0xe6>
 80010c0:	4630      	mov	r0, r6
 80010c2:	e79e      	b.n	8001002 <_strtol_l.constprop.0+0x16>
 80010c4:	b107      	cbz	r7, 80010c8 <_strtol_l.constprop.0+0xdc>
 80010c6:	4276      	negs	r6, r6
 80010c8:	2a00      	cmp	r2, #0
 80010ca:	d0f9      	beq.n	80010c0 <_strtol_l.constprop.0+0xd4>
 80010cc:	f1be 0f00 	cmp.w	lr, #0
 80010d0:	d000      	beq.n	80010d4 <_strtol_l.constprop.0+0xe8>
 80010d2:	1e69      	subs	r1, r5, #1
 80010d4:	6011      	str	r1, [r2, #0]
 80010d6:	e7f3      	b.n	80010c0 <_strtol_l.constprop.0+0xd4>
 80010d8:	2430      	movs	r4, #48	; 0x30
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d1b1      	bne.n	8001042 <_strtol_l.constprop.0+0x56>
 80010de:	2308      	movs	r3, #8
 80010e0:	e7af      	b.n	8001042 <_strtol_l.constprop.0+0x56>
 80010e2:	2c30      	cmp	r4, #48	; 0x30
 80010e4:	d0a5      	beq.n	8001032 <_strtol_l.constprop.0+0x46>
 80010e6:	230a      	movs	r3, #10
 80010e8:	e7ab      	b.n	8001042 <_strtol_l.constprop.0+0x56>
 80010ea:	bf00      	nop
 80010ec:	08002103 	.word	0x08002103

080010f0 <strtol>:
 80010f0:	4613      	mov	r3, r2
 80010f2:	460a      	mov	r2, r1
 80010f4:	4601      	mov	r1, r0
 80010f6:	4802      	ldr	r0, [pc, #8]	; (8001100 <strtol+0x10>)
 80010f8:	6800      	ldr	r0, [r0, #0]
 80010fa:	f7ff bf77 	b.w	8000fec <_strtol_l.constprop.0>
 80010fe:	bf00      	nop
 8001100:	2000008c 	.word	0x2000008c

08001104 <_fwalk_sglue>:
 8001104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001108:	4607      	mov	r7, r0
 800110a:	4688      	mov	r8, r1
 800110c:	4614      	mov	r4, r2
 800110e:	2600      	movs	r6, #0
 8001110:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001114:	f1b9 0901 	subs.w	r9, r9, #1
 8001118:	d505      	bpl.n	8001126 <_fwalk_sglue+0x22>
 800111a:	6824      	ldr	r4, [r4, #0]
 800111c:	2c00      	cmp	r4, #0
 800111e:	d1f7      	bne.n	8001110 <_fwalk_sglue+0xc>
 8001120:	4630      	mov	r0, r6
 8001122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001126:	89ab      	ldrh	r3, [r5, #12]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d907      	bls.n	800113c <_fwalk_sglue+0x38>
 800112c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001130:	3301      	adds	r3, #1
 8001132:	d003      	beq.n	800113c <_fwalk_sglue+0x38>
 8001134:	4629      	mov	r1, r5
 8001136:	4638      	mov	r0, r7
 8001138:	47c0      	blx	r8
 800113a:	4306      	orrs	r6, r0
 800113c:	3568      	adds	r5, #104	; 0x68
 800113e:	e7e9      	b.n	8001114 <_fwalk_sglue+0x10>

08001140 <strncpy>:
 8001140:	b510      	push	{r4, lr}
 8001142:	3901      	subs	r1, #1
 8001144:	4603      	mov	r3, r0
 8001146:	b132      	cbz	r2, 8001156 <strncpy+0x16>
 8001148:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800114c:	f803 4b01 	strb.w	r4, [r3], #1
 8001150:	3a01      	subs	r2, #1
 8001152:	2c00      	cmp	r4, #0
 8001154:	d1f7      	bne.n	8001146 <strncpy+0x6>
 8001156:	441a      	add	r2, r3
 8001158:	2100      	movs	r1, #0
 800115a:	4293      	cmp	r3, r2
 800115c:	d100      	bne.n	8001160 <strncpy+0x20>
 800115e:	bd10      	pop	{r4, pc}
 8001160:	f803 1b01 	strb.w	r1, [r3], #1
 8001164:	e7f9      	b.n	800115a <strncpy+0x1a>
	...

08001168 <strtok>:
 8001168:	4b16      	ldr	r3, [pc, #88]	; (80011c4 <strtok+0x5c>)
 800116a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800116c:	681e      	ldr	r6, [r3, #0]
 800116e:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8001170:	4605      	mov	r5, r0
 8001172:	b9fc      	cbnz	r4, 80011b4 <strtok+0x4c>
 8001174:	2050      	movs	r0, #80	; 0x50
 8001176:	9101      	str	r1, [sp, #4]
 8001178:	f000 f8a6 	bl	80012c8 <malloc>
 800117c:	9901      	ldr	r1, [sp, #4]
 800117e:	6470      	str	r0, [r6, #68]	; 0x44
 8001180:	4602      	mov	r2, r0
 8001182:	b920      	cbnz	r0, 800118e <strtok+0x26>
 8001184:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <strtok+0x60>)
 8001186:	4811      	ldr	r0, [pc, #68]	; (80011cc <strtok+0x64>)
 8001188:	215b      	movs	r1, #91	; 0x5b
 800118a:	f000 f87f 	bl	800128c <__assert_func>
 800118e:	e9c0 4400 	strd	r4, r4, [r0]
 8001192:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8001196:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800119a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800119e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80011a2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80011a6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80011aa:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80011ae:	6184      	str	r4, [r0, #24]
 80011b0:	7704      	strb	r4, [r0, #28]
 80011b2:	6244      	str	r4, [r0, #36]	; 0x24
 80011b4:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80011b6:	2301      	movs	r3, #1
 80011b8:	4628      	mov	r0, r5
 80011ba:	b002      	add	sp, #8
 80011bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80011c0:	f000 b806 	b.w	80011d0 <__strtok_r>
 80011c4:	2000008c 	.word	0x2000008c
 80011c8:	08002091 	.word	0x08002091
 80011cc:	080020a8 	.word	0x080020a8

080011d0 <__strtok_r>:
 80011d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011d2:	b908      	cbnz	r0, 80011d8 <__strtok_r+0x8>
 80011d4:	6810      	ldr	r0, [r2, #0]
 80011d6:	b188      	cbz	r0, 80011fc <__strtok_r+0x2c>
 80011d8:	4604      	mov	r4, r0
 80011da:	4620      	mov	r0, r4
 80011dc:	f814 5b01 	ldrb.w	r5, [r4], #1
 80011e0:	460f      	mov	r7, r1
 80011e2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80011e6:	b91e      	cbnz	r6, 80011f0 <__strtok_r+0x20>
 80011e8:	b965      	cbnz	r5, 8001204 <__strtok_r+0x34>
 80011ea:	6015      	str	r5, [r2, #0]
 80011ec:	4628      	mov	r0, r5
 80011ee:	e005      	b.n	80011fc <__strtok_r+0x2c>
 80011f0:	42b5      	cmp	r5, r6
 80011f2:	d1f6      	bne.n	80011e2 <__strtok_r+0x12>
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d1f0      	bne.n	80011da <__strtok_r+0xa>
 80011f8:	6014      	str	r4, [r2, #0]
 80011fa:	7003      	strb	r3, [r0, #0]
 80011fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011fe:	461c      	mov	r4, r3
 8001200:	e00c      	b.n	800121c <__strtok_r+0x4c>
 8001202:	b915      	cbnz	r5, 800120a <__strtok_r+0x3a>
 8001204:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001208:	460e      	mov	r6, r1
 800120a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800120e:	42ab      	cmp	r3, r5
 8001210:	d1f7      	bne.n	8001202 <__strtok_r+0x32>
 8001212:	2b00      	cmp	r3, #0
 8001214:	d0f3      	beq.n	80011fe <__strtok_r+0x2e>
 8001216:	2300      	movs	r3, #0
 8001218:	f804 3c01 	strb.w	r3, [r4, #-1]
 800121c:	6014      	str	r4, [r2, #0]
 800121e:	e7ed      	b.n	80011fc <__strtok_r+0x2c>

08001220 <memset>:
 8001220:	4402      	add	r2, r0
 8001222:	4603      	mov	r3, r0
 8001224:	4293      	cmp	r3, r2
 8001226:	d100      	bne.n	800122a <memset+0xa>
 8001228:	4770      	bx	lr
 800122a:	f803 1b01 	strb.w	r1, [r3], #1
 800122e:	e7f9      	b.n	8001224 <memset+0x4>

08001230 <__errno>:
 8001230:	4b01      	ldr	r3, [pc, #4]	; (8001238 <__errno+0x8>)
 8001232:	6818      	ldr	r0, [r3, #0]
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	2000008c 	.word	0x2000008c

0800123c <__libc_init_array>:
 800123c:	b570      	push	{r4, r5, r6, lr}
 800123e:	4d0d      	ldr	r5, [pc, #52]	; (8001274 <__libc_init_array+0x38>)
 8001240:	4c0d      	ldr	r4, [pc, #52]	; (8001278 <__libc_init_array+0x3c>)
 8001242:	1b64      	subs	r4, r4, r5
 8001244:	10a4      	asrs	r4, r4, #2
 8001246:	2600      	movs	r6, #0
 8001248:	42a6      	cmp	r6, r4
 800124a:	d109      	bne.n	8001260 <__libc_init_array+0x24>
 800124c:	4d0b      	ldr	r5, [pc, #44]	; (800127c <__libc_init_array+0x40>)
 800124e:	4c0c      	ldr	r4, [pc, #48]	; (8001280 <__libc_init_array+0x44>)
 8001250:	f000 fece 	bl	8001ff0 <_init>
 8001254:	1b64      	subs	r4, r4, r5
 8001256:	10a4      	asrs	r4, r4, #2
 8001258:	2600      	movs	r6, #0
 800125a:	42a6      	cmp	r6, r4
 800125c:	d105      	bne.n	800126a <__libc_init_array+0x2e>
 800125e:	bd70      	pop	{r4, r5, r6, pc}
 8001260:	f855 3b04 	ldr.w	r3, [r5], #4
 8001264:	4798      	blx	r3
 8001266:	3601      	adds	r6, #1
 8001268:	e7ee      	b.n	8001248 <__libc_init_array+0xc>
 800126a:	f855 3b04 	ldr.w	r3, [r5], #4
 800126e:	4798      	blx	r3
 8001270:	3601      	adds	r6, #1
 8001272:	e7f2      	b.n	800125a <__libc_init_array+0x1e>
 8001274:	08002274 	.word	0x08002274
 8001278:	08002274 	.word	0x08002274
 800127c:	08002274 	.word	0x08002274
 8001280:	08002278 	.word	0x08002278

08001284 <__retarget_lock_init_recursive>:
 8001284:	4770      	bx	lr

08001286 <__retarget_lock_acquire_recursive>:
 8001286:	4770      	bx	lr

08001288 <__retarget_lock_release_recursive>:
 8001288:	4770      	bx	lr
	...

0800128c <__assert_func>:
 800128c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800128e:	4614      	mov	r4, r2
 8001290:	461a      	mov	r2, r3
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <__assert_func+0x2c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4605      	mov	r5, r0
 8001298:	68d8      	ldr	r0, [r3, #12]
 800129a:	b14c      	cbz	r4, 80012b0 <__assert_func+0x24>
 800129c:	4b07      	ldr	r3, [pc, #28]	; (80012bc <__assert_func+0x30>)
 800129e:	9100      	str	r1, [sp, #0]
 80012a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80012a4:	4906      	ldr	r1, [pc, #24]	; (80012c0 <__assert_func+0x34>)
 80012a6:	462b      	mov	r3, r5
 80012a8:	f000 f9b4 	bl	8001614 <fiprintf>
 80012ac:	f000 fa1a 	bl	80016e4 <abort>
 80012b0:	4b04      	ldr	r3, [pc, #16]	; (80012c4 <__assert_func+0x38>)
 80012b2:	461c      	mov	r4, r3
 80012b4:	e7f3      	b.n	800129e <__assert_func+0x12>
 80012b6:	bf00      	nop
 80012b8:	2000008c 	.word	0x2000008c
 80012bc:	08002203 	.word	0x08002203
 80012c0:	08002210 	.word	0x08002210
 80012c4:	0800223e 	.word	0x0800223e

080012c8 <malloc>:
 80012c8:	4b02      	ldr	r3, [pc, #8]	; (80012d4 <malloc+0xc>)
 80012ca:	4601      	mov	r1, r0
 80012cc:	6818      	ldr	r0, [r3, #0]
 80012ce:	f000 b823 	b.w	8001318 <_malloc_r>
 80012d2:	bf00      	nop
 80012d4:	2000008c 	.word	0x2000008c

080012d8 <sbrk_aligned>:
 80012d8:	b570      	push	{r4, r5, r6, lr}
 80012da:	4e0e      	ldr	r6, [pc, #56]	; (8001314 <sbrk_aligned+0x3c>)
 80012dc:	460c      	mov	r4, r1
 80012de:	6831      	ldr	r1, [r6, #0]
 80012e0:	4605      	mov	r5, r0
 80012e2:	b911      	cbnz	r1, 80012ea <sbrk_aligned+0x12>
 80012e4:	f000 f9dc 	bl	80016a0 <_sbrk_r>
 80012e8:	6030      	str	r0, [r6, #0]
 80012ea:	4621      	mov	r1, r4
 80012ec:	4628      	mov	r0, r5
 80012ee:	f000 f9d7 	bl	80016a0 <_sbrk_r>
 80012f2:	1c43      	adds	r3, r0, #1
 80012f4:	d00a      	beq.n	800130c <sbrk_aligned+0x34>
 80012f6:	1cc4      	adds	r4, r0, #3
 80012f8:	f024 0403 	bic.w	r4, r4, #3
 80012fc:	42a0      	cmp	r0, r4
 80012fe:	d007      	beq.n	8001310 <sbrk_aligned+0x38>
 8001300:	1a21      	subs	r1, r4, r0
 8001302:	4628      	mov	r0, r5
 8001304:	f000 f9cc 	bl	80016a0 <_sbrk_r>
 8001308:	3001      	adds	r0, #1
 800130a:	d101      	bne.n	8001310 <sbrk_aligned+0x38>
 800130c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8001310:	4620      	mov	r0, r4
 8001312:	bd70      	pop	{r4, r5, r6, pc}
 8001314:	20000368 	.word	0x20000368

08001318 <_malloc_r>:
 8001318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800131c:	1ccd      	adds	r5, r1, #3
 800131e:	f025 0503 	bic.w	r5, r5, #3
 8001322:	3508      	adds	r5, #8
 8001324:	2d0c      	cmp	r5, #12
 8001326:	bf38      	it	cc
 8001328:	250c      	movcc	r5, #12
 800132a:	2d00      	cmp	r5, #0
 800132c:	4607      	mov	r7, r0
 800132e:	db01      	blt.n	8001334 <_malloc_r+0x1c>
 8001330:	42a9      	cmp	r1, r5
 8001332:	d905      	bls.n	8001340 <_malloc_r+0x28>
 8001334:	230c      	movs	r3, #12
 8001336:	603b      	str	r3, [r7, #0]
 8001338:	2600      	movs	r6, #0
 800133a:	4630      	mov	r0, r6
 800133c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001340:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001414 <_malloc_r+0xfc>
 8001344:	f000 f916 	bl	8001574 <__malloc_lock>
 8001348:	f8d8 3000 	ldr.w	r3, [r8]
 800134c:	461c      	mov	r4, r3
 800134e:	bb5c      	cbnz	r4, 80013a8 <_malloc_r+0x90>
 8001350:	4629      	mov	r1, r5
 8001352:	4638      	mov	r0, r7
 8001354:	f7ff ffc0 	bl	80012d8 <sbrk_aligned>
 8001358:	1c43      	adds	r3, r0, #1
 800135a:	4604      	mov	r4, r0
 800135c:	d155      	bne.n	800140a <_malloc_r+0xf2>
 800135e:	f8d8 4000 	ldr.w	r4, [r8]
 8001362:	4626      	mov	r6, r4
 8001364:	2e00      	cmp	r6, #0
 8001366:	d145      	bne.n	80013f4 <_malloc_r+0xdc>
 8001368:	2c00      	cmp	r4, #0
 800136a:	d048      	beq.n	80013fe <_malloc_r+0xe6>
 800136c:	6823      	ldr	r3, [r4, #0]
 800136e:	4631      	mov	r1, r6
 8001370:	4638      	mov	r0, r7
 8001372:	eb04 0903 	add.w	r9, r4, r3
 8001376:	f000 f993 	bl	80016a0 <_sbrk_r>
 800137a:	4581      	cmp	r9, r0
 800137c:	d13f      	bne.n	80013fe <_malloc_r+0xe6>
 800137e:	6821      	ldr	r1, [r4, #0]
 8001380:	1a6d      	subs	r5, r5, r1
 8001382:	4629      	mov	r1, r5
 8001384:	4638      	mov	r0, r7
 8001386:	f7ff ffa7 	bl	80012d8 <sbrk_aligned>
 800138a:	3001      	adds	r0, #1
 800138c:	d037      	beq.n	80013fe <_malloc_r+0xe6>
 800138e:	6823      	ldr	r3, [r4, #0]
 8001390:	442b      	add	r3, r5
 8001392:	6023      	str	r3, [r4, #0]
 8001394:	f8d8 3000 	ldr.w	r3, [r8]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d038      	beq.n	800140e <_malloc_r+0xf6>
 800139c:	685a      	ldr	r2, [r3, #4]
 800139e:	42a2      	cmp	r2, r4
 80013a0:	d12b      	bne.n	80013fa <_malloc_r+0xe2>
 80013a2:	2200      	movs	r2, #0
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	e00f      	b.n	80013c8 <_malloc_r+0xb0>
 80013a8:	6822      	ldr	r2, [r4, #0]
 80013aa:	1b52      	subs	r2, r2, r5
 80013ac:	d41f      	bmi.n	80013ee <_malloc_r+0xd6>
 80013ae:	2a0b      	cmp	r2, #11
 80013b0:	d917      	bls.n	80013e2 <_malloc_r+0xca>
 80013b2:	1961      	adds	r1, r4, r5
 80013b4:	42a3      	cmp	r3, r4
 80013b6:	6025      	str	r5, [r4, #0]
 80013b8:	bf18      	it	ne
 80013ba:	6059      	strne	r1, [r3, #4]
 80013bc:	6863      	ldr	r3, [r4, #4]
 80013be:	bf08      	it	eq
 80013c0:	f8c8 1000 	streq.w	r1, [r8]
 80013c4:	5162      	str	r2, [r4, r5]
 80013c6:	604b      	str	r3, [r1, #4]
 80013c8:	4638      	mov	r0, r7
 80013ca:	f104 060b 	add.w	r6, r4, #11
 80013ce:	f000 f8d7 	bl	8001580 <__malloc_unlock>
 80013d2:	f026 0607 	bic.w	r6, r6, #7
 80013d6:	1d23      	adds	r3, r4, #4
 80013d8:	1af2      	subs	r2, r6, r3
 80013da:	d0ae      	beq.n	800133a <_malloc_r+0x22>
 80013dc:	1b9b      	subs	r3, r3, r6
 80013de:	50a3      	str	r3, [r4, r2]
 80013e0:	e7ab      	b.n	800133a <_malloc_r+0x22>
 80013e2:	42a3      	cmp	r3, r4
 80013e4:	6862      	ldr	r2, [r4, #4]
 80013e6:	d1dd      	bne.n	80013a4 <_malloc_r+0x8c>
 80013e8:	f8c8 2000 	str.w	r2, [r8]
 80013ec:	e7ec      	b.n	80013c8 <_malloc_r+0xb0>
 80013ee:	4623      	mov	r3, r4
 80013f0:	6864      	ldr	r4, [r4, #4]
 80013f2:	e7ac      	b.n	800134e <_malloc_r+0x36>
 80013f4:	4634      	mov	r4, r6
 80013f6:	6876      	ldr	r6, [r6, #4]
 80013f8:	e7b4      	b.n	8001364 <_malloc_r+0x4c>
 80013fa:	4613      	mov	r3, r2
 80013fc:	e7cc      	b.n	8001398 <_malloc_r+0x80>
 80013fe:	230c      	movs	r3, #12
 8001400:	603b      	str	r3, [r7, #0]
 8001402:	4638      	mov	r0, r7
 8001404:	f000 f8bc 	bl	8001580 <__malloc_unlock>
 8001408:	e797      	b.n	800133a <_malloc_r+0x22>
 800140a:	6025      	str	r5, [r4, #0]
 800140c:	e7dc      	b.n	80013c8 <_malloc_r+0xb0>
 800140e:	605b      	str	r3, [r3, #4]
 8001410:	deff      	udf	#255	; 0xff
 8001412:	bf00      	nop
 8001414:	20000364 	.word	0x20000364

08001418 <__sflush_r>:
 8001418:	898a      	ldrh	r2, [r1, #12]
 800141a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800141e:	4605      	mov	r5, r0
 8001420:	0710      	lsls	r0, r2, #28
 8001422:	460c      	mov	r4, r1
 8001424:	d458      	bmi.n	80014d8 <__sflush_r+0xc0>
 8001426:	684b      	ldr	r3, [r1, #4]
 8001428:	2b00      	cmp	r3, #0
 800142a:	dc05      	bgt.n	8001438 <__sflush_r+0x20>
 800142c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800142e:	2b00      	cmp	r3, #0
 8001430:	dc02      	bgt.n	8001438 <__sflush_r+0x20>
 8001432:	2000      	movs	r0, #0
 8001434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001438:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800143a:	2e00      	cmp	r6, #0
 800143c:	d0f9      	beq.n	8001432 <__sflush_r+0x1a>
 800143e:	2300      	movs	r3, #0
 8001440:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001444:	682f      	ldr	r7, [r5, #0]
 8001446:	6a21      	ldr	r1, [r4, #32]
 8001448:	602b      	str	r3, [r5, #0]
 800144a:	d032      	beq.n	80014b2 <__sflush_r+0x9a>
 800144c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800144e:	89a3      	ldrh	r3, [r4, #12]
 8001450:	075a      	lsls	r2, r3, #29
 8001452:	d505      	bpl.n	8001460 <__sflush_r+0x48>
 8001454:	6863      	ldr	r3, [r4, #4]
 8001456:	1ac0      	subs	r0, r0, r3
 8001458:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800145a:	b10b      	cbz	r3, 8001460 <__sflush_r+0x48>
 800145c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800145e:	1ac0      	subs	r0, r0, r3
 8001460:	2300      	movs	r3, #0
 8001462:	4602      	mov	r2, r0
 8001464:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001466:	6a21      	ldr	r1, [r4, #32]
 8001468:	4628      	mov	r0, r5
 800146a:	47b0      	blx	r6
 800146c:	1c43      	adds	r3, r0, #1
 800146e:	89a3      	ldrh	r3, [r4, #12]
 8001470:	d106      	bne.n	8001480 <__sflush_r+0x68>
 8001472:	6829      	ldr	r1, [r5, #0]
 8001474:	291d      	cmp	r1, #29
 8001476:	d82b      	bhi.n	80014d0 <__sflush_r+0xb8>
 8001478:	4a29      	ldr	r2, [pc, #164]	; (8001520 <__sflush_r+0x108>)
 800147a:	410a      	asrs	r2, r1
 800147c:	07d6      	lsls	r6, r2, #31
 800147e:	d427      	bmi.n	80014d0 <__sflush_r+0xb8>
 8001480:	2200      	movs	r2, #0
 8001482:	6062      	str	r2, [r4, #4]
 8001484:	04d9      	lsls	r1, r3, #19
 8001486:	6922      	ldr	r2, [r4, #16]
 8001488:	6022      	str	r2, [r4, #0]
 800148a:	d504      	bpl.n	8001496 <__sflush_r+0x7e>
 800148c:	1c42      	adds	r2, r0, #1
 800148e:	d101      	bne.n	8001494 <__sflush_r+0x7c>
 8001490:	682b      	ldr	r3, [r5, #0]
 8001492:	b903      	cbnz	r3, 8001496 <__sflush_r+0x7e>
 8001494:	6560      	str	r0, [r4, #84]	; 0x54
 8001496:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001498:	602f      	str	r7, [r5, #0]
 800149a:	2900      	cmp	r1, #0
 800149c:	d0c9      	beq.n	8001432 <__sflush_r+0x1a>
 800149e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80014a2:	4299      	cmp	r1, r3
 80014a4:	d002      	beq.n	80014ac <__sflush_r+0x94>
 80014a6:	4628      	mov	r0, r5
 80014a8:	f000 f924 	bl	80016f4 <_free_r>
 80014ac:	2000      	movs	r0, #0
 80014ae:	6360      	str	r0, [r4, #52]	; 0x34
 80014b0:	e7c0      	b.n	8001434 <__sflush_r+0x1c>
 80014b2:	2301      	movs	r3, #1
 80014b4:	4628      	mov	r0, r5
 80014b6:	47b0      	blx	r6
 80014b8:	1c41      	adds	r1, r0, #1
 80014ba:	d1c8      	bne.n	800144e <__sflush_r+0x36>
 80014bc:	682b      	ldr	r3, [r5, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d0c5      	beq.n	800144e <__sflush_r+0x36>
 80014c2:	2b1d      	cmp	r3, #29
 80014c4:	d001      	beq.n	80014ca <__sflush_r+0xb2>
 80014c6:	2b16      	cmp	r3, #22
 80014c8:	d101      	bne.n	80014ce <__sflush_r+0xb6>
 80014ca:	602f      	str	r7, [r5, #0]
 80014cc:	e7b1      	b.n	8001432 <__sflush_r+0x1a>
 80014ce:	89a3      	ldrh	r3, [r4, #12]
 80014d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014d4:	81a3      	strh	r3, [r4, #12]
 80014d6:	e7ad      	b.n	8001434 <__sflush_r+0x1c>
 80014d8:	690f      	ldr	r7, [r1, #16]
 80014da:	2f00      	cmp	r7, #0
 80014dc:	d0a9      	beq.n	8001432 <__sflush_r+0x1a>
 80014de:	0793      	lsls	r3, r2, #30
 80014e0:	680e      	ldr	r6, [r1, #0]
 80014e2:	bf08      	it	eq
 80014e4:	694b      	ldreq	r3, [r1, #20]
 80014e6:	600f      	str	r7, [r1, #0]
 80014e8:	bf18      	it	ne
 80014ea:	2300      	movne	r3, #0
 80014ec:	eba6 0807 	sub.w	r8, r6, r7
 80014f0:	608b      	str	r3, [r1, #8]
 80014f2:	f1b8 0f00 	cmp.w	r8, #0
 80014f6:	dd9c      	ble.n	8001432 <__sflush_r+0x1a>
 80014f8:	6a21      	ldr	r1, [r4, #32]
 80014fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80014fc:	4643      	mov	r3, r8
 80014fe:	463a      	mov	r2, r7
 8001500:	4628      	mov	r0, r5
 8001502:	47b0      	blx	r6
 8001504:	2800      	cmp	r0, #0
 8001506:	dc06      	bgt.n	8001516 <__sflush_r+0xfe>
 8001508:	89a3      	ldrh	r3, [r4, #12]
 800150a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800150e:	81a3      	strh	r3, [r4, #12]
 8001510:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001514:	e78e      	b.n	8001434 <__sflush_r+0x1c>
 8001516:	4407      	add	r7, r0
 8001518:	eba8 0800 	sub.w	r8, r8, r0
 800151c:	e7e9      	b.n	80014f2 <__sflush_r+0xda>
 800151e:	bf00      	nop
 8001520:	dfbffffe 	.word	0xdfbffffe

08001524 <_fflush_r>:
 8001524:	b538      	push	{r3, r4, r5, lr}
 8001526:	690b      	ldr	r3, [r1, #16]
 8001528:	4605      	mov	r5, r0
 800152a:	460c      	mov	r4, r1
 800152c:	b913      	cbnz	r3, 8001534 <_fflush_r+0x10>
 800152e:	2500      	movs	r5, #0
 8001530:	4628      	mov	r0, r5
 8001532:	bd38      	pop	{r3, r4, r5, pc}
 8001534:	b118      	cbz	r0, 800153e <_fflush_r+0x1a>
 8001536:	6a03      	ldr	r3, [r0, #32]
 8001538:	b90b      	cbnz	r3, 800153e <_fflush_r+0x1a>
 800153a:	f7ff fd3f 	bl	8000fbc <__sinit>
 800153e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d0f3      	beq.n	800152e <_fflush_r+0xa>
 8001546:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001548:	07d0      	lsls	r0, r2, #31
 800154a:	d404      	bmi.n	8001556 <_fflush_r+0x32>
 800154c:	0599      	lsls	r1, r3, #22
 800154e:	d402      	bmi.n	8001556 <_fflush_r+0x32>
 8001550:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001552:	f7ff fe98 	bl	8001286 <__retarget_lock_acquire_recursive>
 8001556:	4628      	mov	r0, r5
 8001558:	4621      	mov	r1, r4
 800155a:	f7ff ff5d 	bl	8001418 <__sflush_r>
 800155e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001560:	07da      	lsls	r2, r3, #31
 8001562:	4605      	mov	r5, r0
 8001564:	d4e4      	bmi.n	8001530 <_fflush_r+0xc>
 8001566:	89a3      	ldrh	r3, [r4, #12]
 8001568:	059b      	lsls	r3, r3, #22
 800156a:	d4e1      	bmi.n	8001530 <_fflush_r+0xc>
 800156c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800156e:	f7ff fe8b 	bl	8001288 <__retarget_lock_release_recursive>
 8001572:	e7dd      	b.n	8001530 <_fflush_r+0xc>

08001574 <__malloc_lock>:
 8001574:	4801      	ldr	r0, [pc, #4]	; (800157c <__malloc_lock+0x8>)
 8001576:	f7ff be86 	b.w	8001286 <__retarget_lock_acquire_recursive>
 800157a:	bf00      	nop
 800157c:	20000360 	.word	0x20000360

08001580 <__malloc_unlock>:
 8001580:	4801      	ldr	r0, [pc, #4]	; (8001588 <__malloc_unlock+0x8>)
 8001582:	f7ff be81 	b.w	8001288 <__retarget_lock_release_recursive>
 8001586:	bf00      	nop
 8001588:	20000360 	.word	0x20000360

0800158c <__sread>:
 800158c:	b510      	push	{r4, lr}
 800158e:	460c      	mov	r4, r1
 8001590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001594:	f000 f872 	bl	800167c <_read_r>
 8001598:	2800      	cmp	r0, #0
 800159a:	bfab      	itete	ge
 800159c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800159e:	89a3      	ldrhlt	r3, [r4, #12]
 80015a0:	181b      	addge	r3, r3, r0
 80015a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80015a6:	bfac      	ite	ge
 80015a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80015aa:	81a3      	strhlt	r3, [r4, #12]
 80015ac:	bd10      	pop	{r4, pc}

080015ae <__swrite>:
 80015ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80015b2:	461f      	mov	r7, r3
 80015b4:	898b      	ldrh	r3, [r1, #12]
 80015b6:	05db      	lsls	r3, r3, #23
 80015b8:	4605      	mov	r5, r0
 80015ba:	460c      	mov	r4, r1
 80015bc:	4616      	mov	r6, r2
 80015be:	d505      	bpl.n	80015cc <__swrite+0x1e>
 80015c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80015c4:	2302      	movs	r3, #2
 80015c6:	2200      	movs	r2, #0
 80015c8:	f000 f846 	bl	8001658 <_lseek_r>
 80015cc:	89a3      	ldrh	r3, [r4, #12]
 80015ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80015d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80015d6:	81a3      	strh	r3, [r4, #12]
 80015d8:	4632      	mov	r2, r6
 80015da:	463b      	mov	r3, r7
 80015dc:	4628      	mov	r0, r5
 80015de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80015e2:	f000 b86d 	b.w	80016c0 <_write_r>

080015e6 <__sseek>:
 80015e6:	b510      	push	{r4, lr}
 80015e8:	460c      	mov	r4, r1
 80015ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80015ee:	f000 f833 	bl	8001658 <_lseek_r>
 80015f2:	1c43      	adds	r3, r0, #1
 80015f4:	89a3      	ldrh	r3, [r4, #12]
 80015f6:	bf15      	itete	ne
 80015f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80015fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80015fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001602:	81a3      	strheq	r3, [r4, #12]
 8001604:	bf18      	it	ne
 8001606:	81a3      	strhne	r3, [r4, #12]
 8001608:	bd10      	pop	{r4, pc}

0800160a <__sclose>:
 800160a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800160e:	f000 b813 	b.w	8001638 <_close_r>
	...

08001614 <fiprintf>:
 8001614:	b40e      	push	{r1, r2, r3}
 8001616:	b503      	push	{r0, r1, lr}
 8001618:	4601      	mov	r1, r0
 800161a:	ab03      	add	r3, sp, #12
 800161c:	4805      	ldr	r0, [pc, #20]	; (8001634 <fiprintf+0x20>)
 800161e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001622:	6800      	ldr	r0, [r0, #0]
 8001624:	9301      	str	r3, [sp, #4]
 8001626:	f000 f8db 	bl	80017e0 <_vfiprintf_r>
 800162a:	b002      	add	sp, #8
 800162c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001630:	b003      	add	sp, #12
 8001632:	4770      	bx	lr
 8001634:	2000008c 	.word	0x2000008c

08001638 <_close_r>:
 8001638:	b538      	push	{r3, r4, r5, lr}
 800163a:	4d06      	ldr	r5, [pc, #24]	; (8001654 <_close_r+0x1c>)
 800163c:	2300      	movs	r3, #0
 800163e:	4604      	mov	r4, r0
 8001640:	4608      	mov	r0, r1
 8001642:	602b      	str	r3, [r5, #0]
 8001644:	f7ff fb99 	bl	8000d7a <_close>
 8001648:	1c43      	adds	r3, r0, #1
 800164a:	d102      	bne.n	8001652 <_close_r+0x1a>
 800164c:	682b      	ldr	r3, [r5, #0]
 800164e:	b103      	cbz	r3, 8001652 <_close_r+0x1a>
 8001650:	6023      	str	r3, [r4, #0]
 8001652:	bd38      	pop	{r3, r4, r5, pc}
 8001654:	2000036c 	.word	0x2000036c

08001658 <_lseek_r>:
 8001658:	b538      	push	{r3, r4, r5, lr}
 800165a:	4d07      	ldr	r5, [pc, #28]	; (8001678 <_lseek_r+0x20>)
 800165c:	4604      	mov	r4, r0
 800165e:	4608      	mov	r0, r1
 8001660:	4611      	mov	r1, r2
 8001662:	2200      	movs	r2, #0
 8001664:	602a      	str	r2, [r5, #0]
 8001666:	461a      	mov	r2, r3
 8001668:	f7ff fbae 	bl	8000dc8 <_lseek>
 800166c:	1c43      	adds	r3, r0, #1
 800166e:	d102      	bne.n	8001676 <_lseek_r+0x1e>
 8001670:	682b      	ldr	r3, [r5, #0]
 8001672:	b103      	cbz	r3, 8001676 <_lseek_r+0x1e>
 8001674:	6023      	str	r3, [r4, #0]
 8001676:	bd38      	pop	{r3, r4, r5, pc}
 8001678:	2000036c 	.word	0x2000036c

0800167c <_read_r>:
 800167c:	b538      	push	{r3, r4, r5, lr}
 800167e:	4d07      	ldr	r5, [pc, #28]	; (800169c <_read_r+0x20>)
 8001680:	4604      	mov	r4, r0
 8001682:	4608      	mov	r0, r1
 8001684:	4611      	mov	r1, r2
 8001686:	2200      	movs	r2, #0
 8001688:	602a      	str	r2, [r5, #0]
 800168a:	461a      	mov	r2, r3
 800168c:	f7ff fb3c 	bl	8000d08 <_read>
 8001690:	1c43      	adds	r3, r0, #1
 8001692:	d102      	bne.n	800169a <_read_r+0x1e>
 8001694:	682b      	ldr	r3, [r5, #0]
 8001696:	b103      	cbz	r3, 800169a <_read_r+0x1e>
 8001698:	6023      	str	r3, [r4, #0]
 800169a:	bd38      	pop	{r3, r4, r5, pc}
 800169c:	2000036c 	.word	0x2000036c

080016a0 <_sbrk_r>:
 80016a0:	b538      	push	{r3, r4, r5, lr}
 80016a2:	4d06      	ldr	r5, [pc, #24]	; (80016bc <_sbrk_r+0x1c>)
 80016a4:	2300      	movs	r3, #0
 80016a6:	4604      	mov	r4, r0
 80016a8:	4608      	mov	r0, r1
 80016aa:	602b      	str	r3, [r5, #0]
 80016ac:	f7ff fb9a 	bl	8000de4 <_sbrk>
 80016b0:	1c43      	adds	r3, r0, #1
 80016b2:	d102      	bne.n	80016ba <_sbrk_r+0x1a>
 80016b4:	682b      	ldr	r3, [r5, #0]
 80016b6:	b103      	cbz	r3, 80016ba <_sbrk_r+0x1a>
 80016b8:	6023      	str	r3, [r4, #0]
 80016ba:	bd38      	pop	{r3, r4, r5, pc}
 80016bc:	2000036c 	.word	0x2000036c

080016c0 <_write_r>:
 80016c0:	b538      	push	{r3, r4, r5, lr}
 80016c2:	4d07      	ldr	r5, [pc, #28]	; (80016e0 <_write_r+0x20>)
 80016c4:	4604      	mov	r4, r0
 80016c6:	4608      	mov	r0, r1
 80016c8:	4611      	mov	r1, r2
 80016ca:	2200      	movs	r2, #0
 80016cc:	602a      	str	r2, [r5, #0]
 80016ce:	461a      	mov	r2, r3
 80016d0:	f7ff fb37 	bl	8000d42 <_write>
 80016d4:	1c43      	adds	r3, r0, #1
 80016d6:	d102      	bne.n	80016de <_write_r+0x1e>
 80016d8:	682b      	ldr	r3, [r5, #0]
 80016da:	b103      	cbz	r3, 80016de <_write_r+0x1e>
 80016dc:	6023      	str	r3, [r4, #0]
 80016de:	bd38      	pop	{r3, r4, r5, pc}
 80016e0:	2000036c 	.word	0x2000036c

080016e4 <abort>:
 80016e4:	b508      	push	{r3, lr}
 80016e6:	2006      	movs	r0, #6
 80016e8:	f000 fc66 	bl	8001fb8 <raise>
 80016ec:	2001      	movs	r0, #1
 80016ee:	f7ff fb01 	bl	8000cf4 <_exit>
	...

080016f4 <_free_r>:
 80016f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80016f6:	2900      	cmp	r1, #0
 80016f8:	d044      	beq.n	8001784 <_free_r+0x90>
 80016fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80016fe:	9001      	str	r0, [sp, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	f1a1 0404 	sub.w	r4, r1, #4
 8001706:	bfb8      	it	lt
 8001708:	18e4      	addlt	r4, r4, r3
 800170a:	f7ff ff33 	bl	8001574 <__malloc_lock>
 800170e:	4a1e      	ldr	r2, [pc, #120]	; (8001788 <_free_r+0x94>)
 8001710:	9801      	ldr	r0, [sp, #4]
 8001712:	6813      	ldr	r3, [r2, #0]
 8001714:	b933      	cbnz	r3, 8001724 <_free_r+0x30>
 8001716:	6063      	str	r3, [r4, #4]
 8001718:	6014      	str	r4, [r2, #0]
 800171a:	b003      	add	sp, #12
 800171c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001720:	f7ff bf2e 	b.w	8001580 <__malloc_unlock>
 8001724:	42a3      	cmp	r3, r4
 8001726:	d908      	bls.n	800173a <_free_r+0x46>
 8001728:	6825      	ldr	r5, [r4, #0]
 800172a:	1961      	adds	r1, r4, r5
 800172c:	428b      	cmp	r3, r1
 800172e:	bf01      	itttt	eq
 8001730:	6819      	ldreq	r1, [r3, #0]
 8001732:	685b      	ldreq	r3, [r3, #4]
 8001734:	1949      	addeq	r1, r1, r5
 8001736:	6021      	streq	r1, [r4, #0]
 8001738:	e7ed      	b.n	8001716 <_free_r+0x22>
 800173a:	461a      	mov	r2, r3
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	b10b      	cbz	r3, 8001744 <_free_r+0x50>
 8001740:	42a3      	cmp	r3, r4
 8001742:	d9fa      	bls.n	800173a <_free_r+0x46>
 8001744:	6811      	ldr	r1, [r2, #0]
 8001746:	1855      	adds	r5, r2, r1
 8001748:	42a5      	cmp	r5, r4
 800174a:	d10b      	bne.n	8001764 <_free_r+0x70>
 800174c:	6824      	ldr	r4, [r4, #0]
 800174e:	4421      	add	r1, r4
 8001750:	1854      	adds	r4, r2, r1
 8001752:	42a3      	cmp	r3, r4
 8001754:	6011      	str	r1, [r2, #0]
 8001756:	d1e0      	bne.n	800171a <_free_r+0x26>
 8001758:	681c      	ldr	r4, [r3, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	6053      	str	r3, [r2, #4]
 800175e:	440c      	add	r4, r1
 8001760:	6014      	str	r4, [r2, #0]
 8001762:	e7da      	b.n	800171a <_free_r+0x26>
 8001764:	d902      	bls.n	800176c <_free_r+0x78>
 8001766:	230c      	movs	r3, #12
 8001768:	6003      	str	r3, [r0, #0]
 800176a:	e7d6      	b.n	800171a <_free_r+0x26>
 800176c:	6825      	ldr	r5, [r4, #0]
 800176e:	1961      	adds	r1, r4, r5
 8001770:	428b      	cmp	r3, r1
 8001772:	bf04      	itt	eq
 8001774:	6819      	ldreq	r1, [r3, #0]
 8001776:	685b      	ldreq	r3, [r3, #4]
 8001778:	6063      	str	r3, [r4, #4]
 800177a:	bf04      	itt	eq
 800177c:	1949      	addeq	r1, r1, r5
 800177e:	6021      	streq	r1, [r4, #0]
 8001780:	6054      	str	r4, [r2, #4]
 8001782:	e7ca      	b.n	800171a <_free_r+0x26>
 8001784:	b003      	add	sp, #12
 8001786:	bd30      	pop	{r4, r5, pc}
 8001788:	20000364 	.word	0x20000364

0800178c <__sfputc_r>:
 800178c:	6893      	ldr	r3, [r2, #8]
 800178e:	3b01      	subs	r3, #1
 8001790:	2b00      	cmp	r3, #0
 8001792:	b410      	push	{r4}
 8001794:	6093      	str	r3, [r2, #8]
 8001796:	da08      	bge.n	80017aa <__sfputc_r+0x1e>
 8001798:	6994      	ldr	r4, [r2, #24]
 800179a:	42a3      	cmp	r3, r4
 800179c:	db01      	blt.n	80017a2 <__sfputc_r+0x16>
 800179e:	290a      	cmp	r1, #10
 80017a0:	d103      	bne.n	80017aa <__sfputc_r+0x1e>
 80017a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017a6:	f000 bac5 	b.w	8001d34 <__swbuf_r>
 80017aa:	6813      	ldr	r3, [r2, #0]
 80017ac:	1c58      	adds	r0, r3, #1
 80017ae:	6010      	str	r0, [r2, #0]
 80017b0:	7019      	strb	r1, [r3, #0]
 80017b2:	4608      	mov	r0, r1
 80017b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <__sfputs_r>:
 80017ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017bc:	4606      	mov	r6, r0
 80017be:	460f      	mov	r7, r1
 80017c0:	4614      	mov	r4, r2
 80017c2:	18d5      	adds	r5, r2, r3
 80017c4:	42ac      	cmp	r4, r5
 80017c6:	d101      	bne.n	80017cc <__sfputs_r+0x12>
 80017c8:	2000      	movs	r0, #0
 80017ca:	e007      	b.n	80017dc <__sfputs_r+0x22>
 80017cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80017d0:	463a      	mov	r2, r7
 80017d2:	4630      	mov	r0, r6
 80017d4:	f7ff ffda 	bl	800178c <__sfputc_r>
 80017d8:	1c43      	adds	r3, r0, #1
 80017da:	d1f3      	bne.n	80017c4 <__sfputs_r+0xa>
 80017dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080017e0 <_vfiprintf_r>:
 80017e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017e4:	460d      	mov	r5, r1
 80017e6:	b09d      	sub	sp, #116	; 0x74
 80017e8:	4614      	mov	r4, r2
 80017ea:	4698      	mov	r8, r3
 80017ec:	4606      	mov	r6, r0
 80017ee:	b118      	cbz	r0, 80017f8 <_vfiprintf_r+0x18>
 80017f0:	6a03      	ldr	r3, [r0, #32]
 80017f2:	b90b      	cbnz	r3, 80017f8 <_vfiprintf_r+0x18>
 80017f4:	f7ff fbe2 	bl	8000fbc <__sinit>
 80017f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80017fa:	07d9      	lsls	r1, r3, #31
 80017fc:	d405      	bmi.n	800180a <_vfiprintf_r+0x2a>
 80017fe:	89ab      	ldrh	r3, [r5, #12]
 8001800:	059a      	lsls	r2, r3, #22
 8001802:	d402      	bmi.n	800180a <_vfiprintf_r+0x2a>
 8001804:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001806:	f7ff fd3e 	bl	8001286 <__retarget_lock_acquire_recursive>
 800180a:	89ab      	ldrh	r3, [r5, #12]
 800180c:	071b      	lsls	r3, r3, #28
 800180e:	d501      	bpl.n	8001814 <_vfiprintf_r+0x34>
 8001810:	692b      	ldr	r3, [r5, #16]
 8001812:	b99b      	cbnz	r3, 800183c <_vfiprintf_r+0x5c>
 8001814:	4629      	mov	r1, r5
 8001816:	4630      	mov	r0, r6
 8001818:	f000 faca 	bl	8001db0 <__swsetup_r>
 800181c:	b170      	cbz	r0, 800183c <_vfiprintf_r+0x5c>
 800181e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001820:	07dc      	lsls	r4, r3, #31
 8001822:	d504      	bpl.n	800182e <_vfiprintf_r+0x4e>
 8001824:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001828:	b01d      	add	sp, #116	; 0x74
 800182a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800182e:	89ab      	ldrh	r3, [r5, #12]
 8001830:	0598      	lsls	r0, r3, #22
 8001832:	d4f7      	bmi.n	8001824 <_vfiprintf_r+0x44>
 8001834:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001836:	f7ff fd27 	bl	8001288 <__retarget_lock_release_recursive>
 800183a:	e7f3      	b.n	8001824 <_vfiprintf_r+0x44>
 800183c:	2300      	movs	r3, #0
 800183e:	9309      	str	r3, [sp, #36]	; 0x24
 8001840:	2320      	movs	r3, #32
 8001842:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001846:	f8cd 800c 	str.w	r8, [sp, #12]
 800184a:	2330      	movs	r3, #48	; 0x30
 800184c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8001a00 <_vfiprintf_r+0x220>
 8001850:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001854:	f04f 0901 	mov.w	r9, #1
 8001858:	4623      	mov	r3, r4
 800185a:	469a      	mov	sl, r3
 800185c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001860:	b10a      	cbz	r2, 8001866 <_vfiprintf_r+0x86>
 8001862:	2a25      	cmp	r2, #37	; 0x25
 8001864:	d1f9      	bne.n	800185a <_vfiprintf_r+0x7a>
 8001866:	ebba 0b04 	subs.w	fp, sl, r4
 800186a:	d00b      	beq.n	8001884 <_vfiprintf_r+0xa4>
 800186c:	465b      	mov	r3, fp
 800186e:	4622      	mov	r2, r4
 8001870:	4629      	mov	r1, r5
 8001872:	4630      	mov	r0, r6
 8001874:	f7ff ffa1 	bl	80017ba <__sfputs_r>
 8001878:	3001      	adds	r0, #1
 800187a:	f000 80a9 	beq.w	80019d0 <_vfiprintf_r+0x1f0>
 800187e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001880:	445a      	add	r2, fp
 8001882:	9209      	str	r2, [sp, #36]	; 0x24
 8001884:	f89a 3000 	ldrb.w	r3, [sl]
 8001888:	2b00      	cmp	r3, #0
 800188a:	f000 80a1 	beq.w	80019d0 <_vfiprintf_r+0x1f0>
 800188e:	2300      	movs	r3, #0
 8001890:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001894:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001898:	f10a 0a01 	add.w	sl, sl, #1
 800189c:	9304      	str	r3, [sp, #16]
 800189e:	9307      	str	r3, [sp, #28]
 80018a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80018a4:	931a      	str	r3, [sp, #104]	; 0x68
 80018a6:	4654      	mov	r4, sl
 80018a8:	2205      	movs	r2, #5
 80018aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018ae:	4854      	ldr	r0, [pc, #336]	; (8001a00 <_vfiprintf_r+0x220>)
 80018b0:	f7fe fca6 	bl	8000200 <memchr>
 80018b4:	9a04      	ldr	r2, [sp, #16]
 80018b6:	b9d8      	cbnz	r0, 80018f0 <_vfiprintf_r+0x110>
 80018b8:	06d1      	lsls	r1, r2, #27
 80018ba:	bf44      	itt	mi
 80018bc:	2320      	movmi	r3, #32
 80018be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80018c2:	0713      	lsls	r3, r2, #28
 80018c4:	bf44      	itt	mi
 80018c6:	232b      	movmi	r3, #43	; 0x2b
 80018c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80018cc:	f89a 3000 	ldrb.w	r3, [sl]
 80018d0:	2b2a      	cmp	r3, #42	; 0x2a
 80018d2:	d015      	beq.n	8001900 <_vfiprintf_r+0x120>
 80018d4:	9a07      	ldr	r2, [sp, #28]
 80018d6:	4654      	mov	r4, sl
 80018d8:	2000      	movs	r0, #0
 80018da:	f04f 0c0a 	mov.w	ip, #10
 80018de:	4621      	mov	r1, r4
 80018e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80018e4:	3b30      	subs	r3, #48	; 0x30
 80018e6:	2b09      	cmp	r3, #9
 80018e8:	d94d      	bls.n	8001986 <_vfiprintf_r+0x1a6>
 80018ea:	b1b0      	cbz	r0, 800191a <_vfiprintf_r+0x13a>
 80018ec:	9207      	str	r2, [sp, #28]
 80018ee:	e014      	b.n	800191a <_vfiprintf_r+0x13a>
 80018f0:	eba0 0308 	sub.w	r3, r0, r8
 80018f4:	fa09 f303 	lsl.w	r3, r9, r3
 80018f8:	4313      	orrs	r3, r2
 80018fa:	9304      	str	r3, [sp, #16]
 80018fc:	46a2      	mov	sl, r4
 80018fe:	e7d2      	b.n	80018a6 <_vfiprintf_r+0xc6>
 8001900:	9b03      	ldr	r3, [sp, #12]
 8001902:	1d19      	adds	r1, r3, #4
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	9103      	str	r1, [sp, #12]
 8001908:	2b00      	cmp	r3, #0
 800190a:	bfbb      	ittet	lt
 800190c:	425b      	neglt	r3, r3
 800190e:	f042 0202 	orrlt.w	r2, r2, #2
 8001912:	9307      	strge	r3, [sp, #28]
 8001914:	9307      	strlt	r3, [sp, #28]
 8001916:	bfb8      	it	lt
 8001918:	9204      	strlt	r2, [sp, #16]
 800191a:	7823      	ldrb	r3, [r4, #0]
 800191c:	2b2e      	cmp	r3, #46	; 0x2e
 800191e:	d10c      	bne.n	800193a <_vfiprintf_r+0x15a>
 8001920:	7863      	ldrb	r3, [r4, #1]
 8001922:	2b2a      	cmp	r3, #42	; 0x2a
 8001924:	d134      	bne.n	8001990 <_vfiprintf_r+0x1b0>
 8001926:	9b03      	ldr	r3, [sp, #12]
 8001928:	1d1a      	adds	r2, r3, #4
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	9203      	str	r2, [sp, #12]
 800192e:	2b00      	cmp	r3, #0
 8001930:	bfb8      	it	lt
 8001932:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8001936:	3402      	adds	r4, #2
 8001938:	9305      	str	r3, [sp, #20]
 800193a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8001a10 <_vfiprintf_r+0x230>
 800193e:	7821      	ldrb	r1, [r4, #0]
 8001940:	2203      	movs	r2, #3
 8001942:	4650      	mov	r0, sl
 8001944:	f7fe fc5c 	bl	8000200 <memchr>
 8001948:	b138      	cbz	r0, 800195a <_vfiprintf_r+0x17a>
 800194a:	9b04      	ldr	r3, [sp, #16]
 800194c:	eba0 000a 	sub.w	r0, r0, sl
 8001950:	2240      	movs	r2, #64	; 0x40
 8001952:	4082      	lsls	r2, r0
 8001954:	4313      	orrs	r3, r2
 8001956:	3401      	adds	r4, #1
 8001958:	9304      	str	r3, [sp, #16]
 800195a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800195e:	4829      	ldr	r0, [pc, #164]	; (8001a04 <_vfiprintf_r+0x224>)
 8001960:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001964:	2206      	movs	r2, #6
 8001966:	f7fe fc4b 	bl	8000200 <memchr>
 800196a:	2800      	cmp	r0, #0
 800196c:	d03f      	beq.n	80019ee <_vfiprintf_r+0x20e>
 800196e:	4b26      	ldr	r3, [pc, #152]	; (8001a08 <_vfiprintf_r+0x228>)
 8001970:	bb1b      	cbnz	r3, 80019ba <_vfiprintf_r+0x1da>
 8001972:	9b03      	ldr	r3, [sp, #12]
 8001974:	3307      	adds	r3, #7
 8001976:	f023 0307 	bic.w	r3, r3, #7
 800197a:	3308      	adds	r3, #8
 800197c:	9303      	str	r3, [sp, #12]
 800197e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001980:	443b      	add	r3, r7
 8001982:	9309      	str	r3, [sp, #36]	; 0x24
 8001984:	e768      	b.n	8001858 <_vfiprintf_r+0x78>
 8001986:	fb0c 3202 	mla	r2, ip, r2, r3
 800198a:	460c      	mov	r4, r1
 800198c:	2001      	movs	r0, #1
 800198e:	e7a6      	b.n	80018de <_vfiprintf_r+0xfe>
 8001990:	2300      	movs	r3, #0
 8001992:	3401      	adds	r4, #1
 8001994:	9305      	str	r3, [sp, #20]
 8001996:	4619      	mov	r1, r3
 8001998:	f04f 0c0a 	mov.w	ip, #10
 800199c:	4620      	mov	r0, r4
 800199e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80019a2:	3a30      	subs	r2, #48	; 0x30
 80019a4:	2a09      	cmp	r2, #9
 80019a6:	d903      	bls.n	80019b0 <_vfiprintf_r+0x1d0>
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0c6      	beq.n	800193a <_vfiprintf_r+0x15a>
 80019ac:	9105      	str	r1, [sp, #20]
 80019ae:	e7c4      	b.n	800193a <_vfiprintf_r+0x15a>
 80019b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80019b4:	4604      	mov	r4, r0
 80019b6:	2301      	movs	r3, #1
 80019b8:	e7f0      	b.n	800199c <_vfiprintf_r+0x1bc>
 80019ba:	ab03      	add	r3, sp, #12
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	462a      	mov	r2, r5
 80019c0:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <_vfiprintf_r+0x22c>)
 80019c2:	a904      	add	r1, sp, #16
 80019c4:	4630      	mov	r0, r6
 80019c6:	f3af 8000 	nop.w
 80019ca:	4607      	mov	r7, r0
 80019cc:	1c78      	adds	r0, r7, #1
 80019ce:	d1d6      	bne.n	800197e <_vfiprintf_r+0x19e>
 80019d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80019d2:	07d9      	lsls	r1, r3, #31
 80019d4:	d405      	bmi.n	80019e2 <_vfiprintf_r+0x202>
 80019d6:	89ab      	ldrh	r3, [r5, #12]
 80019d8:	059a      	lsls	r2, r3, #22
 80019da:	d402      	bmi.n	80019e2 <_vfiprintf_r+0x202>
 80019dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80019de:	f7ff fc53 	bl	8001288 <__retarget_lock_release_recursive>
 80019e2:	89ab      	ldrh	r3, [r5, #12]
 80019e4:	065b      	lsls	r3, r3, #25
 80019e6:	f53f af1d 	bmi.w	8001824 <_vfiprintf_r+0x44>
 80019ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 80019ec:	e71c      	b.n	8001828 <_vfiprintf_r+0x48>
 80019ee:	ab03      	add	r3, sp, #12
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	462a      	mov	r2, r5
 80019f4:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <_vfiprintf_r+0x22c>)
 80019f6:	a904      	add	r1, sp, #16
 80019f8:	4630      	mov	r0, r6
 80019fa:	f000 f879 	bl	8001af0 <_printf_i>
 80019fe:	e7e4      	b.n	80019ca <_vfiprintf_r+0x1ea>
 8001a00:	0800223f 	.word	0x0800223f
 8001a04:	08002249 	.word	0x08002249
 8001a08:	00000000 	.word	0x00000000
 8001a0c:	080017bb 	.word	0x080017bb
 8001a10:	08002245 	.word	0x08002245

08001a14 <_printf_common>:
 8001a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a18:	4616      	mov	r6, r2
 8001a1a:	4699      	mov	r9, r3
 8001a1c:	688a      	ldr	r2, [r1, #8]
 8001a1e:	690b      	ldr	r3, [r1, #16]
 8001a20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001a24:	4293      	cmp	r3, r2
 8001a26:	bfb8      	it	lt
 8001a28:	4613      	movlt	r3, r2
 8001a2a:	6033      	str	r3, [r6, #0]
 8001a2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001a30:	4607      	mov	r7, r0
 8001a32:	460c      	mov	r4, r1
 8001a34:	b10a      	cbz	r2, 8001a3a <_printf_common+0x26>
 8001a36:	3301      	adds	r3, #1
 8001a38:	6033      	str	r3, [r6, #0]
 8001a3a:	6823      	ldr	r3, [r4, #0]
 8001a3c:	0699      	lsls	r1, r3, #26
 8001a3e:	bf42      	ittt	mi
 8001a40:	6833      	ldrmi	r3, [r6, #0]
 8001a42:	3302      	addmi	r3, #2
 8001a44:	6033      	strmi	r3, [r6, #0]
 8001a46:	6825      	ldr	r5, [r4, #0]
 8001a48:	f015 0506 	ands.w	r5, r5, #6
 8001a4c:	d106      	bne.n	8001a5c <_printf_common+0x48>
 8001a4e:	f104 0a19 	add.w	sl, r4, #25
 8001a52:	68e3      	ldr	r3, [r4, #12]
 8001a54:	6832      	ldr	r2, [r6, #0]
 8001a56:	1a9b      	subs	r3, r3, r2
 8001a58:	42ab      	cmp	r3, r5
 8001a5a:	dc26      	bgt.n	8001aaa <_printf_common+0x96>
 8001a5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001a60:	1e13      	subs	r3, r2, #0
 8001a62:	6822      	ldr	r2, [r4, #0]
 8001a64:	bf18      	it	ne
 8001a66:	2301      	movne	r3, #1
 8001a68:	0692      	lsls	r2, r2, #26
 8001a6a:	d42b      	bmi.n	8001ac4 <_printf_common+0xb0>
 8001a6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001a70:	4649      	mov	r1, r9
 8001a72:	4638      	mov	r0, r7
 8001a74:	47c0      	blx	r8
 8001a76:	3001      	adds	r0, #1
 8001a78:	d01e      	beq.n	8001ab8 <_printf_common+0xa4>
 8001a7a:	6823      	ldr	r3, [r4, #0]
 8001a7c:	6922      	ldr	r2, [r4, #16]
 8001a7e:	f003 0306 	and.w	r3, r3, #6
 8001a82:	2b04      	cmp	r3, #4
 8001a84:	bf02      	ittt	eq
 8001a86:	68e5      	ldreq	r5, [r4, #12]
 8001a88:	6833      	ldreq	r3, [r6, #0]
 8001a8a:	1aed      	subeq	r5, r5, r3
 8001a8c:	68a3      	ldr	r3, [r4, #8]
 8001a8e:	bf0c      	ite	eq
 8001a90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001a94:	2500      	movne	r5, #0
 8001a96:	4293      	cmp	r3, r2
 8001a98:	bfc4      	itt	gt
 8001a9a:	1a9b      	subgt	r3, r3, r2
 8001a9c:	18ed      	addgt	r5, r5, r3
 8001a9e:	2600      	movs	r6, #0
 8001aa0:	341a      	adds	r4, #26
 8001aa2:	42b5      	cmp	r5, r6
 8001aa4:	d11a      	bne.n	8001adc <_printf_common+0xc8>
 8001aa6:	2000      	movs	r0, #0
 8001aa8:	e008      	b.n	8001abc <_printf_common+0xa8>
 8001aaa:	2301      	movs	r3, #1
 8001aac:	4652      	mov	r2, sl
 8001aae:	4649      	mov	r1, r9
 8001ab0:	4638      	mov	r0, r7
 8001ab2:	47c0      	blx	r8
 8001ab4:	3001      	adds	r0, #1
 8001ab6:	d103      	bne.n	8001ac0 <_printf_common+0xac>
 8001ab8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ac0:	3501      	adds	r5, #1
 8001ac2:	e7c6      	b.n	8001a52 <_printf_common+0x3e>
 8001ac4:	18e1      	adds	r1, r4, r3
 8001ac6:	1c5a      	adds	r2, r3, #1
 8001ac8:	2030      	movs	r0, #48	; 0x30
 8001aca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001ace:	4422      	add	r2, r4
 8001ad0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001ad4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001ad8:	3302      	adds	r3, #2
 8001ada:	e7c7      	b.n	8001a6c <_printf_common+0x58>
 8001adc:	2301      	movs	r3, #1
 8001ade:	4622      	mov	r2, r4
 8001ae0:	4649      	mov	r1, r9
 8001ae2:	4638      	mov	r0, r7
 8001ae4:	47c0      	blx	r8
 8001ae6:	3001      	adds	r0, #1
 8001ae8:	d0e6      	beq.n	8001ab8 <_printf_common+0xa4>
 8001aea:	3601      	adds	r6, #1
 8001aec:	e7d9      	b.n	8001aa2 <_printf_common+0x8e>
	...

08001af0 <_printf_i>:
 8001af0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001af4:	7e0f      	ldrb	r7, [r1, #24]
 8001af6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001af8:	2f78      	cmp	r7, #120	; 0x78
 8001afa:	4691      	mov	r9, r2
 8001afc:	4680      	mov	r8, r0
 8001afe:	460c      	mov	r4, r1
 8001b00:	469a      	mov	sl, r3
 8001b02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001b06:	d807      	bhi.n	8001b18 <_printf_i+0x28>
 8001b08:	2f62      	cmp	r7, #98	; 0x62
 8001b0a:	d80a      	bhi.n	8001b22 <_printf_i+0x32>
 8001b0c:	2f00      	cmp	r7, #0
 8001b0e:	f000 80d4 	beq.w	8001cba <_printf_i+0x1ca>
 8001b12:	2f58      	cmp	r7, #88	; 0x58
 8001b14:	f000 80c0 	beq.w	8001c98 <_printf_i+0x1a8>
 8001b18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001b1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001b20:	e03a      	b.n	8001b98 <_printf_i+0xa8>
 8001b22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001b26:	2b15      	cmp	r3, #21
 8001b28:	d8f6      	bhi.n	8001b18 <_printf_i+0x28>
 8001b2a:	a101      	add	r1, pc, #4	; (adr r1, 8001b30 <_printf_i+0x40>)
 8001b2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001b30:	08001b89 	.word	0x08001b89
 8001b34:	08001b9d 	.word	0x08001b9d
 8001b38:	08001b19 	.word	0x08001b19
 8001b3c:	08001b19 	.word	0x08001b19
 8001b40:	08001b19 	.word	0x08001b19
 8001b44:	08001b19 	.word	0x08001b19
 8001b48:	08001b9d 	.word	0x08001b9d
 8001b4c:	08001b19 	.word	0x08001b19
 8001b50:	08001b19 	.word	0x08001b19
 8001b54:	08001b19 	.word	0x08001b19
 8001b58:	08001b19 	.word	0x08001b19
 8001b5c:	08001ca1 	.word	0x08001ca1
 8001b60:	08001bc9 	.word	0x08001bc9
 8001b64:	08001c5b 	.word	0x08001c5b
 8001b68:	08001b19 	.word	0x08001b19
 8001b6c:	08001b19 	.word	0x08001b19
 8001b70:	08001cc3 	.word	0x08001cc3
 8001b74:	08001b19 	.word	0x08001b19
 8001b78:	08001bc9 	.word	0x08001bc9
 8001b7c:	08001b19 	.word	0x08001b19
 8001b80:	08001b19 	.word	0x08001b19
 8001b84:	08001c63 	.word	0x08001c63
 8001b88:	682b      	ldr	r3, [r5, #0]
 8001b8a:	1d1a      	adds	r2, r3, #4
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	602a      	str	r2, [r5, #0]
 8001b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001b94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e09f      	b.n	8001cdc <_printf_i+0x1ec>
 8001b9c:	6820      	ldr	r0, [r4, #0]
 8001b9e:	682b      	ldr	r3, [r5, #0]
 8001ba0:	0607      	lsls	r7, r0, #24
 8001ba2:	f103 0104 	add.w	r1, r3, #4
 8001ba6:	6029      	str	r1, [r5, #0]
 8001ba8:	d501      	bpl.n	8001bae <_printf_i+0xbe>
 8001baa:	681e      	ldr	r6, [r3, #0]
 8001bac:	e003      	b.n	8001bb6 <_printf_i+0xc6>
 8001bae:	0646      	lsls	r6, r0, #25
 8001bb0:	d5fb      	bpl.n	8001baa <_printf_i+0xba>
 8001bb2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8001bb6:	2e00      	cmp	r6, #0
 8001bb8:	da03      	bge.n	8001bc2 <_printf_i+0xd2>
 8001bba:	232d      	movs	r3, #45	; 0x2d
 8001bbc:	4276      	negs	r6, r6
 8001bbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001bc2:	485a      	ldr	r0, [pc, #360]	; (8001d2c <_printf_i+0x23c>)
 8001bc4:	230a      	movs	r3, #10
 8001bc6:	e012      	b.n	8001bee <_printf_i+0xfe>
 8001bc8:	682b      	ldr	r3, [r5, #0]
 8001bca:	6820      	ldr	r0, [r4, #0]
 8001bcc:	1d19      	adds	r1, r3, #4
 8001bce:	6029      	str	r1, [r5, #0]
 8001bd0:	0605      	lsls	r5, r0, #24
 8001bd2:	d501      	bpl.n	8001bd8 <_printf_i+0xe8>
 8001bd4:	681e      	ldr	r6, [r3, #0]
 8001bd6:	e002      	b.n	8001bde <_printf_i+0xee>
 8001bd8:	0641      	lsls	r1, r0, #25
 8001bda:	d5fb      	bpl.n	8001bd4 <_printf_i+0xe4>
 8001bdc:	881e      	ldrh	r6, [r3, #0]
 8001bde:	4853      	ldr	r0, [pc, #332]	; (8001d2c <_printf_i+0x23c>)
 8001be0:	2f6f      	cmp	r7, #111	; 0x6f
 8001be2:	bf0c      	ite	eq
 8001be4:	2308      	moveq	r3, #8
 8001be6:	230a      	movne	r3, #10
 8001be8:	2100      	movs	r1, #0
 8001bea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001bee:	6865      	ldr	r5, [r4, #4]
 8001bf0:	60a5      	str	r5, [r4, #8]
 8001bf2:	2d00      	cmp	r5, #0
 8001bf4:	bfa2      	ittt	ge
 8001bf6:	6821      	ldrge	r1, [r4, #0]
 8001bf8:	f021 0104 	bicge.w	r1, r1, #4
 8001bfc:	6021      	strge	r1, [r4, #0]
 8001bfe:	b90e      	cbnz	r6, 8001c04 <_printf_i+0x114>
 8001c00:	2d00      	cmp	r5, #0
 8001c02:	d04b      	beq.n	8001c9c <_printf_i+0x1ac>
 8001c04:	4615      	mov	r5, r2
 8001c06:	fbb6 f1f3 	udiv	r1, r6, r3
 8001c0a:	fb03 6711 	mls	r7, r3, r1, r6
 8001c0e:	5dc7      	ldrb	r7, [r0, r7]
 8001c10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001c14:	4637      	mov	r7, r6
 8001c16:	42bb      	cmp	r3, r7
 8001c18:	460e      	mov	r6, r1
 8001c1a:	d9f4      	bls.n	8001c06 <_printf_i+0x116>
 8001c1c:	2b08      	cmp	r3, #8
 8001c1e:	d10b      	bne.n	8001c38 <_printf_i+0x148>
 8001c20:	6823      	ldr	r3, [r4, #0]
 8001c22:	07de      	lsls	r6, r3, #31
 8001c24:	d508      	bpl.n	8001c38 <_printf_i+0x148>
 8001c26:	6923      	ldr	r3, [r4, #16]
 8001c28:	6861      	ldr	r1, [r4, #4]
 8001c2a:	4299      	cmp	r1, r3
 8001c2c:	bfde      	ittt	le
 8001c2e:	2330      	movle	r3, #48	; 0x30
 8001c30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001c34:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8001c38:	1b52      	subs	r2, r2, r5
 8001c3a:	6122      	str	r2, [r4, #16]
 8001c3c:	f8cd a000 	str.w	sl, [sp]
 8001c40:	464b      	mov	r3, r9
 8001c42:	aa03      	add	r2, sp, #12
 8001c44:	4621      	mov	r1, r4
 8001c46:	4640      	mov	r0, r8
 8001c48:	f7ff fee4 	bl	8001a14 <_printf_common>
 8001c4c:	3001      	adds	r0, #1
 8001c4e:	d14a      	bne.n	8001ce6 <_printf_i+0x1f6>
 8001c50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c54:	b004      	add	sp, #16
 8001c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c5a:	6823      	ldr	r3, [r4, #0]
 8001c5c:	f043 0320 	orr.w	r3, r3, #32
 8001c60:	6023      	str	r3, [r4, #0]
 8001c62:	4833      	ldr	r0, [pc, #204]	; (8001d30 <_printf_i+0x240>)
 8001c64:	2778      	movs	r7, #120	; 0x78
 8001c66:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001c6a:	6823      	ldr	r3, [r4, #0]
 8001c6c:	6829      	ldr	r1, [r5, #0]
 8001c6e:	061f      	lsls	r7, r3, #24
 8001c70:	f851 6b04 	ldr.w	r6, [r1], #4
 8001c74:	d402      	bmi.n	8001c7c <_printf_i+0x18c>
 8001c76:	065f      	lsls	r7, r3, #25
 8001c78:	bf48      	it	mi
 8001c7a:	b2b6      	uxthmi	r6, r6
 8001c7c:	07df      	lsls	r7, r3, #31
 8001c7e:	bf48      	it	mi
 8001c80:	f043 0320 	orrmi.w	r3, r3, #32
 8001c84:	6029      	str	r1, [r5, #0]
 8001c86:	bf48      	it	mi
 8001c88:	6023      	strmi	r3, [r4, #0]
 8001c8a:	b91e      	cbnz	r6, 8001c94 <_printf_i+0x1a4>
 8001c8c:	6823      	ldr	r3, [r4, #0]
 8001c8e:	f023 0320 	bic.w	r3, r3, #32
 8001c92:	6023      	str	r3, [r4, #0]
 8001c94:	2310      	movs	r3, #16
 8001c96:	e7a7      	b.n	8001be8 <_printf_i+0xf8>
 8001c98:	4824      	ldr	r0, [pc, #144]	; (8001d2c <_printf_i+0x23c>)
 8001c9a:	e7e4      	b.n	8001c66 <_printf_i+0x176>
 8001c9c:	4615      	mov	r5, r2
 8001c9e:	e7bd      	b.n	8001c1c <_printf_i+0x12c>
 8001ca0:	682b      	ldr	r3, [r5, #0]
 8001ca2:	6826      	ldr	r6, [r4, #0]
 8001ca4:	6961      	ldr	r1, [r4, #20]
 8001ca6:	1d18      	adds	r0, r3, #4
 8001ca8:	6028      	str	r0, [r5, #0]
 8001caa:	0635      	lsls	r5, r6, #24
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	d501      	bpl.n	8001cb4 <_printf_i+0x1c4>
 8001cb0:	6019      	str	r1, [r3, #0]
 8001cb2:	e002      	b.n	8001cba <_printf_i+0x1ca>
 8001cb4:	0670      	lsls	r0, r6, #25
 8001cb6:	d5fb      	bpl.n	8001cb0 <_printf_i+0x1c0>
 8001cb8:	8019      	strh	r1, [r3, #0]
 8001cba:	2300      	movs	r3, #0
 8001cbc:	6123      	str	r3, [r4, #16]
 8001cbe:	4615      	mov	r5, r2
 8001cc0:	e7bc      	b.n	8001c3c <_printf_i+0x14c>
 8001cc2:	682b      	ldr	r3, [r5, #0]
 8001cc4:	1d1a      	adds	r2, r3, #4
 8001cc6:	602a      	str	r2, [r5, #0]
 8001cc8:	681d      	ldr	r5, [r3, #0]
 8001cca:	6862      	ldr	r2, [r4, #4]
 8001ccc:	2100      	movs	r1, #0
 8001cce:	4628      	mov	r0, r5
 8001cd0:	f7fe fa96 	bl	8000200 <memchr>
 8001cd4:	b108      	cbz	r0, 8001cda <_printf_i+0x1ea>
 8001cd6:	1b40      	subs	r0, r0, r5
 8001cd8:	6060      	str	r0, [r4, #4]
 8001cda:	6863      	ldr	r3, [r4, #4]
 8001cdc:	6123      	str	r3, [r4, #16]
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001ce4:	e7aa      	b.n	8001c3c <_printf_i+0x14c>
 8001ce6:	6923      	ldr	r3, [r4, #16]
 8001ce8:	462a      	mov	r2, r5
 8001cea:	4649      	mov	r1, r9
 8001cec:	4640      	mov	r0, r8
 8001cee:	47d0      	blx	sl
 8001cf0:	3001      	adds	r0, #1
 8001cf2:	d0ad      	beq.n	8001c50 <_printf_i+0x160>
 8001cf4:	6823      	ldr	r3, [r4, #0]
 8001cf6:	079b      	lsls	r3, r3, #30
 8001cf8:	d413      	bmi.n	8001d22 <_printf_i+0x232>
 8001cfa:	68e0      	ldr	r0, [r4, #12]
 8001cfc:	9b03      	ldr	r3, [sp, #12]
 8001cfe:	4298      	cmp	r0, r3
 8001d00:	bfb8      	it	lt
 8001d02:	4618      	movlt	r0, r3
 8001d04:	e7a6      	b.n	8001c54 <_printf_i+0x164>
 8001d06:	2301      	movs	r3, #1
 8001d08:	4632      	mov	r2, r6
 8001d0a:	4649      	mov	r1, r9
 8001d0c:	4640      	mov	r0, r8
 8001d0e:	47d0      	blx	sl
 8001d10:	3001      	adds	r0, #1
 8001d12:	d09d      	beq.n	8001c50 <_printf_i+0x160>
 8001d14:	3501      	adds	r5, #1
 8001d16:	68e3      	ldr	r3, [r4, #12]
 8001d18:	9903      	ldr	r1, [sp, #12]
 8001d1a:	1a5b      	subs	r3, r3, r1
 8001d1c:	42ab      	cmp	r3, r5
 8001d1e:	dcf2      	bgt.n	8001d06 <_printf_i+0x216>
 8001d20:	e7eb      	b.n	8001cfa <_printf_i+0x20a>
 8001d22:	2500      	movs	r5, #0
 8001d24:	f104 0619 	add.w	r6, r4, #25
 8001d28:	e7f5      	b.n	8001d16 <_printf_i+0x226>
 8001d2a:	bf00      	nop
 8001d2c:	08002250 	.word	0x08002250
 8001d30:	08002261 	.word	0x08002261

08001d34 <__swbuf_r>:
 8001d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d36:	460e      	mov	r6, r1
 8001d38:	4614      	mov	r4, r2
 8001d3a:	4605      	mov	r5, r0
 8001d3c:	b118      	cbz	r0, 8001d46 <__swbuf_r+0x12>
 8001d3e:	6a03      	ldr	r3, [r0, #32]
 8001d40:	b90b      	cbnz	r3, 8001d46 <__swbuf_r+0x12>
 8001d42:	f7ff f93b 	bl	8000fbc <__sinit>
 8001d46:	69a3      	ldr	r3, [r4, #24]
 8001d48:	60a3      	str	r3, [r4, #8]
 8001d4a:	89a3      	ldrh	r3, [r4, #12]
 8001d4c:	071a      	lsls	r2, r3, #28
 8001d4e:	d525      	bpl.n	8001d9c <__swbuf_r+0x68>
 8001d50:	6923      	ldr	r3, [r4, #16]
 8001d52:	b31b      	cbz	r3, 8001d9c <__swbuf_r+0x68>
 8001d54:	6823      	ldr	r3, [r4, #0]
 8001d56:	6922      	ldr	r2, [r4, #16]
 8001d58:	1a98      	subs	r0, r3, r2
 8001d5a:	6963      	ldr	r3, [r4, #20]
 8001d5c:	b2f6      	uxtb	r6, r6
 8001d5e:	4283      	cmp	r3, r0
 8001d60:	4637      	mov	r7, r6
 8001d62:	dc04      	bgt.n	8001d6e <__swbuf_r+0x3a>
 8001d64:	4621      	mov	r1, r4
 8001d66:	4628      	mov	r0, r5
 8001d68:	f7ff fbdc 	bl	8001524 <_fflush_r>
 8001d6c:	b9e0      	cbnz	r0, 8001da8 <__swbuf_r+0x74>
 8001d6e:	68a3      	ldr	r3, [r4, #8]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	60a3      	str	r3, [r4, #8]
 8001d74:	6823      	ldr	r3, [r4, #0]
 8001d76:	1c5a      	adds	r2, r3, #1
 8001d78:	6022      	str	r2, [r4, #0]
 8001d7a:	701e      	strb	r6, [r3, #0]
 8001d7c:	6962      	ldr	r2, [r4, #20]
 8001d7e:	1c43      	adds	r3, r0, #1
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d004      	beq.n	8001d8e <__swbuf_r+0x5a>
 8001d84:	89a3      	ldrh	r3, [r4, #12]
 8001d86:	07db      	lsls	r3, r3, #31
 8001d88:	d506      	bpl.n	8001d98 <__swbuf_r+0x64>
 8001d8a:	2e0a      	cmp	r6, #10
 8001d8c:	d104      	bne.n	8001d98 <__swbuf_r+0x64>
 8001d8e:	4621      	mov	r1, r4
 8001d90:	4628      	mov	r0, r5
 8001d92:	f7ff fbc7 	bl	8001524 <_fflush_r>
 8001d96:	b938      	cbnz	r0, 8001da8 <__swbuf_r+0x74>
 8001d98:	4638      	mov	r0, r7
 8001d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d9c:	4621      	mov	r1, r4
 8001d9e:	4628      	mov	r0, r5
 8001da0:	f000 f806 	bl	8001db0 <__swsetup_r>
 8001da4:	2800      	cmp	r0, #0
 8001da6:	d0d5      	beq.n	8001d54 <__swbuf_r+0x20>
 8001da8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8001dac:	e7f4      	b.n	8001d98 <__swbuf_r+0x64>
	...

08001db0 <__swsetup_r>:
 8001db0:	b538      	push	{r3, r4, r5, lr}
 8001db2:	4b2a      	ldr	r3, [pc, #168]	; (8001e5c <__swsetup_r+0xac>)
 8001db4:	4605      	mov	r5, r0
 8001db6:	6818      	ldr	r0, [r3, #0]
 8001db8:	460c      	mov	r4, r1
 8001dba:	b118      	cbz	r0, 8001dc4 <__swsetup_r+0x14>
 8001dbc:	6a03      	ldr	r3, [r0, #32]
 8001dbe:	b90b      	cbnz	r3, 8001dc4 <__swsetup_r+0x14>
 8001dc0:	f7ff f8fc 	bl	8000fbc <__sinit>
 8001dc4:	89a3      	ldrh	r3, [r4, #12]
 8001dc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001dca:	0718      	lsls	r0, r3, #28
 8001dcc:	d422      	bmi.n	8001e14 <__swsetup_r+0x64>
 8001dce:	06d9      	lsls	r1, r3, #27
 8001dd0:	d407      	bmi.n	8001de2 <__swsetup_r+0x32>
 8001dd2:	2309      	movs	r3, #9
 8001dd4:	602b      	str	r3, [r5, #0]
 8001dd6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001dda:	81a3      	strh	r3, [r4, #12]
 8001ddc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001de0:	e034      	b.n	8001e4c <__swsetup_r+0x9c>
 8001de2:	0758      	lsls	r0, r3, #29
 8001de4:	d512      	bpl.n	8001e0c <__swsetup_r+0x5c>
 8001de6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001de8:	b141      	cbz	r1, 8001dfc <__swsetup_r+0x4c>
 8001dea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001dee:	4299      	cmp	r1, r3
 8001df0:	d002      	beq.n	8001df8 <__swsetup_r+0x48>
 8001df2:	4628      	mov	r0, r5
 8001df4:	f7ff fc7e 	bl	80016f4 <_free_r>
 8001df8:	2300      	movs	r3, #0
 8001dfa:	6363      	str	r3, [r4, #52]	; 0x34
 8001dfc:	89a3      	ldrh	r3, [r4, #12]
 8001dfe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001e02:	81a3      	strh	r3, [r4, #12]
 8001e04:	2300      	movs	r3, #0
 8001e06:	6063      	str	r3, [r4, #4]
 8001e08:	6923      	ldr	r3, [r4, #16]
 8001e0a:	6023      	str	r3, [r4, #0]
 8001e0c:	89a3      	ldrh	r3, [r4, #12]
 8001e0e:	f043 0308 	orr.w	r3, r3, #8
 8001e12:	81a3      	strh	r3, [r4, #12]
 8001e14:	6923      	ldr	r3, [r4, #16]
 8001e16:	b94b      	cbnz	r3, 8001e2c <__swsetup_r+0x7c>
 8001e18:	89a3      	ldrh	r3, [r4, #12]
 8001e1a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001e1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e22:	d003      	beq.n	8001e2c <__swsetup_r+0x7c>
 8001e24:	4621      	mov	r1, r4
 8001e26:	4628      	mov	r0, r5
 8001e28:	f000 f840 	bl	8001eac <__smakebuf_r>
 8001e2c:	89a0      	ldrh	r0, [r4, #12]
 8001e2e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001e32:	f010 0301 	ands.w	r3, r0, #1
 8001e36:	d00a      	beq.n	8001e4e <__swsetup_r+0x9e>
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60a3      	str	r3, [r4, #8]
 8001e3c:	6963      	ldr	r3, [r4, #20]
 8001e3e:	425b      	negs	r3, r3
 8001e40:	61a3      	str	r3, [r4, #24]
 8001e42:	6923      	ldr	r3, [r4, #16]
 8001e44:	b943      	cbnz	r3, 8001e58 <__swsetup_r+0xa8>
 8001e46:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001e4a:	d1c4      	bne.n	8001dd6 <__swsetup_r+0x26>
 8001e4c:	bd38      	pop	{r3, r4, r5, pc}
 8001e4e:	0781      	lsls	r1, r0, #30
 8001e50:	bf58      	it	pl
 8001e52:	6963      	ldrpl	r3, [r4, #20]
 8001e54:	60a3      	str	r3, [r4, #8]
 8001e56:	e7f4      	b.n	8001e42 <__swsetup_r+0x92>
 8001e58:	2000      	movs	r0, #0
 8001e5a:	e7f7      	b.n	8001e4c <__swsetup_r+0x9c>
 8001e5c:	2000008c 	.word	0x2000008c

08001e60 <__swhatbuf_r>:
 8001e60:	b570      	push	{r4, r5, r6, lr}
 8001e62:	460c      	mov	r4, r1
 8001e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e68:	2900      	cmp	r1, #0
 8001e6a:	b096      	sub	sp, #88	; 0x58
 8001e6c:	4615      	mov	r5, r2
 8001e6e:	461e      	mov	r6, r3
 8001e70:	da0d      	bge.n	8001e8e <__swhatbuf_r+0x2e>
 8001e72:	89a3      	ldrh	r3, [r4, #12]
 8001e74:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001e78:	f04f 0100 	mov.w	r1, #0
 8001e7c:	bf0c      	ite	eq
 8001e7e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8001e82:	2340      	movne	r3, #64	; 0x40
 8001e84:	2000      	movs	r0, #0
 8001e86:	6031      	str	r1, [r6, #0]
 8001e88:	602b      	str	r3, [r5, #0]
 8001e8a:	b016      	add	sp, #88	; 0x58
 8001e8c:	bd70      	pop	{r4, r5, r6, pc}
 8001e8e:	466a      	mov	r2, sp
 8001e90:	f000 f848 	bl	8001f24 <_fstat_r>
 8001e94:	2800      	cmp	r0, #0
 8001e96:	dbec      	blt.n	8001e72 <__swhatbuf_r+0x12>
 8001e98:	9901      	ldr	r1, [sp, #4]
 8001e9a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8001e9e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8001ea2:	4259      	negs	r1, r3
 8001ea4:	4159      	adcs	r1, r3
 8001ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001eaa:	e7eb      	b.n	8001e84 <__swhatbuf_r+0x24>

08001eac <__smakebuf_r>:
 8001eac:	898b      	ldrh	r3, [r1, #12]
 8001eae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001eb0:	079d      	lsls	r5, r3, #30
 8001eb2:	4606      	mov	r6, r0
 8001eb4:	460c      	mov	r4, r1
 8001eb6:	d507      	bpl.n	8001ec8 <__smakebuf_r+0x1c>
 8001eb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001ebc:	6023      	str	r3, [r4, #0]
 8001ebe:	6123      	str	r3, [r4, #16]
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	6163      	str	r3, [r4, #20]
 8001ec4:	b002      	add	sp, #8
 8001ec6:	bd70      	pop	{r4, r5, r6, pc}
 8001ec8:	ab01      	add	r3, sp, #4
 8001eca:	466a      	mov	r2, sp
 8001ecc:	f7ff ffc8 	bl	8001e60 <__swhatbuf_r>
 8001ed0:	9900      	ldr	r1, [sp, #0]
 8001ed2:	4605      	mov	r5, r0
 8001ed4:	4630      	mov	r0, r6
 8001ed6:	f7ff fa1f 	bl	8001318 <_malloc_r>
 8001eda:	b948      	cbnz	r0, 8001ef0 <__smakebuf_r+0x44>
 8001edc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001ee0:	059a      	lsls	r2, r3, #22
 8001ee2:	d4ef      	bmi.n	8001ec4 <__smakebuf_r+0x18>
 8001ee4:	f023 0303 	bic.w	r3, r3, #3
 8001ee8:	f043 0302 	orr.w	r3, r3, #2
 8001eec:	81a3      	strh	r3, [r4, #12]
 8001eee:	e7e3      	b.n	8001eb8 <__smakebuf_r+0xc>
 8001ef0:	89a3      	ldrh	r3, [r4, #12]
 8001ef2:	6020      	str	r0, [r4, #0]
 8001ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ef8:	81a3      	strh	r3, [r4, #12]
 8001efa:	9b00      	ldr	r3, [sp, #0]
 8001efc:	6163      	str	r3, [r4, #20]
 8001efe:	9b01      	ldr	r3, [sp, #4]
 8001f00:	6120      	str	r0, [r4, #16]
 8001f02:	b15b      	cbz	r3, 8001f1c <__smakebuf_r+0x70>
 8001f04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001f08:	4630      	mov	r0, r6
 8001f0a:	f000 f81d 	bl	8001f48 <_isatty_r>
 8001f0e:	b128      	cbz	r0, 8001f1c <__smakebuf_r+0x70>
 8001f10:	89a3      	ldrh	r3, [r4, #12]
 8001f12:	f023 0303 	bic.w	r3, r3, #3
 8001f16:	f043 0301 	orr.w	r3, r3, #1
 8001f1a:	81a3      	strh	r3, [r4, #12]
 8001f1c:	89a3      	ldrh	r3, [r4, #12]
 8001f1e:	431d      	orrs	r5, r3
 8001f20:	81a5      	strh	r5, [r4, #12]
 8001f22:	e7cf      	b.n	8001ec4 <__smakebuf_r+0x18>

08001f24 <_fstat_r>:
 8001f24:	b538      	push	{r3, r4, r5, lr}
 8001f26:	4d07      	ldr	r5, [pc, #28]	; (8001f44 <_fstat_r+0x20>)
 8001f28:	2300      	movs	r3, #0
 8001f2a:	4604      	mov	r4, r0
 8001f2c:	4608      	mov	r0, r1
 8001f2e:	4611      	mov	r1, r2
 8001f30:	602b      	str	r3, [r5, #0]
 8001f32:	f7fe ff2e 	bl	8000d92 <_fstat>
 8001f36:	1c43      	adds	r3, r0, #1
 8001f38:	d102      	bne.n	8001f40 <_fstat_r+0x1c>
 8001f3a:	682b      	ldr	r3, [r5, #0]
 8001f3c:	b103      	cbz	r3, 8001f40 <_fstat_r+0x1c>
 8001f3e:	6023      	str	r3, [r4, #0]
 8001f40:	bd38      	pop	{r3, r4, r5, pc}
 8001f42:	bf00      	nop
 8001f44:	2000036c 	.word	0x2000036c

08001f48 <_isatty_r>:
 8001f48:	b538      	push	{r3, r4, r5, lr}
 8001f4a:	4d06      	ldr	r5, [pc, #24]	; (8001f64 <_isatty_r+0x1c>)
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	4604      	mov	r4, r0
 8001f50:	4608      	mov	r0, r1
 8001f52:	602b      	str	r3, [r5, #0]
 8001f54:	f7fe ff2d 	bl	8000db2 <_isatty>
 8001f58:	1c43      	adds	r3, r0, #1
 8001f5a:	d102      	bne.n	8001f62 <_isatty_r+0x1a>
 8001f5c:	682b      	ldr	r3, [r5, #0]
 8001f5e:	b103      	cbz	r3, 8001f62 <_isatty_r+0x1a>
 8001f60:	6023      	str	r3, [r4, #0]
 8001f62:	bd38      	pop	{r3, r4, r5, pc}
 8001f64:	2000036c 	.word	0x2000036c

08001f68 <_raise_r>:
 8001f68:	291f      	cmp	r1, #31
 8001f6a:	b538      	push	{r3, r4, r5, lr}
 8001f6c:	4604      	mov	r4, r0
 8001f6e:	460d      	mov	r5, r1
 8001f70:	d904      	bls.n	8001f7c <_raise_r+0x14>
 8001f72:	2316      	movs	r3, #22
 8001f74:	6003      	str	r3, [r0, #0]
 8001f76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f7a:	bd38      	pop	{r3, r4, r5, pc}
 8001f7c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001f7e:	b112      	cbz	r2, 8001f86 <_raise_r+0x1e>
 8001f80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8001f84:	b94b      	cbnz	r3, 8001f9a <_raise_r+0x32>
 8001f86:	4620      	mov	r0, r4
 8001f88:	f000 f830 	bl	8001fec <_getpid_r>
 8001f8c:	462a      	mov	r2, r5
 8001f8e:	4601      	mov	r1, r0
 8001f90:	4620      	mov	r0, r4
 8001f92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f96:	f000 b817 	b.w	8001fc8 <_kill_r>
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d00a      	beq.n	8001fb4 <_raise_r+0x4c>
 8001f9e:	1c59      	adds	r1, r3, #1
 8001fa0:	d103      	bne.n	8001faa <_raise_r+0x42>
 8001fa2:	2316      	movs	r3, #22
 8001fa4:	6003      	str	r3, [r0, #0]
 8001fa6:	2001      	movs	r0, #1
 8001fa8:	e7e7      	b.n	8001f7a <_raise_r+0x12>
 8001faa:	2400      	movs	r4, #0
 8001fac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8001fb0:	4628      	mov	r0, r5
 8001fb2:	4798      	blx	r3
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	e7e0      	b.n	8001f7a <_raise_r+0x12>

08001fb8 <raise>:
 8001fb8:	4b02      	ldr	r3, [pc, #8]	; (8001fc4 <raise+0xc>)
 8001fba:	4601      	mov	r1, r0
 8001fbc:	6818      	ldr	r0, [r3, #0]
 8001fbe:	f7ff bfd3 	b.w	8001f68 <_raise_r>
 8001fc2:	bf00      	nop
 8001fc4:	2000008c 	.word	0x2000008c

08001fc8 <_kill_r>:
 8001fc8:	b538      	push	{r3, r4, r5, lr}
 8001fca:	4d07      	ldr	r5, [pc, #28]	; (8001fe8 <_kill_r+0x20>)
 8001fcc:	2300      	movs	r3, #0
 8001fce:	4604      	mov	r4, r0
 8001fd0:	4608      	mov	r0, r1
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	602b      	str	r3, [r5, #0]
 8001fd6:	f7fe fe7d 	bl	8000cd4 <_kill>
 8001fda:	1c43      	adds	r3, r0, #1
 8001fdc:	d102      	bne.n	8001fe4 <_kill_r+0x1c>
 8001fde:	682b      	ldr	r3, [r5, #0]
 8001fe0:	b103      	cbz	r3, 8001fe4 <_kill_r+0x1c>
 8001fe2:	6023      	str	r3, [r4, #0]
 8001fe4:	bd38      	pop	{r3, r4, r5, pc}
 8001fe6:	bf00      	nop
 8001fe8:	2000036c 	.word	0x2000036c

08001fec <_getpid_r>:
 8001fec:	f7fe be6a 	b.w	8000cc4 <_getpid>

08001ff0 <_init>:
 8001ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ff2:	bf00      	nop
 8001ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ff6:	bc08      	pop	{r3}
 8001ff8:	469e      	mov	lr, r3
 8001ffa:	4770      	bx	lr

08001ffc <_fini>:
 8001ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ffe:	bf00      	nop
 8002000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002002:	bc08      	pop	{r3}
 8002004:	469e      	mov	lr, r3
 8002006:	4770      	bx	lr
