<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libarmcortex API: embed::cortex_m::system_control::scb_registers_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libarmcortex API
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><b>embed</b></li><li class="navelem"><b>cortex_m</b></li><li class="navelem"><a class="el" href="classembed_1_1cortex__m_1_1system__control.html">system_control</a></li><li class="navelem"><a class="el" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html">scb_registers_t</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">embed::cortex_m::system_control::scb_registers_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the System Control Block (SCB).  
 <a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="system__control_8hpp_source.html">system_control.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:abb36782967ff1eefa1338460e3f35791"><td class="memItemLeft" align="right" valign="top"><a id="abb36782967ff1eefa1338460e3f35791" name="abb36782967ff1eefa1338460e3f35791"></a>
const volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>cpuid</b></td></tr>
<tr class="memdesc:abb36782967ff1eefa1338460e3f35791"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 (R/ ) CPUID Base Register. <br /></td></tr>
<tr class="separator:abb36782967ff1eefa1338460e3f35791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e85f97dbc6c6b9d624c7239801e13cf"><td class="memItemLeft" align="right" valign="top"><a id="a0e85f97dbc6c6b9d624c7239801e13cf" name="a0e85f97dbc6c6b9d624c7239801e13cf"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>icsr</b></td></tr>
<tr class="memdesc:a0e85f97dbc6c6b9d624c7239801e13cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x004 (R/W) Interrupt Control and State Register. <br /></td></tr>
<tr class="separator:a0e85f97dbc6c6b9d624c7239801e13cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92ddf010c733000fca186329fe18c94"><td class="memItemLeft" align="right" valign="top"><a id="aa92ddf010c733000fca186329fe18c94" name="aa92ddf010c733000fca186329fe18c94"></a>
volatile intptr_t&#160;</td><td class="memItemRight" valign="bottom"><b>vtor</b></td></tr>
<tr class="memdesc:aa92ddf010c733000fca186329fe18c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x008 (R/W) Vector Table Offset Register. <br /></td></tr>
<tr class="separator:aa92ddf010c733000fca186329fe18c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256079b738e00bfa25137114c9f6ad73"><td class="memItemLeft" align="right" valign="top"><a id="a256079b738e00bfa25137114c9f6ad73" name="a256079b738e00bfa25137114c9f6ad73"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>aircr</b></td></tr>
<tr class="memdesc:a256079b738e00bfa25137114c9f6ad73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00C (R/W) Application Interrupt and Reset Control Register. <br /></td></tr>
<tr class="separator:a256079b738e00bfa25137114c9f6ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84f214f4ba4710d4fb5c1ec2bff670b"><td class="memItemLeft" align="right" valign="top"><a id="af84f214f4ba4710d4fb5c1ec2bff670b" name="af84f214f4ba4710d4fb5c1ec2bff670b"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>scr</b></td></tr>
<tr class="memdesc:af84f214f4ba4710d4fb5c1ec2bff670b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x010 (R/W) System Control Register. <br /></td></tr>
<tr class="separator:af84f214f4ba4710d4fb5c1ec2bff670b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f0c9372403396c3f8c0c1dfba527932"><td class="memItemLeft" align="right" valign="top"><a id="a6f0c9372403396c3f8c0c1dfba527932" name="a6f0c9372403396c3f8c0c1dfba527932"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>ccr</b></td></tr>
<tr class="memdesc:a6f0c9372403396c3f8c0c1dfba527932"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x014 (R/W) Configuration Control Register. <br /></td></tr>
<tr class="separator:a6f0c9372403396c3f8c0c1dfba527932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add246ee559bbe3b0b2b4ec7b6cbb60cd"><td class="memItemLeft" align="right" valign="top"><a id="add246ee559bbe3b0b2b4ec7b6cbb60cd" name="add246ee559bbe3b0b2b4ec7b6cbb60cd"></a>
std::array&lt; volatile uint8_t, 12U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>shp</b></td></tr>
<tr class="memdesc:add246ee559bbe3b0b2b4ec7b6cbb60cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 5) <br /></td></tr>
<tr class="separator:add246ee559bbe3b0b2b4ec7b6cbb60cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd9416fdcd99a3ea425326dcccb2544"><td class="memItemLeft" align="right" valign="top"><a id="a9cd9416fdcd99a3ea425326dcccb2544" name="a9cd9416fdcd99a3ea425326dcccb2544"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>shcsr</b></td></tr>
<tr class="memdesc:a9cd9416fdcd99a3ea425326dcccb2544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x024 (R/W) System Handler Control and State Register. <br /></td></tr>
<tr class="separator:a9cd9416fdcd99a3ea425326dcccb2544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14daa81a54b958e26aee06826e66a6ec"><td class="memItemLeft" align="right" valign="top"><a id="a14daa81a54b958e26aee06826e66a6ec" name="a14daa81a54b958e26aee06826e66a6ec"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>cfsr</b></td></tr>
<tr class="memdesc:a14daa81a54b958e26aee06826e66a6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x028 (R/W) Configurable Fault Status Register. <br /></td></tr>
<tr class="separator:a14daa81a54b958e26aee06826e66a6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a681dc64defc325a874b97ffd6e9606a6"><td class="memItemLeft" align="right" valign="top"><a id="a681dc64defc325a874b97ffd6e9606a6" name="a681dc64defc325a874b97ffd6e9606a6"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>hfsr</b></td></tr>
<tr class="memdesc:a681dc64defc325a874b97ffd6e9606a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02C (R/W) HardFault Status Register. <br /></td></tr>
<tr class="separator:a681dc64defc325a874b97ffd6e9606a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea127da48a3148c0ad39b1529302bbc"><td class="memItemLeft" align="right" valign="top"><a id="a4ea127da48a3148c0ad39b1529302bbc" name="a4ea127da48a3148c0ad39b1529302bbc"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>dfsr</b></td></tr>
<tr class="memdesc:a4ea127da48a3148c0ad39b1529302bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x030 (R/W) Debug Fault Status Register. <br /></td></tr>
<tr class="separator:a4ea127da48a3148c0ad39b1529302bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad13b6b83da21f6310eba8eeac933cb"><td class="memItemLeft" align="right" valign="top"><a id="a5ad13b6b83da21f6310eba8eeac933cb" name="a5ad13b6b83da21f6310eba8eeac933cb"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>mmfar</b></td></tr>
<tr class="memdesc:a5ad13b6b83da21f6310eba8eeac933cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x034 (R/W) MemManage Fault Address Register. <br /></td></tr>
<tr class="separator:a5ad13b6b83da21f6310eba8eeac933cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19fb7cb4de0219319614a311061d863c"><td class="memItemLeft" align="right" valign="top"><a id="a19fb7cb4de0219319614a311061d863c" name="a19fb7cb4de0219319614a311061d863c"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>bfar</b></td></tr>
<tr class="memdesc:a19fb7cb4de0219319614a311061d863c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x038 (R/W) BusFault Address Register. <br /></td></tr>
<tr class="separator:a19fb7cb4de0219319614a311061d863c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5533302d0b6ce45f96a0d2f2cb0d61e9"><td class="memItemLeft" align="right" valign="top"><a id="a5533302d0b6ce45f96a0d2f2cb0d61e9" name="a5533302d0b6ce45f96a0d2f2cb0d61e9"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>afsr</b></td></tr>
<tr class="memdesc:a5533302d0b6ce45f96a0d2f2cb0d61e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x03C (R/W) Auxiliary Fault Status Register. <br /></td></tr>
<tr class="separator:a5533302d0b6ce45f96a0d2f2cb0d61e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61b1942f0b09b00ede865b45864139f"><td class="memItemLeft" align="right" valign="top"><a id="ac61b1942f0b09b00ede865b45864139f" name="ac61b1942f0b09b00ede865b45864139f"></a>
const std::array&lt; volatile uint32_t, 2U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>pfr</b></td></tr>
<tr class="memdesc:ac61b1942f0b09b00ede865b45864139f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x040 (R/ ) Processor Feature Register. <br /></td></tr>
<tr class="separator:ac61b1942f0b09b00ede865b45864139f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec8cc61e8d82f662d653b0de241a35b"><td class="memItemLeft" align="right" valign="top"><a id="a8ec8cc61e8d82f662d653b0de241a35b" name="a8ec8cc61e8d82f662d653b0de241a35b"></a>
const volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>dfr</b></td></tr>
<tr class="memdesc:a8ec8cc61e8d82f662d653b0de241a35b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x048 (R/ ) Debug Feature Register. <br /></td></tr>
<tr class="separator:a8ec8cc61e8d82f662d653b0de241a35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37be597712bd313f64cd6ea17ed2b027"><td class="memItemLeft" align="right" valign="top"><a id="a37be597712bd313f64cd6ea17ed2b027" name="a37be597712bd313f64cd6ea17ed2b027"></a>
const volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>adr</b></td></tr>
<tr class="memdesc:a37be597712bd313f64cd6ea17ed2b027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04C (R/ ) Auxiliary Feature Register. <br /></td></tr>
<tr class="separator:a37be597712bd313f64cd6ea17ed2b027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c26f7d05b4bc7d7e7303158d5b6cc3"><td class="memItemLeft" align="right" valign="top"><a id="af5c26f7d05b4bc7d7e7303158d5b6cc3" name="af5c26f7d05b4bc7d7e7303158d5b6cc3"></a>
const std::array&lt; volatile uint32_t, 4U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>mmfr</b></td></tr>
<tr class="memdesc:af5c26f7d05b4bc7d7e7303158d5b6cc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x050 (R/ ) Memory Model Feature Register. <br /></td></tr>
<tr class="separator:af5c26f7d05b4bc7d7e7303158d5b6cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d66193d30205cfe6d8a5e3e7687686"><td class="memItemLeft" align="right" valign="top"><a id="a07d66193d30205cfe6d8a5e3e7687686" name="a07d66193d30205cfe6d8a5e3e7687686"></a>
const std::array&lt; volatile uint32_t, 5U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>isar</b></td></tr>
<tr class="memdesc:a07d66193d30205cfe6d8a5e3e7687686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x060 (R/ ) Instruction Set Attributes Register. <br /></td></tr>
<tr class="separator:a07d66193d30205cfe6d8a5e3e7687686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01026c45b73a0ccebcf22398b97a9eb"><td class="memItemLeft" align="right" valign="top"><a id="aa01026c45b73a0ccebcf22398b97a9eb" name="aa01026c45b73a0ccebcf22398b97a9eb"></a>
std::array&lt; uint32_t, 5U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>reserved0</b></td></tr>
<tr class="memdesc:aa01026c45b73a0ccebcf22398b97a9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved 0. <br /></td></tr>
<tr class="separator:aa01026c45b73a0ccebcf22398b97a9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd8ad73da97eec2f0dc6c444a56732e"><td class="memItemLeft" align="right" valign="top"><a id="a8cd8ad73da97eec2f0dc6c444a56732e" name="a8cd8ad73da97eec2f0dc6c444a56732e"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>cpacr</b></td></tr>
<tr class="memdesc:a8cd8ad73da97eec2f0dc6c444a56732e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x088 (R/W) Coprocessor Access Control Register. <br /></td></tr>
<tr class="separator:a8cd8ad73da97eec2f0dc6c444a56732e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Structure type to access the System Control Block (SCB). </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>/github/workspace/include/libarmcortex/<a class="el" href="system__control_8hpp_source.html">system_control.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
