#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Feb 21 17:37:48 2019
# Process ID: 1292
# Current directory: i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/impl_1/top.vdi
# Journal file: i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_data_bram/mac_data_bram.dcp' for cell 'U3/U4'
INFO: [Project 1-454] Reading design checkpoint 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo1/fifo1.dcp' for cell 'U3/U5'
INFO: [Project 1-454] Reading design checkpoint 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data.dcp' for cell 'U4/U1_UMC/uart_rx_ctl_i0/ce_name'
INFO: [Project 1-454] Reading design checkpoint 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb.dcp' for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U0_WRB'
INFO: [Project 1-454] Reading design checkpoint 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_ll/fifo_ll.dcp' for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U1_WRB'
INFO: [Project 1-454] Reading design checkpoint 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/mac_ip.dcp' for cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_board.xdc] for cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_board.xdc] for cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip.xdc] for cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip.xdc] for cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo1/fifo1/fifo1.xdc] for cell 'U3/U5/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo1/fifo1/fifo1.xdc] for cell 'U3/U5/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data.xdc] for cell 'U4/U1_UMC/uart_rx_ctl_i0/ce_name/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data.xdc] for cell 'U4/U1_UMC/uart_rx_ctl_i0/ce_name/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data.xdc] for cell 'U4/U2_UMC/uart_rx_ctl_i0/ce_name/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data.xdc] for cell 'U4/U2_UMC/uart_rx_ctl_i0/ce_name/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data.xdc] for cell 'U4/U3_UMC/uart_rx_ctl_i0/ce_name/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data.xdc] for cell 'U4/U3_UMC/uart_rx_ctl_i0/ce_name/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U0_WRB/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U0_WRB/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U0_WRB/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U0_WRB/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U0_WRB/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U0_WRB/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_ll/fifo_ll/fifo_ll.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U1_WRB/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_ll/fifo_ll/fifo_ll.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U1_WRB/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_ll/fifo_ll/fifo_ll.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U1_WRB/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_ll/fifo_ll/fifo_ll.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U1_WRB/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_ll/fifo_ll/fifo_ll.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U1_WRB/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_ll/fifo_ll/fifo_ll.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U1_WRB/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc]
WARNING: [Vivado 12-584] No ports matched 'glbl_rst'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'glbl_rst'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'glbl_rst'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports glbl_rst]'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-508] No pins matched 'example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:135]
INFO: [Timing 38-35] Done setting XDC timing constraints. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:135]
INFO: [Timing 38-2] Deriving generated clocks [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:135]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_pins example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1]'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:135]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:135]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.273 ; gain = 513.184
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -of [get_pins example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1]]'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:137]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'tx_stats_toggle_reg'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:159]
WARNING: [Vivado 12-180] No cells matched 'tx_stats_sync/data_sync_reg0'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:159]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells tx_stats_toggle_reg]'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:159]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'rx_stats_toggle_reg'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:160]
WARNING: [Vivado 12-180] No cells matched 'rx_stats_sync/data_sync_reg0'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:160]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells rx_stats_toggle_reg]'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:160]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/mac_ip.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_data_bram/mac_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo1/fifo1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_ll/fifo_ll.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_ll/fifo_ll.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_ll/fifo_ll.dcp'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc] for cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0' of design 'design_1' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0' of design 'design_1' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc:30]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0' of design 'design_1' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0' of design 'design_1' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc:54]
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc] for cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_user_phytiming.xdc]
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_user_phytiming.xdc]
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo1/fifo1/fifo1_clocks.xdc] for cell 'U3/U5/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance rd_clk]'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo1/fifo1/fifo1_clocks.xdc:54]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo1/fifo1/fifo1_clocks.xdc:54]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo1/fifo1/fifo1_clocks.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo1/fifo1/fifo1_clocks.xdc] for cell 'U3/U5/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data_clocks.xdc] for cell 'U4/U1_UMC/uart_rx_ctl_i0/ce_name/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data_clocks.xdc] for cell 'U4/U1_UMC/uart_rx_ctl_i0/ce_name/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data_clocks.xdc] for cell 'U4/U2_UMC/uart_rx_ctl_i0/ce_name/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data_clocks.xdc] for cell 'U4/U2_UMC/uart_rx_ctl_i0/ce_name/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data_clocks.xdc] for cell 'U4/U3_UMC/uart_rx_ctl_i0/ce_name/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_data/fifo_data/fifo_data_clocks.xdc] for cell 'U4/U3_UMC/uart_rx_ctl_i0/ce_name/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb_clocks.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U0_WRB/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb_clocks.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U0_WRB/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb_clocks.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U0_WRB/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb_clocks.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U0_WRB/U0'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb_clocks.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U0_WRB/U0'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/fifo_wbb/fifo_wbb/fifo_wbb_clocks.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U0_WRB/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1086.395 ; gain = 854.648
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1086.395 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a310a880

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 100129232

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1086.395 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 542 cells.
Phase 2 Constant Propagation | Checksum: 1043593ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1086.395 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 8620 unconnected nets.
INFO: [Opt 31-120] Instance mac1/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog (mac_ip_sync_block__23) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance mac1/trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog (mac_ip_sync_block__24) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance mac1/trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog (mac_ip_sync_block) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance mac1/trimac_fifo_block/rx_mac_reset_gen (mac_ip_reset_sync__16) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance mac1/example_resets/chk_reset_gen (mac_ip_reset_sync__13) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance mac1/tx_stats_sync (mac_ip_sync_block__16) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance mac1/rx_stats_sync (mac_ip_sync_block__15) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 7683 unconnected cells.
Phase 3 Sweep | Checksum: 1300f23f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1086.395 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1086.395 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1300f23f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1086.395 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1300f23f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1102.332 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1300f23f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1102.332 ; gain = 15.938
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1102.332 ; gain = 15.938
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1102.332 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 mac1/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg has an input control pin mac1/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN (net: mac1/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_1__0_n_0) which is driven by a register (mac1/trimac_fifo_block/tx_mac_reset_gen/reset_sync4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 mac1/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg has an input control pin mac1/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/RSTRAMB (net: mac1/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/SR[0]) which is driven by a register (mac1/trimac_fifo_block/tx_mac_reset_gen/reset_sync4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1102.332 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 19a20b98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 19a20b98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1102.332 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 19a20b98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1102.332 ; gain = 0.000
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 19a20b98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 19a20b98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 6811a581

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1102.332 ; gain = 0.000
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 6811a581

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1102.332 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9578097c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 9c631602

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 9c631602

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1102.332 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: e73b8d0a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1102.332 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: e73b8d0a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: e73b8d0a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1102.332 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e73b8d0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12866ba9f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12866ba9f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 53d486c6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 86ee86c1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 86ee86c1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: b735571d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b735571d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 11865591a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d1898d18

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d1898d18

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1d1898d18

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1102.332 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d1898d18

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/ip/mac_ip/synth/mac_ip_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1db52a512

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.627. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 23f3cef97

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.332 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 23f3cef97

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 23f3cef97

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 23f3cef97

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 23f3cef97

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 23f3cef97

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.332 ; gain = 0.000

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 294d05985

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.332 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 294d05985

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.332 ; gain = 0.000
Ending Placer Task | Checksum: 1bd1e8dd3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.332 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 13 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1102.332 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.595 . Memory (MB): peak = 1102.332 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1102.332 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1102.332 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1102.332 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d917b3b8 ConstDB: 0 ShapeSum: e406da1b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19c2c47fd

Time (s): cpu = 00:02:01 ; elapsed = 00:01:47 . Memory (MB): peak = 1337.563 ; gain = 235.230

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19c2c47fd

Time (s): cpu = 00:02:01 ; elapsed = 00:01:47 . Memory (MB): peak = 1337.563 ; gain = 235.230

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19c2c47fd

Time (s): cpu = 00:02:01 ; elapsed = 00:01:47 . Memory (MB): peak = 1337.563 ; gain = 235.230

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19c2c47fd

Time (s): cpu = 00:02:01 ; elapsed = 00:01:47 . Memory (MB): peak = 1337.563 ; gain = 235.230
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1397c4358

Time (s): cpu = 00:02:06 ; elapsed = 00:01:51 . Memory (MB): peak = 1360.012 ; gain = 257.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.636  | TNS=0.000  | WHS=-0.380 | THS=-47.697|

Phase 2 Router Initialization | Checksum: db35d452

Time (s): cpu = 00:02:07 ; elapsed = 00:01:52 . Memory (MB): peak = 1360.012 ; gain = 257.680

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12cf373be

Time (s): cpu = 00:02:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1360.012 ; gain = 257.680

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16b4e727c

Time (s): cpu = 00:02:10 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.636  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 168392e4a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680
Phase 4 Rip-up And Reroute | Checksum: 168392e4a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1134b8e3d

Time (s): cpu = 00:02:10 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.636  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1134b8e3d

Time (s): cpu = 00:02:10 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1134b8e3d

Time (s): cpu = 00:02:10 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680
Phase 5 Delay and Skew Optimization | Checksum: 1134b8e3d

Time (s): cpu = 00:02:10 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12a884bbc

Time (s): cpu = 00:02:11 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.594  | TNS=0.000  | WHS=0.118  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12a884bbc

Time (s): cpu = 00:02:11 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680
Phase 6 Post Hold Fix | Checksum: 12a884bbc

Time (s): cpu = 00:02:11 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0989574 %
  Global Horizontal Routing Utilization  = 0.137773 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d21f7729

Time (s): cpu = 00:02:11 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d21f7729

Time (s): cpu = 00:02:11 ; elapsed = 00:01:54 . Memory (MB): peak = 1360.012 ; gain = 257.680

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 658c4d65

Time (s): cpu = 00:02:12 ; elapsed = 00:01:55 . Memory (MB): peak = 1360.012 ; gain = 257.680

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.594  | TNS=0.000  | WHS=0.118  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 658c4d65

Time (s): cpu = 00:02:12 ; elapsed = 00:01:55 . Memory (MB): peak = 1360.012 ; gain = 257.680
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:12 ; elapsed = 00:01:55 . Memory (MB): peak = 1360.012 ; gain = 257.680

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 13 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:55 . Memory (MB): peak = 1360.012 ; gain = 257.680
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.659 . Memory (MB): peak = 1360.012 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Feb 21 17:41:11 2019...
