[2025-09-18 03:41:07] START suite=qualcomm_srv trace=srv516_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv516_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2584617 heartbeat IPC: 3.869 cumulative IPC: 3.869 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4998414 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4998414 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4998415 heartbeat IPC: 4.143 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 12927636 heartbeat IPC: 1.261 cumulative IPC: 1.261 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 20852646 heartbeat IPC: 1.262 cumulative IPC: 1.261 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 28740834 heartbeat IPC: 1.268 cumulative IPC: 1.264 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 36646829 heartbeat IPC: 1.265 cumulative IPC: 1.264 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 44545768 heartbeat IPC: 1.266 cumulative IPC: 1.264 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 52447224 heartbeat IPC: 1.266 cumulative IPC: 1.265 (Simulation time: 00 hr 07 min 40 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv516_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 60456048 heartbeat IPC: 1.249 cumulative IPC: 1.262 (Simulation time: 00 hr 08 min 40 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 68442117 heartbeat IPC: 1.252 cumulative IPC: 1.261 (Simulation time: 00 hr 09 min 42 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 76418665 heartbeat IPC: 1.254 cumulative IPC: 1.26 (Simulation time: 00 hr 10 min 51 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 79401506 cumulative IPC: 1.259 (Simulation time: 00 hr 11 min 56 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 79401506 cumulative IPC: 1.259 (Simulation time: 00 hr 11 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv516_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.259 instructions: 100000000 cycles: 79401506
CPU 0 Branch Prediction Accuracy: 92.66% MPKI: 13.04 Average ROB Occupancy at Mispredict: 30.93
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08477
BRANCH_INDIRECT: 0.3677
BRANCH_CONDITIONAL: 11.22
BRANCH_DIRECT_CALL: 0.4186
BRANCH_INDIRECT_CALL: 0.5425
BRANCH_RETURN: 0.4041


====Backend Stall Breakdown====
ROB_STALL: 13886
LQ_STALL: 0
SQ_STALL: 49796


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.8525062

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 13886

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4868

cpu0->cpu0_STLB TOTAL        ACCESS:    2106991 HIT:    2106358 MISS:        633 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2106991 HIT:    2106358 MISS:        633 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 109.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9572157 HIT:    9015082 MISS:     557075 MSHR_MERGE:      36859
cpu0->cpu0_L2C LOAD         ACCESS:    7692175 HIT:    7268795 MISS:     423380 MSHR_MERGE:        472
cpu0->cpu0_L2C RFO          ACCESS:     576664 HIT:     520475 MISS:      56189 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     160962 HIT:     106161 MISS:      54801 MSHR_MERGE:      36387
cpu0->cpu0_L2C WRITE        ACCESS:    1141235 HIT:    1119186 MISS:      22049 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1121 HIT:        465 MISS:        656 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     114368 ISSUED:     106541 USEFUL:       1226 USELESS:       6466
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15871110 HIT:    7766285 MISS:    8104825 MSHR_MERGE:    2035907
cpu0->cpu0_L1I LOAD         ACCESS:   15871110 HIT:    7766285 MISS:    8104825 MSHR_MERGE:    2035907
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30784976 HIT:   26846637 MISS:    3938339 MSHR_MERGE:    1682748
cpu0->cpu0_L1D LOAD         ACCESS:   16619025 HIT:   14514445 MISS:    2104580 MSHR_MERGE:     481323
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     328028 HIT:     235595 MISS:      92433 MSHR_MERGE:      37885
cpu0->cpu0_L1D WRITE        ACCESS:   13836658 HIT:   12096484 MISS:    1740174 MSHR_MERGE:    1163509
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1265 HIT:        113 MISS:       1152 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:     520692 ISSUED:     328028 USEFUL:       9789 USELESS:      36571
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12998024 HIT:   10718956 MISS:    2279068 MSHR_MERGE:    1153753
cpu0->cpu0_ITLB LOAD         ACCESS:   12998024 HIT:   10718956 MISS:    2279068 MSHR_MERGE:    1153753
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.011 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28933545 HIT:   27614894 MISS:    1318651 MSHR_MERGE:     336975
cpu0->cpu0_DTLB LOAD         ACCESS:   28933545 HIT:   27614894 MISS:    1318651 MSHR_MERGE:     336975
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.076 cycles
cpu0->LLC TOTAL        ACCESS:     595475 HIT:     584995 MISS:      10480 MSHR_MERGE:        250
cpu0->LLC LOAD         ACCESS:     422908 HIT:     415314 MISS:       7594 MSHR_MERGE:         30
cpu0->LLC RFO          ACCESS:      56189 HIT:      56185 MISS:          4 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      18414 HIT:      15693 MISS:       2721 MSHR_MERGE:        220
cpu0->LLC WRITE        ACCESS:      97308 HIT:      97298 MISS:         10 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        656 HIT:        505 MISS:        151 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         13
  ROW_BUFFER_MISS:      10207
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:         12
  FULL:          0
Channel 0 REFRESHES ISSUED:       6617

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541789       561411        40278          524
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           36           67           15
  STLB miss resolved @ L2C                0           46          176          324           28
  STLB miss resolved @ LLC                0           24          155          368           37
  STLB miss resolved @ MEM                0            0           56          105           69

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194873        55664      1584827        71835           10
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            7            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            7            0           25            0
  STLB miss resolved @ MEM                0            0            0            8            0
[2025-09-18 03:53:03] END   suite=qualcomm_srv trace=srv516_ap (rc=0)
