-- VHDL test case input
a + b > c - not "101"
