# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do CypherDetector_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Okul/Homework/331/BonusHW {D:/Okul/Homework/331/BonusHW/CypherDetector.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CypherDetector
# -- Compiling module reversed
# 
# Top level modules:
# 	CypherDetector
# vlog -vlog01compat -work work +incdir+D:/Okul/Homework/331/BonusHW {D:/Okul/Homework/331/BonusHW/control.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control
# 
# Top level modules:
# 	control
# vlog -vlog01compat -work work +incdir+D:/Okul/Homework/331/BonusHW {D:/Okul/Homework/331/BonusHW/datapath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -vlog01compat -work work +incdir+D:/Okul/Homework/331/BonusHW {D:/Okul/Homework/331/BonusHW/CypherDetectorTB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CypherDetectorTB
# 
# Top level modules:
# 	CypherDetectorTB
# 
vsim work.CypherDetectorTB
# vsim work.CypherDetectorTB 
# Loading work.CypherDetectorTB
# Loading work.CypherDetector
# Loading work.reversed
# Loading work.datapath
# Loading work.control
add wave -position insertpoint  \
sim:/CypherDetectorTB/cd0/stop
add wave -position insertpoint  \
sim:/CypherDetectorTB/cd0/sum
add wave -position insertpoint  \
sim:/CypherDetectorTB/cd0/seq_input
run
