#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 21 20:13:34 2019
# Process ID: 26980
# Current directory: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13728 D:\Github\FPGA\2019_FPGA_Design_Group_7\Lab02\Program1\Lab02.xpr
# Log file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1/vivado.log
# Journal file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1/Lab02.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/PWM_Decoder'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/RGB_LED'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 724.734 ; gain = 115.387
update_compile_order -fileset sources_1
open_bd_design {D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1/Lab02.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:PWM_Decoder:1.0 - PWM_Decoder_0
Adding cell -- xilinx.com:user:RGB_LED:1.0 - RGB_LED_0
Successfully read diagram <design_1> from BD file <D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1/Lab02.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 867.895 ; gain = 51.008
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 20:27:01 2019...
