
vlib rvex
vlib work
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_pipeline_pkg.vhd"                                                            
vcom -quiet -93 -work rvex "../../../lib/rvex/common/common_pkg.vhd"                                                                 
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_intIface_pkg.vhd"                                                            
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_ctrlRegs_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/utils/utils_pkg.vhd"                                                                   
vcom -quiet -93 -work rvex "../../../lib/rvex/utils/simUtils_pkg.vhd"                                                                
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_opcodeMultiplier_pkg.vhd"                                                    
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_opcodeMemory_pkg.vhd"                                                        
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_opcodeDatapath_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_opcodeBranch_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_opcodeAlu_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/utils/simUtils_scanner_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_trap_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_opcode_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_mulu.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_memu.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_forward.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_brku.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_br.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_asDisas_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_alu.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_trapRouting.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_pipelane.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_limmRouting.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_gpRegs_sim.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_gpRegs_mem.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_dmemSwitch.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_ctrlRegs_readPort.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_ctrlRegs_contextLaneSwitch.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_ctrlRegs_busSwitch.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_ctrlRegs_bank.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_contextPipelaneIFace.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_cfgCtrl_decode.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/utils/utils_uart_rxBit.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_pipelanes.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_gpRegs.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_globalRegLogic.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_ctrlRegs.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_contextRegLogic.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_cfgCtrl.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/bus/bus_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/utils/utils_uart_tx.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/utils/utils_uart_rxByte.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/utils/utils_fracDiv.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/utils/utils_crc.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/utils/simUtils_mem_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/periph/periph_uart_packetBuffer.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/periph/periph_uart_fifo.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core_trace.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/core/core.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/bus/bus_addrConv_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/bus/bus_ramBlock.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/bus/bus_demux.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/bus/bus_arbiter.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/utils/utils_uart.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_data_blockData.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_data_blockTag.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_data_blockValid.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_data_mainCtrl.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_data_block.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_data.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_instr_blockData.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_instr_blockTag.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_instr_blockValid.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_instr_missCtrl.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_instr_block.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache_instr.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/cache/cache.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/system/rvsys_standalone_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/system/rvsys_standalone_core.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/system/rvsys_standalone_cachedCore.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/periph/periph_uart_switch.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/periph/periph_uart_packetHandler.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/periph/periph_uart_packetControl.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/periph/periph_uart_busIface.vhd"
vcom -quiet -93 -work work "../design/mem_init_pkg.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/system/rvsys_standalone.vhd"
vcom -quiet -93 -work rvex "../../../lib/rvex/periph/periph_uart.vhd"
vcom -quiet -93 -work work "../design/ml605.vhd"
vcom -quiet -93 -work work "../design/ml605_tb.vhd"

# Give simulate command.
vsim -t ps -novopt -L unisim work.ml605_tb

onerror {resume}

# Change default radix to hexadecimal.
radix hex

# Add core status strings to simulation.
add wave                     -label rv2sim           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/rv2sim
add wave                     -label rv2sim           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/rv2sim

add wave -divider RIT        -label rit_timer        sim:/ml605_tb/uut/rvex_standalone/rit_block/rit_timer
add wave                     -label rit_max          sim:/ml605_tb/uut/rvex_standalone/rit_block/rit_max 
add wave                     -label rit_pend         sim:/ml605_tb/uut/rvex_standalone/rit_block/rit_pend 
add wave                     -label rit_ack          sim:/ml605_tb/uut/rvex_standalone/rit_block/rit_ack 

add wave -divider Context_0  -label PC               sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cxreg_gen(0)/cxreg_inst/cxreg2cxplif_currentPC
add wave                     -label active           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cfg2cxplif_active(0)
add wave                     -label int_en           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cxreg_gen(0)/cxreg_inst/cxreg2cxplif_interruptEnable
add wave                     -label reconf           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cfg2cxplif_requestReconfig(0)
add wave                     -label blockReconf      sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cxplif2cfg_blockReconfig(0)

add wave                     -label PC               sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cxreg_gen(0)/cxreg_inst/cxreg2cxplif_currentPC
add wave                     -label active           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cfg2cxplif_active(0)
add wave                     -label int_en           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cxreg_gen(0)/cxreg_inst/cxreg2cxplif_interruptEnable
add wave                     -label reconf           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cfg2cxplif_requestReconfig(0)
add wave                     -label blockReconf      sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cxplif2cfg_blockReconfig(0)

add wave -divider Context_1  -label PC               sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cxreg_gen(1)/cxreg_inst/cxreg2cxplif_currentPC
add wave                     -label active           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cfg2cxplif_active(1)
add wave                     -label int_en           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cxreg_gen(1)/cxreg_inst/cxreg2cxplif_interruptEnable
add wave                     -label reconf           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cfg2cxplif_requestReconfig(1)
add wave                     -label blockReconf      sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cxplif2cfg_blockReconfig(1)

add wave                     -label PC               sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cxreg_gen(1)/cxreg_inst/cxreg2cxplif_currentPC
add wave                     -label active           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cfg2cxplif_active(1)
add wave                     -label int_en           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cxreg_gen(1)/cxreg_inst/cxreg2cxplif_interruptEnable
add wave                     -label reconf           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cfg2cxplif_requestReconfig(1)
add wave                     -label blockReconf      sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cxplif2cfg_blockReconfig(1)

add wave -divider Context_2  -label PC               sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cxreg_gen(2)/cxreg_inst/cxreg2cxplif_currentPC
add wave                     -label active           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cfg2cxplif_active(2)
add wave                     -label int_en           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cxreg_gen(2)/cxreg_inst/cxreg2cxplif_interruptEnable
add wave                     -label reconf           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cfg2cxplif_requestReconfig(2)
add wave                     -label blockReconf      sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cxplif2cfg_blockReconfig(2)

add wave                     -label PC               sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cxreg_gen(2)/cxreg_inst/cxreg2cxplif_currentPC
add wave                     -label active           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cfg2cxplif_active(2)
add wave                     -label int_en           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cxreg_gen(2)/cxreg_inst/cxreg2cxplif_interruptEnable
add wave                     -label reconf           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cfg2cxplif_requestReconfig(2)
add wave                     -label blockReconf      sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cxplif2cfg_blockReconfig(2)

add wave -divider Context_3  -label PC               sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cxreg_gen(3)/cxreg_inst/cxreg2cxplif_currentPC
add wave                     -label active           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cfg2cxplif_active(3)
add wave                     -label int_en           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cxreg_gen(3)/cxreg_inst/cxreg2cxplif_interruptEnable
add wave                     -label reconf           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cfg2cxplif_requestReconfig(3)
add wave                     -label blockReconf      sim:/ml605_tb/uut/rvex_standalone/rvex_inst/core_gen/core/core/cfg_inst/cxplif2cfg_blockReconfig(3)

add wave                     -label PC               sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cxreg_gen(3)/cxreg_inst/cxreg2cxplif_currentPC
add wave                     -label active           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cfg2cxplif_active(3)
add wave                     -label int_en           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cxreg_gen(3)/cxreg_inst/cxreg2cxplif_interruptEnable
add wave                     -label reconf           sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cfg2cxplif_requestReconfig(3)
add wave                     -label blockReconf      sim:/ml605_tb/uut/rvex_standalone/rvex_inst/cached_core_gen/cached_core/core/cfg_inst/cxplif2cfg_blockReconfig(3)

# Supress spam.
set NumericStdNoWarnings 1
set StdArithNoWarnings 1
