Analysis & Synthesis report for Project
Mon Apr 15 21:50:36 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (No Restructuring Performed)
 16. Source assignments for altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |Project
 18. Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: SXT:mysxt
 20. Parameter Settings for User Entity Instance: Timer:timer
 21. Parameter Settings for User Entity Instance: Key:key
 22. Parameter Settings for User Entity Instance: Switch:switch
 23. Parameter Settings for User Entity Instance: Ledr:ledr
 24. Parameter Settings for User Entity Instance: Hex:hex
 25. Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "Hex:hex"
 28. Port Connectivity Checks: "Ledr:ledr"
 29. Port Connectivity Checks: "Switch:switch"
 30. Port Connectivity Checks: "Key:key"
 31. Port Connectivity Checks: "Timer:timer"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 15 21:50:36 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Project                                     ;
; Top-level Entity Name           ; Project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1037                                        ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 524,288                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Project            ; Project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; fmedian2.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Jared/Documents/CS3220/cs3220_assgn3/fmedian2.mif                   ;         ;
; Project.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v                      ;         ;
; SevenSeg.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Jared/Documents/CS3220/cs3220_assgn3/SevenSeg.v                     ;         ;
; Pll.v                            ; yes             ; User Wizard-Generated File       ; C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v                          ; Pll     ;
; Pll/Pll_0002.v                   ; yes             ; User Verilog HDL File            ; C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v                 ; Pll     ;
; altera_pll.v                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_c6l1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/altsyncram_c6l1.tdf         ;         ;
; db/decode_5la.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/decode_5la.tdf              ;         ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/decode_u0a.tdf              ;         ;
; db/mux_2hb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/mux_2hb.tdf                 ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1381                                                               ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 1811                                                               ;
;     -- 7 input functions                    ; 50                                                                 ;
;     -- 6 input functions                    ; 825                                                                ;
;     -- 5 input functions                    ; 226                                                                ;
;     -- 4 input functions                    ; 233                                                                ;
;     -- <=3 input functions                  ; 477                                                                ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 1037                                                               ;
;                                             ;                                                                    ;
; I/O pins                                    ; 68                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 524288                                                             ;
;                                             ;                                                                    ;
; Total DSP Blocks                            ; 0                                                                  ;
;                                             ;                                                                    ;
; Total PLLs                                  ; 1                                                                  ;
;     -- PLLs                                 ; 1                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1102                                                               ;
; Total fan-out                               ; 13260                                                              ;
; Average fan-out                             ; 4.35                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; |Project                               ; 1811 (1664)         ; 1037 (934)                ; 524288            ; 0          ; 68   ; 0            ; |Project                                                                         ; Project         ; work         ;
;    |Hex:hex|                           ; 33 (33)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|Hex:hex                                                                 ; Hex             ; work         ;
;    |Key:key|                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Key:key                                                                 ; Key             ; work         ;
;    |Ledr:ledr|                         ; 3 (3)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|Ledr:ledr                                                               ; Ledr            ; work         ;
;    |Pll:myPll|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll                                                               ; Pll             ; Pll          ;
;       |Pll_0002:pll_inst|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll|Pll_0002:pll_inst                                             ; Pll_0002        ; Pll          ;
;          |altera_pll:altera_pll_i|     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i                     ; altera_pll      ; work         ;
;    |Switch:switch|                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Switch:switch                                                           ; Switch          ; work         ;
;    |Timer:timer|                       ; 109 (109)           ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|Timer:timer                                                             ; Timer           ; work         ;
;    |altsyncram:dmem_rtl_0|             ; 1 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0                                                   ; altsyncram      ; work         ;
;       |altsyncram_c6l1:auto_generated| ; 1 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated                    ; altsyncram_c6l1 ; work         ;
;          |decode_5la:decode2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|decode_5la:decode2 ; decode_5la      ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                              ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; fmedian2.mif ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |Project|Pll:myPll ; Pll.v           ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; ctrlsig_ID[5,6]                         ; Stuck at GND due to stuck port data_in ;
; ctrlsig_EX[3]                           ; Stuck at GND due to stuck port data_in ;
; ctrlsig_MEM[1]                          ; Stuck at GND due to stuck port data_in ;
; Switch:switch|sample[0..9]              ; Stuck at GND due to stuck port data_in ;
; Switch:switch|last_sample[0..9]         ; Stuck at GND due to stuck port data_in ;
; Key:key|sample[0..3]                    ; Stuck at GND due to stuck port data_in ;
; Key:key|last_sample[0..3]               ; Stuck at GND due to stuck port data_in ;
; Switch:switch|SDATA[1..9]               ; Stuck at GND due to stuck port data_in ;
; Switch:switch|SCTRL[1]                  ; Stuck at GND due to stuck port data_in ;
; Switch:switch|SDATA[0]                  ; Stuck at GND due to stuck port data_in ;
; Key:key|KEYDATA[0..3]                   ; Stuck at GND due to stuck port data_in ;
; IHA[29]                                 ; Merged with PCS[31]                    ;
; IRA[29]                                 ; Merged with PCS[31]                    ;
; PCS[29]                                 ; Merged with PCS[31]                    ;
; IDN[13]                                 ; Merged with PCS[31]                    ;
; PCS[12,20]                              ; Merged with PCS[31]                    ;
; IRA[0,13]                               ; Merged with PCS[31]                    ;
; IDN[21]                                 ; Merged with PCS[31]                    ;
; PCS[5]                                  ; Merged with PCS[31]                    ;
; IRA[18]                                 ; Merged with PCS[31]                    ;
; IDN[5,12]                               ; Merged with PCS[31]                    ;
; IHA[21]                                 ; Merged with PCS[31]                    ;
; IDN[2]                                  ; Merged with PCS[31]                    ;
; IRA[10,21]                              ; Merged with PCS[31]                    ;
; PCS[15]                                 ; Merged with PCS[31]                    ;
; IRA[5]                                  ; Merged with PCS[31]                    ;
; PCS[9]                                  ; Merged with PCS[31]                    ;
; IDN[25]                                 ; Merged with PCS[31]                    ;
; PCS[1]                                  ; Merged with PCS[31]                    ;
; IRA[20]                                 ; Merged with PCS[31]                    ;
; IDN[17]                                 ; Merged with PCS[31]                    ;
; PCS[23]                                 ; Merged with PCS[31]                    ;
; IDN[9]                                  ; Merged with PCS[31]                    ;
; PCS[24]                                 ; Merged with PCS[31]                    ;
; IDN[1,16]                               ; Merged with PCS[31]                    ;
; IHA[25]                                 ; Merged with PCS[31]                    ;
; IRA[12]                                 ; Merged with PCS[31]                    ;
; IHA[17]                                 ; Merged with PCS[31]                    ;
; IDN[4]                                  ; Merged with PCS[31]                    ;
; PCS[27]                                 ; Merged with PCS[31]                    ;
; IHA[28]                                 ; Merged with PCS[31]                    ;
; IRA[14,25]                              ; Merged with PCS[31]                    ;
; PCS[18]                                 ; Merged with PCS[31]                    ;
; IRA[1,4,8,9,17]                         ; Merged with PCS[31]                    ;
; IHA[18]                                 ; Merged with PCS[31]                    ;
; PCS[3,7,11,19]                          ; Merged with PCS[31]                    ;
; IRA[30]                                 ; Merged with PCS[31]                    ;
; IDN[27,31]                              ; Merged with PCS[31]                    ;
; IRA[22]                                 ; Merged with PCS[31]                    ;
; IDN[15,18,19,22,23]                     ; Merged with PCS[31]                    ;
; PCS[26]                                 ; Merged with PCS[31]                    ;
; IDN[7,11,14]                            ; Merged with PCS[31]                    ;
; IRA[24]                                 ; Merged with PCS[31]                    ;
; IDN[10]                                 ; Merged with PCS[31]                    ;
; PCS[21]                                 ; Merged with PCS[31]                    ;
; IHA[31]                                 ; Merged with PCS[31]                    ;
; IDN[24]                                 ; Merged with PCS[31]                    ;
; IHA[27]                                 ; Merged with PCS[31]                    ;
; IDN[6]                                  ; Merged with PCS[31]                    ;
; IHA[23]                                 ; Merged with PCS[31]                    ;
; PCS[22]                                 ; Merged with PCS[31]                    ;
; IHA[19]                                 ; Merged with PCS[31]                    ;
; IDN[3,8]                                ; Merged with PCS[31]                    ;
; IHA[30]                                 ; Merged with PCS[31]                    ;
; IRA[16]                                 ; Merged with PCS[31]                    ;
; PCS[17]                                 ; Merged with PCS[31]                    ;
; IDN[0]                                  ; Merged with PCS[31]                    ;
; IRA[31]                                 ; Merged with PCS[31]                    ;
; IDN[20]                                 ; Merged with PCS[31]                    ;
; IRA[27]                                 ; Merged with PCS[31]                    ;
; IHA[22]                                 ; Merged with PCS[31]                    ;
; IRA[23]                                 ; Merged with PCS[31]                    ;
; IHA[24]                                 ; Merged with PCS[31]                    ;
; IRA[19]                                 ; Merged with PCS[31]                    ;
; IHA[20]                                 ; Merged with PCS[31]                    ;
; IRA[6,11,15]                            ; Merged with PCS[31]                    ;
; IHA[16]                                 ; Merged with PCS[31]                    ;
; IRA[2,7]                                ; Merged with PCS[31]                    ;
; IHA[26]                                 ; Merged with PCS[30]                    ;
; PCS[8,10]                               ; Merged with PCS[30]                    ;
; IRA[26]                                 ; Merged with PCS[30]                    ;
; PCS[0,2,4,6,14]                         ; Merged with PCS[30]                    ;
; IDN[28,30]                              ; Merged with PCS[30]                    ;
; PCS[25]                                 ; Merged with PCS[30]                    ;
; IDN[26]                                 ; Merged with PCS[30]                    ;
; PCS[28]                                 ; Merged with PCS[30]                    ;
; IRA[28]                                 ; Merged with PCS[30]                    ;
; PCS[13]                                 ; Merged with PCS[30]                    ;
; IDN[29]                                 ; Merged with PCS[30]                    ;
; IHA[1..5,12..15]                        ; Merged with PCS[16]                    ;
; IRA[3]                                  ; Merged with PCS[16]                    ;
; IHA[6,7,11]                             ; Merged with PCS[16]                    ;
; IHA[0,8,9]                              ; Merged with IHA[10]                    ;
; PCS[30]                                 ; Merged with PCS[31]                    ;
; IHA[10]                                 ; Merged with PCS[16]                    ;
; immval_ID[16..31]                       ; Merged with immval_ID[15]              ;
; op2_ID[5]                               ; Merged with immval_ID[15]              ;
; op2_ID[4]                               ; Merged with immval_ID[14]              ;
; op2_ID[3]                               ; Merged with immval_ID[13]              ;
; op2_ID[2]                               ; Merged with immval_ID[12]              ;
; op2_ID[1]                               ; Merged with immval_ID[11]              ;
; op2_ID[0]                               ; Merged with immval_ID[10]              ;
; Switch:switch|clockCount[0..3]          ; Lost fanout                            ;
; Key:key|clockCount[0..3]                ; Lost fanout                            ;
; PCS[31]                                 ; Stuck at VCC due to stuck port data_in ;
; PCS[16]                                 ; Stuck at GND due to stuck port data_in ;
; Switch:switch|SCTRL[0]                  ; Stuck at GND due to stuck port data_in ;
; Key:key|KEYCTRL[0,1]                    ; Stuck at GND due to stuck port data_in ;
; inst_FE[24]                             ; Merged with inst_FE[25]                ;
; inst_FE[25]                             ; Stuck at GND due to stuck port data_in ;
; op2_ID[6,7]                             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 212 ;                                        ;
+-----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                            ;
+-------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+-------------------------+---------------------------+----------------------------------------------------------------------------------+
; Switch:switch|sample[9] ; Stuck at GND              ; Switch:switch|last_sample[9], Switch:switch|SDATA[9], Switch:switch|SDATA[8],    ;
;                         ; due to stuck port data_in ; Switch:switch|SDATA[7], Switch:switch|SDATA[6], Switch:switch|SDATA[5],          ;
;                         ;                           ; Switch:switch|SDATA[4], Switch:switch|SDATA[3], Switch:switch|SDATA[2],          ;
;                         ;                           ; Switch:switch|SDATA[1], Switch:switch|SCTRL[1], Switch:switch|SDATA[0],          ;
;                         ;                           ; Switch:switch|clockCount[3], Switch:switch|clockCount[2],                        ;
;                         ;                           ; Switch:switch|clockCount[1], Switch:switch|clockCount[0], Switch:switch|SCTRL[0] ;
; Key:key|sample[3]       ; Stuck at GND              ; Key:key|KEYDATA[3], Key:key|KEYDATA[2], Key:key|KEYDATA[1], Key:key|KEYDATA[0],  ;
;                         ; due to stuck port data_in ; Key:key|clockCount[3], Key:key|clockCount[2], Key:key|clockCount[1],             ;
;                         ;                           ; Key:key|clockCount[0], Key:key|KEYCTRL[1]                                        ;
; ctrlsig_ID[5]           ; Stuck at GND              ; ctrlsig_EX[3], ctrlsig_MEM[1], PCS[31], PCS[16]                                  ;
;                         ; due to stuck port data_in ;                                                                                  ;
; ctrlsig_ID[6]           ; Stuck at GND              ; inst_FE[25], op2_ID[6], op2_ID[7]                                                ;
;                         ; due to stuck port data_in ;                                                                                  ;
; Switch:switch|sample[8] ; Stuck at GND              ; Switch:switch|last_sample[8]                                                     ;
;                         ; due to stuck port data_in ;                                                                                  ;
; Switch:switch|sample[7] ; Stuck at GND              ; Switch:switch|last_sample[7]                                                     ;
;                         ; due to stuck port data_in ;                                                                                  ;
; Switch:switch|sample[6] ; Stuck at GND              ; Switch:switch|last_sample[6]                                                     ;
;                         ; due to stuck port data_in ;                                                                                  ;
; Switch:switch|sample[5] ; Stuck at GND              ; Switch:switch|last_sample[5]                                                     ;
;                         ; due to stuck port data_in ;                                                                                  ;
; Switch:switch|sample[4] ; Stuck at GND              ; Switch:switch|last_sample[4]                                                     ;
;                         ; due to stuck port data_in ;                                                                                  ;
; Switch:switch|sample[3] ; Stuck at GND              ; Switch:switch|last_sample[3]                                                     ;
;                         ; due to stuck port data_in ;                                                                                  ;
; Switch:switch|sample[2] ; Stuck at GND              ; Switch:switch|last_sample[2]                                                     ;
;                         ; due to stuck port data_in ;                                                                                  ;
; Switch:switch|sample[1] ; Stuck at GND              ; Switch:switch|last_sample[1]                                                     ;
;                         ; due to stuck port data_in ;                                                                                  ;
; Switch:switch|sample[0] ; Stuck at GND              ; Switch:switch|last_sample[0]                                                     ;
;                         ; due to stuck port data_in ;                                                                                  ;
+-------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1037  ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 925   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 646   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Hex:hex|HEXDATA[0]                      ; 2       ;
; Hex:hex|HEXDATA[4]                      ; 2       ;
; Hex:hex|HEXDATA[8]                      ; 2       ;
; Hex:hex|HEXDATA[12]                     ; 2       ;
; Hex:hex|HEXDATA[16]                     ; 2       ;
; Hex:hex|HEXDATA[20]                     ; 2       ;
; Hex:hex|HEXDATA[6]                      ; 1       ;
; Hex:hex|HEXDATA[5]                      ; 1       ;
; Hex:hex|HEXDATA[9]                      ; 1       ;
; Hex:hex|HEXDATA[7]                      ; 1       ;
; Hex:hex|HEXDATA[3]                      ; 1       ;
; Hex:hex|HEXDATA[23]                     ; 1       ;
; Hex:hex|HEXDATA[22]                     ; 1       ;
; Hex:hex|HEXDATA[2]                      ; 1       ;
; Hex:hex|HEXDATA[21]                     ; 1       ;
; Hex:hex|HEXDATA[1]                      ; 1       ;
; Hex:hex|HEXDATA[19]                     ; 1       ;
; Hex:hex|HEXDATA[18]                     ; 1       ;
; Hex:hex|HEXDATA[17]                     ; 1       ;
; Hex:hex|HEXDATA[15]                     ; 1       ;
; Hex:hex|HEXDATA[14]                     ; 1       ;
; Hex:hex|HEXDATA[13]                     ; 1       ;
; Hex:hex|HEXDATA[11]                     ; 1       ;
; Hex:hex|HEXDATA[10]                     ; 1       ;
; dmem~1                                  ; 1       ;
; dmem_rtl_0_bypass[30]                   ; 1       ;
; dmem_rtl_0_bypass[29]                   ; 1       ;
; dmem~11                                 ; 1       ;
; dmem_rtl_0_bypass[50]                   ; 1       ;
; dmem_rtl_0_bypass[49]                   ; 1       ;
; dmem~10                                 ; 1       ;
; dmem_rtl_0_bypass[48]                   ; 1       ;
; dmem_rtl_0_bypass[47]                   ; 1       ;
; dmem_rtl_0_bypass[46]                   ; 1       ;
; dmem~8                                  ; 1       ;
; dmem_rtl_0_bypass[44]                   ; 1       ;
; dmem_rtl_0_bypass[43]                   ; 1       ;
; dmem_rtl_0_bypass[42]                   ; 1       ;
; dmem~6                                  ; 1       ;
; dmem_rtl_0_bypass[40]                   ; 1       ;
; dmem_rtl_0_bypass[39]                   ; 1       ;
; dmem_rtl_0_bypass[92]                   ; 1       ;
; dmem_rtl_0_bypass[90]                   ; 1       ;
; dmem_rtl_0_bypass[88]                   ; 1       ;
; dmem_rtl_0_bypass[62]                   ; 1       ;
; dmem~16                                 ; 1       ;
; dmem_rtl_0_bypass[60]                   ; 1       ;
; dmem_rtl_0_bypass[59]                   ; 1       ;
; dmem~15                                 ; 1       ;
; dmem_rtl_0_bypass[58]                   ; 1       ;
; dmem_rtl_0_bypass[57]                   ; 1       ;
; dmem_rtl_0_bypass[56]                   ; 1       ;
; dmem~13                                 ; 1       ;
; dmem_rtl_0_bypass[54]                   ; 1       ;
; dmem_rtl_0_bypass[53]                   ; 1       ;
; dmem~12                                 ; 1       ;
; dmem_rtl_0_bypass[52]                   ; 1       ;
; dmem_rtl_0_bypass[51]                   ; 1       ;
; dmem_rtl_0_bypass[86]                   ; 1       ;
; dmem_rtl_0_bypass[84]                   ; 1       ;
; dmem_rtl_0_bypass[74]                   ; 1       ;
; dmem_rtl_0_bypass[72]                   ; 1       ;
; dmem_rtl_0_bypass[82]                   ; 1       ;
; dmem_rtl_0_bypass[80]                   ; 1       ;
; dmem_rtl_0_bypass[78]                   ; 1       ;
; dmem_rtl_0_bypass[76]                   ; 1       ;
; dmem_rtl_0_bypass[70]                   ; 1       ;
; dmem_rtl_0_bypass[68]                   ; 1       ;
; dmem_rtl_0_bypass[66]                   ; 1       ;
; dmem_rtl_0_bypass[64]                   ; 1       ;
; dmem~4                                  ; 1       ;
; dmem_rtl_0_bypass[36]                   ; 1       ;
; dmem_rtl_0_bypass[35]                   ; 1       ;
; dmem_rtl_0_bypass[32]                   ; 1       ;
; dmem~3                                  ; 1       ;
; dmem_rtl_0_bypass[34]                   ; 1       ;
; dmem_rtl_0_bypass[33]                   ; 1       ;
; dmem_rtl_0_bypass[38]                   ; 1       ;
; PC_FE[8]                                ; 21      ;
; Total number of inverted registers = 79 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+-----------------------+--------------------+
; Register Name         ; RAM Name           ;
+-----------------------+--------------------+
; dmem_rtl_0_bypass[0]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[1]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[2]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[3]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[4]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[5]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[6]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[7]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[8]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[9]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[10] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[11] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[12] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[13] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[14] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[15] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[16] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[17] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[18] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[19] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[20] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[21] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[22] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[23] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[24] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[25] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[26] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[27] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[28] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[29] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[30] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[31] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[32] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[33] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[34] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[35] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[36] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[37] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[38] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[39] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[40] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[41] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[42] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[43] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[44] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[45] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[46] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[47] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[48] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[49] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[50] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[51] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[52] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[53] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[54] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[55] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[56] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[57] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[58] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[59] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[60] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[61] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[62] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[63] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[64] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[65] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[66] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[67] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[68] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[69] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[70] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[71] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[72] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[73] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[74] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[75] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[76] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[77] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[78] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[79] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[80] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[81] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[82] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[83] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[84] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[85] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[86] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[87] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[88] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[89] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[90] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[91] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[92] ; dmem_rtl_0         ;
+-----------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Project|inst_FE[27]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project|wregno_ID[0]      ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |Project|PC_FE[10]         ;
; 20:1               ; 32 bits   ; 416 LEs       ; 384 LEs              ; 32 LEs                 ; Yes        ; |Project|regval1_ID[3]     ;
; 35:1               ; 32 bits   ; 736 LEs       ; 448 LEs              ; 288 LEs                ; Yes        ; |Project|regval2_ID[15]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Project|ShiftLeft0        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Project|ShiftRight0       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Project|ShiftLeft0        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Project|ShiftLeft0        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Project|ShiftRight0       ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |Project|ShiftLeft0        ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Project|dbus[20]          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Project|dbus[9]           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Project|dbus[0]           ;
; 77:1               ; 12 bits   ; 612 LEs       ; 288 LEs              ; 324 LEs                ; No         ; |Project|aluout_EX_r[27]   ;
; 77:1               ; 12 bits   ; 612 LEs       ; 288 LEs              ; 324 LEs                ; No         ; |Project|aluout_EX_r[4]    ;
; 80:1               ; 4 bits    ; 212 LEs       ; 104 LEs              ; 108 LEs                ; No         ; |Project|aluout_EX_r[31]   ;
; 80:1               ; 3 bits    ; 159 LEs       ; 78 LEs               ; 81 LEs                 ; No         ; |Project|aluout_EX_r[3]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated ;
+---------------------------------+--------------------+------+---------------+
; Assignment                      ; Value              ; From ; To            ;
+---------------------------------+--------------------+------+---------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -             ;
+---------------------------------+--------------------+------+---------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; DBITS          ; 32                               ; Signed Integer      ;
; INSTSIZE       ; 00000000000000000000000000000100 ; Unsigned Binary     ;
; INSTBITS       ; 32                               ; Signed Integer      ;
; REGNOBITS      ; 4                                ; Signed Integer      ;
; REGWORDS       ; 16                               ; Signed Integer      ;
; IMMBITS        ; 16                               ; Signed Integer      ;
; STARTPC        ; 00000000000000000000000100000000 ; Unsigned Binary     ;
; ADDRHEX        ; 11111111111111111111000000000000 ; Unsigned Binary     ;
; ADDRLEDR       ; 11111111111111111111000000100000 ; Unsigned Binary     ;
; ADDRKEY        ; 11111111111111111111000010000000 ; Unsigned Binary     ;
; ADDRSW         ; 11111111111111111111000010010000 ; Unsigned Binary     ;
; ADDRTIMER      ; 11111111111111111111000100000000 ; Unsigned Binary     ;
; ADDRINTHANDLER ; 11111111111111110000000000000000 ; Unsigned Binary     ;
; IMEMINITFILE   ; fmedian2.mif                     ; String              ;
; IMEMADDRBITS   ; 16                               ; Signed Integer      ;
; IMEMWORDBITS   ; 2                                ; Signed Integer      ;
; IMEMWORDS      ; 16384                            ; Signed Integer      ;
; DMEMADDRBITS   ; 16                               ; Signed Integer      ;
; DMEMWORDBITS   ; 2                                ; Signed Integer      ;
; DMEMWORDS      ; 16384                            ; Signed Integer      ;
; OP1BITS        ; 6                                ; Signed Integer      ;
; OP1_ALUR       ; 000000                           ; Unsigned Binary     ;
; OP1_BEQ        ; 001000                           ; Unsigned Binary     ;
; OP1_BLT        ; 001001                           ; Unsigned Binary     ;
; OP1_BLE        ; 001010                           ; Unsigned Binary     ;
; OP1_BNE        ; 001011                           ; Unsigned Binary     ;
; OP1_JAL        ; 001100                           ; Unsigned Binary     ;
; OP1_LW         ; 010010                           ; Unsigned Binary     ;
; OP1_SW         ; 011010                           ; Unsigned Binary     ;
; OP1_ADDI       ; 100000                           ; Unsigned Binary     ;
; OP1_ANDI       ; 100100                           ; Unsigned Binary     ;
; OP1_ORI        ; 100101                           ; Unsigned Binary     ;
; OP1_XORI       ; 100110                           ; Unsigned Binary     ;
; OP1_SYS        ; 111111                           ; Unsigned Binary     ;
; OP2BITS        ; 8                                ; Signed Integer      ;
; OP2_EQ         ; 00001000                         ; Unsigned Binary     ;
; OP2_LT         ; 00001001                         ; Unsigned Binary     ;
; OP2_LE         ; 00001010                         ; Unsigned Binary     ;
; OP2_NE         ; 00001011                         ; Unsigned Binary     ;
; OP2_ADD        ; 00100000                         ; Unsigned Binary     ;
; OP2_AND        ; 00100100                         ; Unsigned Binary     ;
; OP2_OR         ; 00100101                         ; Unsigned Binary     ;
; OP2_XOR        ; 00100110                         ; Unsigned Binary     ;
; OP2_SUB        ; 00101000                         ; Unsigned Binary     ;
; OP2_NAND       ; 00101100                         ; Unsigned Binary     ;
; OP2_NOR        ; 00101101                         ; Unsigned Binary     ;
; OP2_NXOR       ; 00101110                         ; Unsigned Binary     ;
; OP2_RSHF       ; 00110000                         ; Unsigned Binary     ;
; OP2_LSHF       ; 00110001                         ; Unsigned Binary     ;
; OP2_RETI       ; 00000001                         ; Unsigned Binary     ;
; OP2_RSR        ; 00000010                         ; Unsigned Binary     ;
; OP2_WSR        ; 00000011                         ; Unsigned Binary     ;
; HEXBITS        ; 24                               ; Signed Integer      ;
; LEDRBITS       ; 10                               ; Signed Integer      ;
; KEYBITS        ; 4                                ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 110.0 MHz              ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: SXT:mysxt ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; IBITS          ; 16    ; Signed Integer                ;
; OBITS          ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Timer:timer            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BITS           ; 32                               ; Signed Integer  ;
; BASE           ; 11111111111111111111000100000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Key:key                ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BITS           ; 32                               ; Signed Integer  ;
; BASE           ; 11111111111111111111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Switch:switch          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BITS           ; 32                               ; Signed Integer  ;
; BASE           ; 11111111111111111111000010010000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ledr:ledr              ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BITS           ; 32                               ; Signed Integer  ;
; BASE           ; 11111111111111111111000000100000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Hex:hex                ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BITS           ; 32                               ; Signed Integer  ;
; BASE           ; 11111111111111111111000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 14                   ; Untyped        ;
; NUMWORDS_A                         ; 16384                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 14                   ; Untyped        ;
; NUMWORDS_B                         ; 16384                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; fmedian2.mif         ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_c6l1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                  ;
+-------------------------------------------+-----------------------+
; Name                                      ; Value                 ;
+-------------------------------------------+-----------------------+
; Number of entity instances                ; 1                     ;
; Entity Instance                           ; altsyncram:dmem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 16384                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 16384                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
+-------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Hex:hex"                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INTR    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; OUTHEX5 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (7 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; OUTHEX4 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (7 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; OUTHEX3 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (7 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; OUTHEX2 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (7 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; OUTHEX1 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (7 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; OUTHEX0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (7 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ledr:ledr"                                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INTR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; OUT  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (10 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Switch:switch"                                                                                                                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INTR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; SW   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key:key"                                                                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INTR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; KEY  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Timer:timer"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; INTR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1037                        ;
;     CLR               ; 241                         ;
;     CLR SCLR          ; 37                          ;
;     CLR SLD           ; 33                          ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 614                         ;
;     plain             ; 80                          ;
; arriav_lcell_comb     ; 1817                        ;
;     arith             ; 218                         ;
;         1 data inputs ; 94                          ;
;         2 data inputs ; 124                         ;
;     extend            ; 50                          ;
;         7 data inputs ; 50                          ;
;     normal            ; 1517                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 121                         ;
;         3 data inputs ; 58                          ;
;         4 data inputs ; 233                         ;
;         5 data inputs ; 226                         ;
;         6 data inputs ; 825                         ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 68                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 15 21:50:16 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 7 design units, including 7 entities, in source file project.v
    Info (12023): Found entity 1: Project File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 1
    Info (12023): Found entity 2: SXT File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 642
    Info (12023): Found entity 3: Key File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 655
    Info (12023): Found entity 4: Switch File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 712
    Info (12023): Found entity 5: Timer File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 764
    Info (12023): Found entity 6: Ledr File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 836
    Info (12023): Found entity 7: Hex File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 872
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/SevenSeg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: Pll_0002 File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file project_test.v
    Info (12023): Found entity 1: Project_test File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project_test.v Line: 3
Info (12127): Elaborating entity "Project" for the top level hierarchy
Warning (10858): Verilog HDL warning at Project.v(129): object imem used but never assigned File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 129
Warning (10036): Verilog HDL or VHDL warning at Project.v(188): object "wr_reg_EX_w" assigned a value but never read File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at Project.v(189): object "wr_reg_MEM_w" assigned a value but never read File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at Project.v(332): object "is_br_EX_w" assigned a value but never read File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 332
Warning (10036): Verilog HDL or VHDL warning at Project.v(437): object "inst_MEM" assigned a value but never read File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 437
Warning (10036): Verilog HDL or VHDL warning at Project.v(561): object "intreq" assigned a value but never read File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 561
Warning (10230): Verilog HDL assignment warning at Project.v(245): truncated value with size 7 to match size of target (5) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 245
Warning (10764): Verilog HDL warning at Project.v(375): converting signed shift amount to unsigned File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 375
Warning (10764): Verilog HDL warning at Project.v(376): converting signed shift amount to unsigned File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 376
Warning (10235): Verilog HDL Always Construct warning at Project.v(380): variable "PC_ID" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 380
Info (12128): Elaborating entity "Pll" for hierarchy "Pll:myPll" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 97
Info (12128): Elaborating entity "Pll_0002" for hierarchy "Pll:myPll|Pll_0002:pll_inst" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v Line: 85
Info (12133): Instantiated megafunction "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "110.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SXT" for hierarchy "SXT:mysxt" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 229
Info (12128): Elaborating entity "Timer" for hierarchy "Timer:timer" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 587
Warning (10240): Verilog HDL Always Construct warning at Project.v(786): inferring latch(es) for variable "TCTL", which holds its previous value in one or more paths through the always construct File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 786
Warning (10034): Output port "INTR" at Project.v(771) has no driver File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 771
Info (10041): Inferred latch for "TCTL[2]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[3]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[4]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[5]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[6]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[7]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[8]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[9]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[10]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[11]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[12]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[13]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[14]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[15]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[16]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[17]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[18]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[19]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[20]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[21]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[22]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[23]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[24]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[25]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[26]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[27]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[28]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[29]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[30]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (10041): Inferred latch for "TCTL[31]" at Project.v(792) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 792
Info (12128): Elaborating entity "Key" for hierarchy "Key:key" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 598
Warning (10230): Verilog HDL assignment warning at Project.v(696): truncated value with size 32 to match size of target (4) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 696
Warning (10240): Verilog HDL Always Construct warning at Project.v(672): inferring latch(es) for variable "KEYCTRL", which holds its previous value in one or more paths through the always construct File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Warning (10034): Output port "INTR" at Project.v(663) has no driver File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 663
Info (10041): Inferred latch for "KEYCTRL[2]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[3]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[5]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[6]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[7]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[8]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[9]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[10]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[11]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[12]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[13]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[14]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[15]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[16]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[17]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[18]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[19]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[20]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[21]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[22]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[23]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[24]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[25]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[26]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[27]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[28]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[29]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[30]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (10041): Inferred latch for "KEYCTRL[31]" at Project.v(672) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 672
Info (12128): Elaborating entity "Switch" for hierarchy "Switch:switch" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 609
Warning (10230): Verilog HDL assignment warning at Project.v(749): truncated value with size 32 to match size of target (4) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 749
Warning (10240): Verilog HDL Always Construct warning at Project.v(729): inferring latch(es) for variable "SCTRL", which holds its previous value in one or more paths through the always construct File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Warning (10034): Output port "INTR" at Project.v(720) has no driver File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 720
Info (10041): Inferred latch for "SCTRL[2]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[3]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[5]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[6]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[7]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[8]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[9]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[10]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[11]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[12]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[13]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[14]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[15]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[16]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[17]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[18]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[19]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[20]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[21]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[22]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[23]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[24]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[25]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[26]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[27]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[28]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[29]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[30]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (10041): Inferred latch for "SCTRL[31]" at Project.v(729) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 729
Info (12128): Elaborating entity "Ledr" for hierarchy "Ledr:ledr" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 621
Warning (10230): Verilog HDL assignment warning at Project.v(862): truncated value with size 10 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 862
Warning (10034): Output port "INTR" at Project.v(843) has no driver File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 843
Info (12128): Elaborating entity "Hex" for hierarchy "Hex:hex" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 638
Warning (10230): Verilog HDL assignment warning at Project.v(898): truncated value with size 4 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 898
Warning (10230): Verilog HDL assignment warning at Project.v(899): truncated value with size 4 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 899
Warning (10230): Verilog HDL assignment warning at Project.v(900): truncated value with size 4 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 900
Warning (10230): Verilog HDL assignment warning at Project.v(901): truncated value with size 4 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 901
Warning (10230): Verilog HDL assignment warning at Project.v(902): truncated value with size 4 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 902
Warning (10230): Verilog HDL assignment warning at Project.v(903): truncated value with size 4 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 903
Warning (10230): Verilog HDL assignment warning at Project.v(905): truncated value with size 7 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 905
Warning (10230): Verilog HDL assignment warning at Project.v(924): truncated value with size 7 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 924
Warning (10230): Verilog HDL assignment warning at Project.v(943): truncated value with size 7 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 943
Warning (10230): Verilog HDL assignment warning at Project.v(962): truncated value with size 7 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 962
Warning (10230): Verilog HDL assignment warning at Project.v(981): truncated value with size 7 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 981
Warning (10230): Verilog HDL assignment warning at Project.v(1000): truncated value with size 7 to match size of target (1) File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 1000
Warning (10034): Output port "INTR" at Project.v(880) has no driver File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 880
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "init" is missing source, defaulting to GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 569
    Warning (12110): Net "lock" is missing source, defaulting to GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 570
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "init" is missing source, defaulting to GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 569
    Warning (12110): Net "lock" is missing source, defaulting to GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 570
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "init" is missing source, defaulting to GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 569
    Warning (12110): Net "lock" is missing source, defaulting to GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 570
Warning (113031): 192 out of 16384 addresses are reinitialized. The latest initialized data will replace the existing data. There are 192 warnings found, and 10 warnings are reported. File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/fmedian2.mif Line: 1
    Warning (113030): Memory Initialization File address 64 is reinitialized File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/ Line: 8
    Warning (113030): Memory Initialization File address 65 is reinitialized File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/ Line: 9
    Warning (113030): Memory Initialization File address 66 is reinitialized File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/ Line: 10
    Warning (113030): Memory Initialization File address 67 is reinitialized File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/ Line: 11
    Warning (113030): Memory Initialization File address 68 is reinitialized File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/ Line: 12
    Warning (113030): Memory Initialization File address 69 is reinitialized File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/ Line: 13
    Warning (113030): Memory Initialization File address 70 is reinitialized File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/ Line: 14
    Warning (113030): Memory Initialization File address 71 is reinitialized File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/ Line: 15
    Warning (113030): Memory Initialization File address 72 is reinitialized File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/ Line: 16
    Warning (113030): Memory Initialization File address 73 is reinitialized File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/ Line: 17
Warning (276020): Inferred RAM node "dmem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "imem" is uninferred due to asynchronous read logic File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 129
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "dbus[31]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 803
    Warning (13048): Converted tri-state node "dbus[30]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 803
    Warning (13048): Converted tri-state node "dbus[29]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 803
    Warning (13048): Converted tri-state node "dbus[28]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 803
    Warning (13048): Converted tri-state node "dbus[27]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 803
    Warning (13048): Converted tri-state node "dbus[26]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 803
    Warning (13048): Converted tri-state node "dbus[25]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 803
    Warning (13048): Converted tri-state node "dbus[24]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 803
    Warning (13048): Converted tri-state node "dbus[23]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[22]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[21]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[20]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[19]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[18]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[17]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[16]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[15]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[14]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[13]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[12]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[11]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[10]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[9]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[8]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[7]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[6]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[5]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[4]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[3]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[2]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[1]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
    Warning (13048): Converted tri-state node "dbus[0]" into a selector File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 891
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to fmedian2.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:dmem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:dmem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "fmedian2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c6l1.tdf
    Info (12023): Found entity 1: altsyncram_c6l1 File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/altsyncram_c6l1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/decode_u0a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/mux_2hb.tdf Line: 22
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 6
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 6
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 6
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 6
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 6
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 6
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 7
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 7
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 7
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 7
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 7
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 7
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 8
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 8
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 8
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 8
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 8
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 8
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 9
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 9
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 9
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 9
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 9
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 9
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 10
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 10
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 10
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 10
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 10
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 10
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 11
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 11
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 11
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 11
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 11
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 11
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 13
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 13
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 13
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 13
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 13
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 13
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 13
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 13
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 5
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 5
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 5
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 5
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v Line: 5
Info (21057): Implemented 2708 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 2575 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 146 warnings
    Info: Peak virtual memory: 4997 megabytes
    Info: Processing ended: Mon Apr 15 21:50:36 2019
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.map.smsg.


