// Seed: 255255744
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign id_5 = 1 == id_1;
endmodule
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input wire id_4,
    input wor module_1
);
  assign id_7 = id_7;
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
module module_2 (
    output logic id_0,
    input  wire  id_1,
    output logic id_2,
    input  logic id_3,
    output logic id_4
    , id_6
);
  initial begin
    begin
      id_0 <= id_3 & id_1;
      begin
        #1;
        wait (id_6 ^ "" ~^ id_1);
      end
      if (1'b0) id_4 <= id_3;
    end
    id_2 <= 1;
    id_4 <= 1;
    id_0 = 1;
    if (1) id_0 <= 1;
    else begin
      id_0 = #1 id_3;
      $display(1, id_6);
    end
  end
  module_0(
      id_6, id_6, id_6, id_6
  );
endmodule
