
testboardrb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ee0  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  080070b8  080070b8  000080b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007114  08007114  00009078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007114  08007114  00008114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800711c  0800711c  00009078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800711c  0800711c  0000811c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007120  08007120  00008120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08007124  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b00  20000078  0800719c  00009078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b78  0800719c  00009b78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012cce  00000000  00000000  000090a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ba5  00000000  00000000  0001bd76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  0001e920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b3f  00000000  00000000  0001f7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e0b1  00000000  00000000  000202ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a8c  00000000  00000000  0003e3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba221  00000000  00000000  00051e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010c04d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b34  00000000  00000000  0010c090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0010fbc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000078 	.word	0x20000078
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080070a0 	.word	0x080070a0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000007c 	.word	0x2000007c
 8000214:	080070a0 	.word	0x080070a0

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <selectMuxPin>:
float runningAveragePressure[NUM_OF_SENSORS][RUNAVGAM];
float runningAverageTemperature[NUM_OF_SENSORS][RUNAVGAM];

const int selectPins[3] = { GPIO_PIN_10, GPIO_PIN_9, GPIO_PIN_8 };

void selectMuxPin(uint8_t pin) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t j = 0; j < 3; j++) {
 800054e:	2300      	movs	r3, #0
 8000550:	73fb      	strb	r3, [r7, #15]
 8000552:	e021      	b.n	8000598 <selectMuxPin+0x54>
        if (pin & (1 << j)) {
 8000554:	79fa      	ldrb	r2, [r7, #7]
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	fa42 f303 	asr.w	r3, r2, r3
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	2b00      	cmp	r3, #0
 8000562:	d00b      	beq.n	800057c <selectMuxPin+0x38>
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_SET);
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	4a10      	ldr	r2, [pc, #64]	@ (80005a8 <selectMuxPin+0x64>)
 8000568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800056c:	b29b      	uxth	r3, r3
 800056e:	2201      	movs	r2, #1
 8000570:	4619      	mov	r1, r3
 8000572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000576:	f002 fbd9 	bl	8002d2c <HAL_GPIO_WritePin>
 800057a:	e00a      	b.n	8000592 <selectMuxPin+0x4e>
        } else {
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_RESET);
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	4a0a      	ldr	r2, [pc, #40]	@ (80005a8 <selectMuxPin+0x64>)
 8000580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000584:	b29b      	uxth	r3, r3
 8000586:	2200      	movs	r2, #0
 8000588:	4619      	mov	r1, r3
 800058a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800058e:	f002 fbcd 	bl	8002d2c <HAL_GPIO_WritePin>
    for (uint8_t j = 0; j < 3; j++) {
 8000592:	7bfb      	ldrb	r3, [r7, #15]
 8000594:	3301      	adds	r3, #1
 8000596:	73fb      	strb	r3, [r7, #15]
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	2b02      	cmp	r3, #2
 800059c:	d9da      	bls.n	8000554 <selectMuxPin+0x10>
        }
    }
}
 800059e:	bf00      	nop
 80005a0:	bf00      	nop
 80005a2:	3710      	adds	r7, #16
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	080070c8 	.word	0x080070c8

080005ac <muxInit>:

void muxInit() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2180      	movs	r1, #128	@ 0x80
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <muxInit+0x44>)
 80005b8:	f002 fbb8 	bl	8002d2c <HAL_GPIO_WritePin>

    // Initialize MUX
    for (uint8_t i = 0; i < 3; i++) {
 80005bc:	2300      	movs	r3, #0
 80005be:	71fb      	strb	r3, [r7, #7]
 80005c0:	e00d      	b.n	80005de <muxInit+0x32>
        HAL_GPIO_WritePin(GPIOA, selectPins[i], GPIO_PIN_SET);
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <muxInit+0x48>)
 80005c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	2201      	movs	r2, #1
 80005ce:	4619      	mov	r1, r3
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d4:	f002 fbaa 	bl	8002d2c <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 3; i++) {
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	3301      	adds	r3, #1
 80005dc:	71fb      	strb	r3, [r7, #7]
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d9ee      	bls.n	80005c2 <muxInit+0x16>
    }
}
 80005e4:	bf00      	nop
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	48000800 	.word	0x48000800
 80005f4:	080070c8 	.word	0x080070c8

080005f8 <startSensorReadSequence>:

void startSensorReadSequence() {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
    currentSensor = 0;
 80005fc:	4b09      	ldr	r3, [pc, #36]	@ (8000624 <startSensorReadSequence+0x2c>)
 80005fe:	2200      	movs	r2, #0
 8000600:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000602:	4b09      	ldr	r3, [pc, #36]	@ (8000628 <startSensorReadSequence+0x30>)
 8000604:	2200      	movs	r2, #0
 8000606:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <startSensorReadSequence+0x2c>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ff98 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 8000614:	2302      	movs	r3, #2
 8000616:	4a05      	ldr	r2, [pc, #20]	@ (800062c <startSensorReadSequence+0x34>)
 8000618:	21fe      	movs	r1, #254	@ 0xfe
 800061a:	4805      	ldr	r0, [pc, #20]	@ (8000630 <startSensorReadSequence+0x38>)
 800061c:	f002 fc68 	bl	8002ef0 <HAL_I2C_Master_Transmit_DMA>
}
 8000620:	bf00      	nop
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000094 	.word	0x20000094
 8000628:	20000095 	.word	0x20000095
 800062c:	20000000 	.word	0x20000000
 8000630:	200001e4 	.word	0x200001e4

08000634 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a12      	ldr	r2, [pc, #72]	@ (8000688 <HAL_I2C_MasterTxCpltCallback+0x54>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d11d      	bne.n	8000680 <HAL_I2C_MasterTxCpltCallback+0x4c>

    if (dmaStep == 0) {
 8000644:	4b11      	ldr	r3, [pc, #68]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	b2db      	uxtb	r3, r3
 800064a:	2b00      	cmp	r3, #0
 800064c:	d109      	bne.n	8000662 <HAL_I2C_MasterTxCpltCallback+0x2e>
        dmaStep = 1;
 800064e:	4b0f      	ldr	r3, [pc, #60]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 8000650:	2201      	movs	r2, #1
 8000652:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, addressArray, 1);
 8000654:	2301      	movs	r3, #1
 8000656:	4a0e      	ldr	r2, [pc, #56]	@ (8000690 <HAL_I2C_MasterTxCpltCallback+0x5c>)
 8000658:	21fe      	movs	r1, #254	@ 0xfe
 800065a:	480b      	ldr	r0, [pc, #44]	@ (8000688 <HAL_I2C_MasterTxCpltCallback+0x54>)
 800065c:	f002 fc48 	bl	8002ef0 <HAL_I2C_Master_Transmit_DMA>
 8000660:	e00f      	b.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x4e>
    } else if (dmaStep == 1) {
 8000662:	4b0a      	ldr	r3, [pc, #40]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	b2db      	uxtb	r3, r3
 8000668:	2b01      	cmp	r3, #1
 800066a:	d10a      	bne.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x4e>
        dmaStep = 2;
 800066c:	4b07      	ldr	r3, [pc, #28]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 800066e:	2202      	movs	r2, #2
 8000670:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Master_Receive_DMA(&hi2c3, 0x7F << 1, receiveArray, 5);
 8000672:	2305      	movs	r3, #5
 8000674:	4a07      	ldr	r2, [pc, #28]	@ (8000694 <HAL_I2C_MasterTxCpltCallback+0x60>)
 8000676:	21fe      	movs	r1, #254	@ 0xfe
 8000678:	4803      	ldr	r0, [pc, #12]	@ (8000688 <HAL_I2C_MasterTxCpltCallback+0x54>)
 800067a:	f002 fd4d 	bl	8003118 <HAL_I2C_Master_Receive_DMA>
 800067e:	e000      	b.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x4e>
    if (hi2c != &hi2c3) return;
 8000680:	bf00      	nop
    }
}
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	200001e4 	.word	0x200001e4
 800068c:	20000095 	.word	0x20000095
 8000690:	20000004 	.word	0x20000004
 8000694:	20000098 	.word	0x20000098

08000698 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000698:	b5b0      	push	{r4, r5, r7, lr}
 800069a:	b08e      	sub	sp, #56	@ 0x38
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4ab3      	ldr	r2, [pc, #716]	@ (8000970 <HAL_I2C_MasterRxCpltCallback+0x2d8>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	f040 815f 	bne.w	8000968 <HAL_I2C_MasterRxCpltCallback+0x2d0>

    uint32_t rawPressureData = (receiveArray[0] << 16) | (receiveArray[1] << 8) | receiveArray[2];
 80006aa:	4bb2      	ldr	r3, [pc, #712]	@ (8000974 <HAL_I2C_MasterRxCpltCallback+0x2dc>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	041a      	lsls	r2, r3, #16
 80006b0:	4bb0      	ldr	r3, [pc, #704]	@ (8000974 <HAL_I2C_MasterRxCpltCallback+0x2dc>)
 80006b2:	785b      	ldrb	r3, [r3, #1]
 80006b4:	021b      	lsls	r3, r3, #8
 80006b6:	4313      	orrs	r3, r2
 80006b8:	4aae      	ldr	r2, [pc, #696]	@ (8000974 <HAL_I2C_MasterRxCpltCallback+0x2dc>)
 80006ba:	7892      	ldrb	r2, [r2, #2]
 80006bc:	4313      	orrs	r3, r2
 80006be:	627b      	str	r3, [r7, #36]	@ 0x24
    float fpressureData = rawPressureData;
 80006c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006c2:	ee07 3a90 	vmov	s15, r3
 80006c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006ca:	edc7 7a08 	vstr	s15, [r7, #32]
    float fpressureData2, pressureSum = 0;
 80006ce:	f04f 0300 	mov.w	r3, #0
 80006d2:	633b      	str	r3, [r7, #48]	@ 0x30
    float temperatureSum = 0;
 80006d4:	f04f 0300 	mov.w	r3, #0
 80006d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (fpressureData >= 8388608) {
 80006da:	edd7 7a08 	vldr	s15, [r7, #32]
 80006de:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8000978 <HAL_I2C_MasterRxCpltCallback+0x2e0>
 80006e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ea:	db1a      	blt.n	8000722 <HAL_I2C_MasterRxCpltCallback+0x8a>
        fpressureData2 = (fpressureData - 16777216.0f) * Fullscale_P * calibration[currentSensor] / 8388608.0f;
 80006ec:	edd7 7a08 	vldr	s15, [r7, #32]
 80006f0:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 800097c <HAL_I2C_MasterRxCpltCallback+0x2e4>
 80006f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80006f8:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8000980 <HAL_I2C_MasterRxCpltCallback+0x2e8>
 80006fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000700:	4ba0      	ldr	r3, [pc, #640]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	b2db      	uxtb	r3, r3
 8000706:	4aa0      	ldr	r2, [pc, #640]	@ (8000988 <HAL_I2C_MasterRxCpltCallback+0x2f0>)
 8000708:	009b      	lsls	r3, r3, #2
 800070a:	4413      	add	r3, r2
 800070c:	edd3 7a00 	vldr	s15, [r3]
 8000710:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000714:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8000978 <HAL_I2C_MasterRxCpltCallback+0x2e0>
 8000718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800071c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8000720:	e015      	b.n	800074e <HAL_I2C_MasterRxCpltCallback+0xb6>
    } else {
        fpressureData2 = fpressureData / 8388608.0f * Fullscale_P * calibration[currentSensor];
 8000722:	ed97 7a08 	vldr	s14, [r7, #32]
 8000726:	eddf 6a94 	vldr	s13, [pc, #592]	@ 8000978 <HAL_I2C_MasterRxCpltCallback+0x2e0>
 800072a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800072e:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8000980 <HAL_I2C_MasterRxCpltCallback+0x2e8>
 8000732:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000736:	4b93      	ldr	r3, [pc, #588]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	4a92      	ldr	r2, [pc, #584]	@ (8000988 <HAL_I2C_MasterRxCpltCallback+0x2f0>)
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	4413      	add	r3, r2
 8000742:	edd3 7a00 	vldr	s15, [r3]
 8000746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800074a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    }

    float truePressureData = fpressureData2;
 800074e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000750:	61fb      	str	r3, [r7, #28]

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000752:	2300      	movs	r3, #0
 8000754:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000758:	e04a      	b.n	80007f0 <HAL_I2C_MasterRxCpltCallback+0x158>
        if (j == RUNAVGAM - 1) {
 800075a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800075e:	2b04      	cmp	r3, #4
 8000760:	d10f      	bne.n	8000782 <HAL_I2C_MasterRxCpltCallback+0xea>
            runningAveragePressure[currentSensor][j] = truePressureData;
 8000762:	4b88      	ldr	r3, [pc, #544]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	b2db      	uxtb	r3, r3
 8000768:	4618      	mov	r0, r3
 800076a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800076e:	4987      	ldr	r1, [pc, #540]	@ (800098c <HAL_I2C_MasterRxCpltCallback+0x2f4>)
 8000770:	4603      	mov	r3, r0
 8000772:	009b      	lsls	r3, r3, #2
 8000774:	4403      	add	r3, r0
 8000776:	4413      	add	r3, r2
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	440b      	add	r3, r1
 800077c:	69fa      	ldr	r2, [r7, #28]
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	e01c      	b.n	80007bc <HAL_I2C_MasterRxCpltCallback+0x124>
        } else {
            runningAveragePressure[currentSensor][j] = runningAveragePressure[currentSensor][j + 1];
 8000782:	4b80      	ldr	r3, [pc, #512]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	461d      	mov	r5, r3
 800078a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800078e:	1c5a      	adds	r2, r3, #1
 8000790:	4b7c      	ldr	r3, [pc, #496]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	b2db      	uxtb	r3, r3
 8000796:	461c      	mov	r4, r3
 8000798:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 800079c:	487b      	ldr	r0, [pc, #492]	@ (800098c <HAL_I2C_MasterRxCpltCallback+0x2f4>)
 800079e:	462b      	mov	r3, r5
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	442b      	add	r3, r5
 80007a4:	4413      	add	r3, r2
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	4403      	add	r3, r0
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	4877      	ldr	r0, [pc, #476]	@ (800098c <HAL_I2C_MasterRxCpltCallback+0x2f4>)
 80007ae:	4623      	mov	r3, r4
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	4423      	add	r3, r4
 80007b4:	440b      	add	r3, r1
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	4403      	add	r3, r0
 80007ba:	601a      	str	r2, [r3, #0]
        }
        pressureSum += runningAveragePressure[currentSensor][j];
 80007bc:	4b71      	ldr	r3, [pc, #452]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	4618      	mov	r0, r3
 80007c4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80007c8:	4970      	ldr	r1, [pc, #448]	@ (800098c <HAL_I2C_MasterRxCpltCallback+0x2f4>)
 80007ca:	4603      	mov	r3, r0
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4403      	add	r3, r0
 80007d0:	4413      	add	r3, r2
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	440b      	add	r3, r1
 80007d6:	edd3 7a00 	vldr	s15, [r3]
 80007da:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80007de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007e2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 80007e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80007ea:	3301      	adds	r3, #1
 80007ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80007f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80007f4:	2b04      	cmp	r3, #4
 80007f6:	d9b0      	bls.n	800075a <HAL_I2C_MasterRxCpltCallback+0xc2>
    }

    float pressureAverage = pressureSum / RUNAVGAM;
 80007f8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80007fc:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8000800:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000804:	edc7 7a06 	vstr	s15, [r7, #24]

    uint16_t rawTemperatureData = (receiveArray[3] << 8) | receiveArray[4];
 8000808:	4b5a      	ldr	r3, [pc, #360]	@ (8000974 <HAL_I2C_MasterRxCpltCallback+0x2dc>)
 800080a:	78db      	ldrb	r3, [r3, #3]
 800080c:	b21b      	sxth	r3, r3
 800080e:	021b      	lsls	r3, r3, #8
 8000810:	b21a      	sxth	r2, r3
 8000812:	4b58      	ldr	r3, [pc, #352]	@ (8000974 <HAL_I2C_MasterRxCpltCallback+0x2dc>)
 8000814:	791b      	ldrb	r3, [r3, #4]
 8000816:	b21b      	sxth	r3, r3
 8000818:	4313      	orrs	r3, r2
 800081a:	b21b      	sxth	r3, r3
 800081c:	82fb      	strh	r3, [r7, #22]
    float ftemperatureData = rawTemperatureData;
 800081e:	8afb      	ldrh	r3, [r7, #22]
 8000820:	ee07 3a90 	vmov	s15, r3
 8000824:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000828:	edc7 7a04 	vstr	s15, [r7, #16]
    float trueTemperature = ftemperatureData / 256.0f * tempcal[currentSensor];
 800082c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000830:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8000990 <HAL_I2C_MasterRxCpltCallback+0x2f8>
 8000834:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000838:	4b52      	ldr	r3, [pc, #328]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	4a55      	ldr	r2, [pc, #340]	@ (8000994 <HAL_I2C_MasterRxCpltCallback+0x2fc>)
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	4413      	add	r3, r2
 8000844:	edd3 7a00 	vldr	s15, [r3]
 8000848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800084c:	edc7 7a03 	vstr	s15, [r7, #12]

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000850:	2300      	movs	r3, #0
 8000852:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8000856:	e04a      	b.n	80008ee <HAL_I2C_MasterRxCpltCallback+0x256>
        if (j == RUNAVGAM - 1) {
 8000858:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800085c:	2b04      	cmp	r3, #4
 800085e:	d10f      	bne.n	8000880 <HAL_I2C_MasterRxCpltCallback+0x1e8>
            runningAverageTemperature[currentSensor][j] = trueTemperature;
 8000860:	4b48      	ldr	r3, [pc, #288]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	b2db      	uxtb	r3, r3
 8000866:	4618      	mov	r0, r3
 8000868:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 800086c:	494a      	ldr	r1, [pc, #296]	@ (8000998 <HAL_I2C_MasterRxCpltCallback+0x300>)
 800086e:	4603      	mov	r3, r0
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	4403      	add	r3, r0
 8000874:	4413      	add	r3, r2
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	440b      	add	r3, r1
 800087a:	68fa      	ldr	r2, [r7, #12]
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	e01c      	b.n	80008ba <HAL_I2C_MasterRxCpltCallback+0x222>
        } else {
            runningAverageTemperature[currentSensor][j] = runningAverageTemperature[currentSensor][j + 1];
 8000880:	4b40      	ldr	r3, [pc, #256]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	b2db      	uxtb	r3, r3
 8000886:	461d      	mov	r5, r3
 8000888:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800088c:	1c5a      	adds	r2, r3, #1
 800088e:	4b3d      	ldr	r3, [pc, #244]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	b2db      	uxtb	r3, r3
 8000894:	461c      	mov	r4, r3
 8000896:	f897 102a 	ldrb.w	r1, [r7, #42]	@ 0x2a
 800089a:	483f      	ldr	r0, [pc, #252]	@ (8000998 <HAL_I2C_MasterRxCpltCallback+0x300>)
 800089c:	462b      	mov	r3, r5
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	442b      	add	r3, r5
 80008a2:	4413      	add	r3, r2
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	4403      	add	r3, r0
 80008a8:	681a      	ldr	r2, [r3, #0]
 80008aa:	483b      	ldr	r0, [pc, #236]	@ (8000998 <HAL_I2C_MasterRxCpltCallback+0x300>)
 80008ac:	4623      	mov	r3, r4
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	4423      	add	r3, r4
 80008b2:	440b      	add	r3, r1
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	4403      	add	r3, r0
 80008b8:	601a      	str	r2, [r3, #0]
        }
        temperatureSum += runningAverageTemperature[currentSensor][j];
 80008ba:	4b32      	ldr	r3, [pc, #200]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	4618      	mov	r0, r3
 80008c2:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80008c6:	4934      	ldr	r1, [pc, #208]	@ (8000998 <HAL_I2C_MasterRxCpltCallback+0x300>)
 80008c8:	4603      	mov	r3, r0
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	4403      	add	r3, r0
 80008ce:	4413      	add	r3, r2
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	440b      	add	r3, r1
 80008d4:	edd3 7a00 	vldr	s15, [r3]
 80008d8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80008dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008e0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 80008e4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80008e8:	3301      	adds	r3, #1
 80008ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80008ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80008f2:	2b04      	cmp	r3, #4
 80008f4:	d9b0      	bls.n	8000858 <HAL_I2C_MasterRxCpltCallback+0x1c0>
    }

    float temperatureAverage = temperatureSum / RUNAVGAM;
 80008f6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80008fa:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80008fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000902:	edc7 7a02 	vstr	s15, [r7, #8]

    pressureArray[currentSensor] = pressureAverage;
 8000906:	4b1f      	ldr	r3, [pc, #124]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	b2db      	uxtb	r3, r3
 800090c:	4a23      	ldr	r2, [pc, #140]	@ (800099c <HAL_I2C_MasterRxCpltCallback+0x304>)
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	4413      	add	r3, r2
 8000912:	69ba      	ldr	r2, [r7, #24]
 8000914:	601a      	str	r2, [r3, #0]
    temperatureArray[currentSensor] = temperatureAverage;
 8000916:	4b1b      	ldr	r3, [pc, #108]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	b2db      	uxtb	r3, r3
 800091c:	4a20      	ldr	r2, [pc, #128]	@ (80009a0 <HAL_I2C_MasterRxCpltCallback+0x308>)
 800091e:	009b      	lsls	r3, r3, #2
 8000920:	4413      	add	r3, r2
 8000922:	68ba      	ldr	r2, [r7, #8]
 8000924:	601a      	str	r2, [r3, #0]

    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 8000926:	4b17      	ldr	r3, [pc, #92]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	b2db      	uxtb	r3, r3
 800092c:	1c5a      	adds	r2, r3, #1
 800092e:	4b1d      	ldr	r3, [pc, #116]	@ (80009a4 <HAL_I2C_MasterRxCpltCallback+0x30c>)
 8000930:	fb83 3102 	smull	r3, r1, r3, r2
 8000934:	17d3      	asrs	r3, r2, #31
 8000936:	1ac9      	subs	r1, r1, r3
 8000938:	460b      	mov	r3, r1
 800093a:	005b      	lsls	r3, r3, #1
 800093c:	440b      	add	r3, r1
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	1ad1      	subs	r1, r2, r3
 8000942:	b2ca      	uxtb	r2, r1
 8000944:	4b0f      	ldr	r3, [pc, #60]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000946:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000948:	4b17      	ldr	r3, [pc, #92]	@ (80009a8 <HAL_I2C_MasterRxCpltCallback+0x310>)
 800094a:	2200      	movs	r2, #0
 800094c:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800094e:	4b0d      	ldr	r3, [pc, #52]	@ (8000984 <HAL_I2C_MasterRxCpltCallback+0x2ec>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff fdf5 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 800095a:	2302      	movs	r3, #2
 800095c:	4a13      	ldr	r2, [pc, #76]	@ (80009ac <HAL_I2C_MasterRxCpltCallback+0x314>)
 800095e:	21fe      	movs	r1, #254	@ 0xfe
 8000960:	4803      	ldr	r0, [pc, #12]	@ (8000970 <HAL_I2C_MasterRxCpltCallback+0x2d8>)
 8000962:	f002 fac5 	bl	8002ef0 <HAL_I2C_Master_Transmit_DMA>
 8000966:	e000      	b.n	800096a <HAL_I2C_MasterRxCpltCallback+0x2d2>
    if (hi2c != &hi2c3) return;
 8000968:	bf00      	nop
}
 800096a:	3738      	adds	r7, #56	@ 0x38
 800096c:	46bd      	mov	sp, r7
 800096e:	bdb0      	pop	{r4, r5, r7, pc}
 8000970:	200001e4 	.word	0x200001e4
 8000974:	20000098 	.word	0x20000098
 8000978:	4b000000 	.word	0x4b000000
 800097c:	4b800000 	.word	0x4b800000
 8000980:	457a0000 	.word	0x457a0000
 8000984:	20000094 	.word	0x20000094
 8000988:	20000008 	.word	0x20000008
 800098c:	200000d0 	.word	0x200000d0
 8000990:	43800000 	.word	0x43800000
 8000994:	20000020 	.word	0x20000020
 8000998:	20000148 	.word	0x20000148
 800099c:	200000a0 	.word	0x200000a0
 80009a0:	200000b8 	.word	0x200000b8
 80009a4:	2aaaaaab 	.word	0x2aaaaaab
 80009a8:	20000095 	.word	0x20000095
 80009ac:	20000000 	.word	0x20000000

080009b0 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	4a17      	ldr	r2, [pc, #92]	@ (8000a18 <HAL_I2C_ErrorCallback+0x68>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d126      	bne.n	8000a0e <HAL_I2C_ErrorCallback+0x5e>

    HAL_I2C_DeInit(hi2c);
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f002 fa66 	bl	8002e92 <HAL_I2C_DeInit>
    HAL_I2C_Init(hi2c);
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f002 f9c8 	bl	8002d5c <HAL_I2C_Init>

    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 80009cc:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <HAL_I2C_ErrorCallback+0x6c>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	1c5a      	adds	r2, r3, #1
 80009d4:	4b12      	ldr	r3, [pc, #72]	@ (8000a20 <HAL_I2C_ErrorCallback+0x70>)
 80009d6:	fb83 3102 	smull	r3, r1, r3, r2
 80009da:	17d3      	asrs	r3, r2, #31
 80009dc:	1ac9      	subs	r1, r1, r3
 80009de:	460b      	mov	r3, r1
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	440b      	add	r3, r1
 80009e4:	005b      	lsls	r3, r3, #1
 80009e6:	1ad1      	subs	r1, r2, r3
 80009e8:	b2ca      	uxtb	r2, r1
 80009ea:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <HAL_I2C_ErrorCallback+0x6c>)
 80009ec:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 80009ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <HAL_I2C_ErrorCallback+0x74>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 80009f4:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <HAL_I2C_ErrorCallback+0x6c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff fda2 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 8000a00:	2302      	movs	r3, #2
 8000a02:	4a09      	ldr	r2, [pc, #36]	@ (8000a28 <HAL_I2C_ErrorCallback+0x78>)
 8000a04:	21fe      	movs	r1, #254	@ 0xfe
 8000a06:	4804      	ldr	r0, [pc, #16]	@ (8000a18 <HAL_I2C_ErrorCallback+0x68>)
 8000a08:	f002 fa72 	bl	8002ef0 <HAL_I2C_Master_Transmit_DMA>
 8000a0c:	e000      	b.n	8000a10 <HAL_I2C_ErrorCallback+0x60>
    if (hi2c != &hi2c3) return;
 8000a0e:	bf00      	nop
}
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	200001e4 	.word	0x200001e4
 8000a1c:	20000094 	.word	0x20000094
 8000a20:	2aaaaaab 	.word	0x2aaaaaab
 8000a24:	20000095 	.word	0x20000095
 8000a28:	20000000 	.word	0x20000000

08000a2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b090      	sub	sp, #64	@ 0x40
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a32:	f001 f8ba 	bl	8001baa <HAL_Init>

  /* USER CODE BEGIN Init */
  	uint32_t timeRef1 = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	637b      	str	r3, [r7, #52]	@ 0x34
  	uint32_t timeRef2 = 0;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	633b      	str	r3, [r7, #48]	@ 0x30
  	uint32_t timeRef3 = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  	uint32_t timeRef4 = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	62bb      	str	r3, [r7, #40]	@ 0x28
  	uint32_t timeOpen1 = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	@ 0x24
  	uint32_t timeOpen2 = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	623b      	str	r3, [r7, #32]
  	uint32_t opento1 = 0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	61fb      	str	r3, [r7, #28]
  	uint32_t opento2 = 0;
 8000a52:	2300      	movs	r3, #0
 8000a54:	61bb      	str	r3, [r7, #24]
  	uint8_t debug = 0;
 8000a56:	2300      	movs	r3, #0
 8000a58:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  	uint32_t timepre = 0;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	63bb      	str	r3, [r7, #56]	@ 0x38


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a60:	f000 f8a2 	bl	8000ba8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a64:	f000 f9de 	bl	8000e24 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a68:	f000 f99a 	bl	8000da0 <MX_DMA_Init>
  MX_I2C3_Init();
 8000a6c:	f000 f90c 	bl	8000c88 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8000a70:	f000 f94a 	bl	8000d08 <MX_USART1_UART_Init>
  MX_CRC_Init();
 8000a74:	f000 f8e6 	bl	8000c44 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  muxInit();
 8000a78:	f7ff fd98 	bl	80005ac <muxInit>
  startSensorReadSequence();
 8000a7c:	f7ff fdbc 	bl	80005f8 <startSensorReadSequence>
  nslp_init(&huart1);
 8000a80:	4844      	ldr	r0, [pc, #272]	@ (8000b94 <main+0x168>)
 8000a82:	f000 fab9 	bl	8000ff8 <nslp_init>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8000a86:	2200      	movs	r2, #0
 8000a88:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a8c:	4842      	ldr	r0, [pc, #264]	@ (8000b98 <main+0x16c>)
 8000a8e:	f002 f94d 	bl	8002d2c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8000a92:	2201      	movs	r2, #1
 8000a94:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a98:	483f      	ldr	r0, [pc, #252]	@ (8000b98 <main+0x16c>)
 8000a9a:	f002 f947 	bl	8002d2c <HAL_GPIO_WritePin>
  HAL_Delay(10000);
 8000a9e:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000aa2:	f001 f8f3 	bl	8001c8c <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	483a      	ldr	r0, [pc, #232]	@ (8000b98 <main+0x16c>)
 8000aae:	f002 f93d 	bl	8002d2c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ab8:	4837      	ldr	r0, [pc, #220]	@ (8000b98 <main+0x16c>)
 8000aba:	f002 f937 	bl	8002d2c <HAL_GPIO_WritePin>
  		}
  		break;

  	}
	*/
  valve_set_openness(&bal1, 127);
 8000abe:	217f      	movs	r1, #127	@ 0x7f
 8000ac0:	4836      	ldr	r0, [pc, #216]	@ (8000b9c <main+0x170>)
 8000ac2:	f000 fed1 	bl	8001868 <valve_set_openness>
  valve_update(&bal1);
 8000ac6:	4835      	ldr	r0, [pc, #212]	@ (8000b9c <main+0x170>)
 8000ac8:	f000 fede 	bl	8001888 <valve_update>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  struct Packet Pressure = {
 8000acc:	4a34      	ldr	r2, [pc, #208]	@ (8000ba0 <main+0x174>)
 8000ace:	f107 030c 	add.w	r3, r7, #12
 8000ad2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ad6:	e883 0003 	stmia.w	r3, {r0, r1}
			.type = 'p',
			.size = sizeof(pressureArray),
			.payload = pressureArray
		};

	  struct Packet Temperature = {
 8000ada:	4a32      	ldr	r2, [pc, #200]	@ (8000ba4 <main+0x178>)
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ae2:	e883 0003 	stmia.w	r3, {r0, r1}
			.type = 't',
			.size = sizeof(temperatureArray),
			.payload = temperatureArray
		};

	  send_packet_dma(&Temperature);
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f000 fc03 	bl	80012f4 <send_packet_dma>
	  send_packet_dma(&Pressure);
 8000aee:	f107 030c 	add.w	r3, r7, #12
 8000af2:	4618      	mov	r0, r3
 8000af4:	f000 fbfe 	bl	80012f4 <send_packet_dma>

	  valve_update(&bal1); //Purely while debugging
 8000af8:	4828      	ldr	r0, [pc, #160]	@ (8000b9c <main+0x170>)
 8000afa:	f000 fec5 	bl	8001888 <valve_update>

	  uint32_t time = HAL_GetTick();
 8000afe:	f001 f8b9 	bl	8001c74 <HAL_GetTick>
 8000b02:	6178      	str	r0, [r7, #20]

	  if (time - timepre > 100){
 8000b04:	697a      	ldr	r2, [r7, #20]
 8000b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b08:	1ad3      	subs	r3, r2, r3
 8000b0a:	2b64      	cmp	r3, #100	@ 0x64
 8000b0c:	d9de      	bls.n	8000acc <main+0xa0>
		  if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)){
 8000b0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b12:	4821      	ldr	r0, [pc, #132]	@ (8000b98 <main+0x16c>)
 8000b14:	f002 f8f2 	bl	8002cfc <HAL_GPIO_ReadPin>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d137      	bne.n	8000b8e <main+0x162>
			  switch (debug){
 8000b1e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b22:	2b04      	cmp	r3, #4
 8000b24:	d825      	bhi.n	8000b72 <main+0x146>
 8000b26:	a201      	add	r2, pc, #4	@ (adr r2, 8000b2c <main+0x100>)
 8000b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b2c:	08000b41 	.word	0x08000b41
 8000b30:	08000b4b 	.word	0x08000b4b
 8000b34:	08000b55 	.word	0x08000b55
 8000b38:	08000b5f 	.word	0x08000b5f
 8000b3c:	08000b69 	.word	0x08000b69
			  case 0:
				  valve_set_openness(&bal1, 0);
 8000b40:	2100      	movs	r1, #0
 8000b42:	4816      	ldr	r0, [pc, #88]	@ (8000b9c <main+0x170>)
 8000b44:	f000 fe90 	bl	8001868 <valve_set_openness>
				  break;
 8000b48:	e014      	b.n	8000b74 <main+0x148>
			  case 1:
				  valve_set_openness(&bal1, 255);
 8000b4a:	21ff      	movs	r1, #255	@ 0xff
 8000b4c:	4813      	ldr	r0, [pc, #76]	@ (8000b9c <main+0x170>)
 8000b4e:	f000 fe8b 	bl	8001868 <valve_set_openness>
				  break;
 8000b52:	e00f      	b.n	8000b74 <main+0x148>
			  case 2:
				  valve_set_openness(&bal1, 127);
 8000b54:	217f      	movs	r1, #127	@ 0x7f
 8000b56:	4811      	ldr	r0, [pc, #68]	@ (8000b9c <main+0x170>)
 8000b58:	f000 fe86 	bl	8001868 <valve_set_openness>
				  break;
 8000b5c:	e00a      	b.n	8000b74 <main+0x148>
			  case 3:
				  valve_set_openness(&bal1, 100);
 8000b5e:	2164      	movs	r1, #100	@ 0x64
 8000b60:	480e      	ldr	r0, [pc, #56]	@ (8000b9c <main+0x170>)
 8000b62:	f000 fe81 	bl	8001868 <valve_set_openness>
				  break;
 8000b66:	e005      	b.n	8000b74 <main+0x148>
			  case 4:
				  valve_set_openness(&bal1, 200);
 8000b68:	21c8      	movs	r1, #200	@ 0xc8
 8000b6a:	480c      	ldr	r0, [pc, #48]	@ (8000b9c <main+0x170>)
 8000b6c:	f000 fe7c 	bl	8001868 <valve_set_openness>
				  break;
 8000b70:	e000      	b.n	8000b74 <main+0x148>
			  default:
				  break;
 8000b72:	bf00      	nop

			  }
			  if (debug > 5 ){debug = 0;}
 8000b74:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b78:	2b05      	cmp	r3, #5
 8000b7a:	d903      	bls.n	8000b84 <main+0x158>
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000b82:	e004      	b.n	8000b8e <main+0x162>
			  else debug++;
 8000b84:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b88:	3301      	adds	r3, #1
 8000b8a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		  }
		  timepre = time;
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	63bb      	str	r3, [r7, #56]	@ 0x38
  {
 8000b92:	e79b      	b.n	8000acc <main+0xa0>
 8000b94:	200002f8 	.word	0x200002f8
 8000b98:	48000800 	.word	0x48000800
 8000b9c:	20000038 	.word	0x20000038
 8000ba0:	080070b8 	.word	0x080070b8
 8000ba4:	080070c0 	.word	0x080070c0

08000ba8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b094      	sub	sp, #80	@ 0x50
 8000bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bae:	f107 0318 	add.w	r3, r7, #24
 8000bb2:	2238      	movs	r2, #56	@ 0x38
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f006 fa38 	bl	800702c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
 8000bc8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bca:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bce:	f004 f8ef 	bl	8004db0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bd6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bda:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bdc:	2340      	movs	r3, #64	@ 0x40
 8000bde:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be0:	2302      	movs	r3, #2
 8000be2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000be4:	2302      	movs	r3, #2
 8000be6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000be8:	2301      	movs	r3, #1
 8000bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000bec:	2308      	movs	r3, #8
 8000bee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bfc:	f107 0318 	add.w	r3, r7, #24
 8000c00:	4618      	mov	r0, r3
 8000c02:	f004 f989 	bl	8004f18 <HAL_RCC_OscConfig>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000c0c:	f000 f9aa 	bl	8000f64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c10:	230f      	movs	r3, #15
 8000c12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c14:	2303      	movs	r3, #3
 8000c16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c1c:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000c20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	2102      	movs	r1, #2
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f004 fc86 	bl	800553c <HAL_RCC_ClockConfig>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000c36:	f000 f995 	bl	8000f64 <Error_Handler>
  }
}
 8000c3a:	bf00      	nop
 8000c3c:	3750      	adds	r7, #80	@ 0x50
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
	...

08000c44 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000c48:	4b0d      	ldr	r3, [pc, #52]	@ (8000c80 <MX_CRC_Init+0x3c>)
 8000c4a:	4a0e      	ldr	r2, [pc, #56]	@ (8000c84 <MX_CRC_Init+0x40>)
 8000c4c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c80 <MX_CRC_Init+0x3c>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000c54:	4b0a      	ldr	r3, [pc, #40]	@ (8000c80 <MX_CRC_Init+0x3c>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000c5a:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <MX_CRC_Init+0x3c>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000c60:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <MX_CRC_Init+0x3c>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000c66:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <MX_CRC_Init+0x3c>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000c6c:	4804      	ldr	r0, [pc, #16]	@ (8000c80 <MX_CRC_Init+0x3c>)
 8000c6e:	f001 f971 	bl	8001f54 <HAL_CRC_Init>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000c78:	f000 f974 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000c7c:	bf00      	nop
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	200001c0 	.word	0x200001c0
 8000c84:	40023000 	.word	0x40023000

08000c88 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000c8e:	4a1c      	ldr	r2, [pc, #112]	@ (8000d00 <MX_I2C3_Init+0x78>)
 8000c90:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 8000c92:	4b1a      	ldr	r3, [pc, #104]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000c94:	4a1b      	ldr	r2, [pc, #108]	@ (8000d04 <MX_I2C3_Init+0x7c>)
 8000c96:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000c98:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c9e:	4b17      	ldr	r3, [pc, #92]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ca4:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000caa:	4b14      	ldr	r3, [pc, #80]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cb0:	4b12      	ldr	r3, [pc, #72]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cb6:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000cc2:	480e      	ldr	r0, [pc, #56]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000cc4:	f002 f84a 	bl	8002d5c <HAL_I2C_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000cce:	f000 f949 	bl	8000f64 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	4809      	ldr	r0, [pc, #36]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000cd6:	f003 ffd3 	bl	8004c80 <HAL_I2CEx_ConfigAnalogFilter>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000ce0:	f000 f940 	bl	8000f64 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <MX_I2C3_Init+0x74>)
 8000ce8:	f004 f815 	bl	8004d16 <HAL_I2CEx_ConfigDigitalFilter>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000cf2:	f000 f937 	bl	8000f64 <Error_Handler>
  /* USER CODE BEGIN I2C3_Init 2 */
  //__HAL_RCC_I2C3_CONFIG(RCC_I2C3CLKSOURCE_HSI);
  //__HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE END I2C3_Init 2 */

}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	200001e4 	.word	0x200001e4
 8000d00:	40007800 	.word	0x40007800
 8000d04:	00503d58 	.word	0x00503d58

08000d08 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d0c:	4b22      	ldr	r3, [pc, #136]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d0e:	4a23      	ldr	r2, [pc, #140]	@ (8000d9c <MX_USART1_UART_Init+0x94>)
 8000d10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d12:	4b21      	ldr	r3, [pc, #132]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d14:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d20:	4b1d      	ldr	r3, [pc, #116]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d26:	4b1c      	ldr	r3, [pc, #112]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d2e:	220c      	movs	r2, #12
 8000d30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d32:	4b19      	ldr	r3, [pc, #100]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d38:	4b17      	ldr	r3, [pc, #92]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d3e:	4b16      	ldr	r3, [pc, #88]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d44:	4b14      	ldr	r3, [pc, #80]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d4a:	4b13      	ldr	r3, [pc, #76]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d50:	4811      	ldr	r0, [pc, #68]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d52:	f004 ffff 	bl	8005d54 <HAL_UART_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000d5c:	f000 f902 	bl	8000f64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d60:	2100      	movs	r1, #0
 8000d62:	480d      	ldr	r0, [pc, #52]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d64:	f006 f898 	bl	8006e98 <HAL_UARTEx_SetTxFifoThreshold>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000d6e:	f000 f8f9 	bl	8000f64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d72:	2100      	movs	r1, #0
 8000d74:	4808      	ldr	r0, [pc, #32]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d76:	f006 f8cd 	bl	8006f14 <HAL_UARTEx_SetRxFifoThreshold>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000d80:	f000 f8f0 	bl	8000f64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000d84:	4804      	ldr	r0, [pc, #16]	@ (8000d98 <MX_USART1_UART_Init+0x90>)
 8000d86:	f006 f84e 	bl	8006e26 <HAL_UARTEx_DisableFifoMode>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000d90:	f000 f8e8 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d94:	bf00      	nop
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	200002f8 	.word	0x200002f8
 8000d9c:	40013800 	.word	0x40013800

08000da0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000da6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e20 <MX_DMA_Init+0x80>)
 8000da8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000daa:	4a1d      	ldr	r2, [pc, #116]	@ (8000e20 <MX_DMA_Init+0x80>)
 8000dac:	f043 0304 	orr.w	r3, r3, #4
 8000db0:	6493      	str	r3, [r2, #72]	@ 0x48
 8000db2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e20 <MX_DMA_Init+0x80>)
 8000db4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dbe:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <MX_DMA_Init+0x80>)
 8000dc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dc2:	4a17      	ldr	r2, [pc, #92]	@ (8000e20 <MX_DMA_Init+0x80>)
 8000dc4:	f043 0301 	orr.w	r3, r3, #1
 8000dc8:	6493      	str	r3, [r2, #72]	@ 0x48
 8000dca:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <MX_DMA_Init+0x80>)
 8000dcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2100      	movs	r1, #0
 8000dda:	200b      	movs	r0, #11
 8000ddc:	f001 f877 	bl	8001ece <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000de0:	200b      	movs	r0, #11
 8000de2:	f001 f88e 	bl	8001f02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2100      	movs	r1, #0
 8000dea:	200c      	movs	r0, #12
 8000dec:	f001 f86f 	bl	8001ece <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000df0:	200c      	movs	r0, #12
 8000df2:	f001 f886 	bl	8001f02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2100      	movs	r1, #0
 8000dfa:	200d      	movs	r0, #13
 8000dfc:	f001 f867 	bl	8001ece <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000e00:	200d      	movs	r0, #13
 8000e02:	f001 f87e 	bl	8001f02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2100      	movs	r1, #0
 8000e0a:	200e      	movs	r0, #14
 8000e0c:	f001 f85f 	bl	8001ece <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000e10:	200e      	movs	r0, #14
 8000e12:	f001 f876 	bl	8001f02 <HAL_NVIC_EnableIRQ>

}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40021000 	.word	0x40021000

08000e24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08a      	sub	sp, #40	@ 0x28
 8000e28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2a:	f107 0314 	add.w	r3, r7, #20
 8000e2e:	2200      	movs	r2, #0
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	605a      	str	r2, [r3, #4]
 8000e34:	609a      	str	r2, [r3, #8]
 8000e36:	60da      	str	r2, [r3, #12]
 8000e38:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3a:	4b47      	ldr	r3, [pc, #284]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3e:	4a46      	ldr	r2, [pc, #280]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e40:	f043 0304 	orr.w	r3, r3, #4
 8000e44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e46:	4b44      	ldr	r3, [pc, #272]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4a:	f003 0304 	and.w	r3, r3, #4
 8000e4e:	613b      	str	r3, [r7, #16]
 8000e50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e52:	4b41      	ldr	r3, [pc, #260]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e56:	4a40      	ldr	r2, [pc, #256]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e58:	f043 0320 	orr.w	r3, r3, #32
 8000e5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e5e:	4b3e      	ldr	r3, [pc, #248]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e62:	f003 0320 	and.w	r3, r3, #32
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6a:	4b3b      	ldr	r3, [pc, #236]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6e:	4a3a      	ldr	r2, [pc, #232]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e70:	f043 0302 	orr.w	r3, r3, #2
 8000e74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e76:	4b38      	ldr	r3, [pc, #224]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	60bb      	str	r3, [r7, #8]
 8000e80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e82:	4b35      	ldr	r3, [pc, #212]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e86:	4a34      	ldr	r2, [pc, #208]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e8e:	4b32      	ldr	r3, [pc, #200]	@ (8000f58 <MX_GPIO_Init+0x134>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f44f 41c1 	mov.w	r1, #24704	@ 0x6080
 8000ea0:	482e      	ldr	r0, [pc, #184]	@ (8000f5c <MX_GPIO_Init+0x138>)
 8000ea2:	f001 ff43 	bl	8002d2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eac:	482c      	ldr	r0, [pc, #176]	@ (8000f60 <MX_GPIO_Init+0x13c>)
 8000eae:	f001 ff3d 	bl	8002d2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f44f 4107 	mov.w	r1, #34560	@ 0x8700
 8000eb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ebc:	f001 ff36 	bl	8002d2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7;
 8000ec0:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 8000ec4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ed2:	f107 0314 	add.w	r3, r7, #20
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4820      	ldr	r0, [pc, #128]	@ (8000f5c <MX_GPIO_Init+0x138>)
 8000eda:	f001 fcab 	bl	8002834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 8000ede:	f248 0303 	movw	r3, #32771	@ 0x8003
 8000ee2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eec:	f107 0314 	add.w	r3, r7, #20
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	481a      	ldr	r0, [pc, #104]	@ (8000f5c <MX_GPIO_Init+0x138>)
 8000ef4:	f001 fc9e 	bl	8002834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ef8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4814      	ldr	r0, [pc, #80]	@ (8000f60 <MX_GPIO_Init+0x13c>)
 8000f0e:	f001 fc91 	bl	8002834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	2300      	movs	r3, #0
 8000f22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	4619      	mov	r1, r3
 8000f2a:	480d      	ldr	r0, [pc, #52]	@ (8000f60 <MX_GPIO_Init+0x13c>)
 8000f2c:	f001 fc82 	bl	8002834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 8000f30:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 8000f34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f36:	2301      	movs	r3, #1
 8000f38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f42:	f107 0314 	add.w	r3, r7, #20
 8000f46:	4619      	mov	r1, r3
 8000f48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f4c:	f001 fc72 	bl	8002834 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f50:	bf00      	nop
 8000f52:	3728      	adds	r7, #40	@ 0x28
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	48000800 	.word	0x48000800
 8000f60:	48000400 	.word	0x48000400

08000f64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f68:	b672      	cpsid	i
}
 8000f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <Error_Handler+0x8>

08000f70 <calculate_crc>:
#include <string.h>

static UART_HandleTypeDef *nslp_uart;

// === CRC ===
static uint8_t calculate_crc(uint8_t *data, uint16_t length) {
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	807b      	strh	r3, [r7, #2]
	uint8_t crc = 0x00;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < length; ++i) {
 8000f80:	2300      	movs	r3, #0
 8000f82:	81bb      	strh	r3, [r7, #12]
 8000f84:	e023      	b.n	8000fce <calculate_crc+0x5e>
		crc ^= data[i];
 8000f86:	89bb      	ldrh	r3, [r7, #12]
 8000f88:	687a      	ldr	r2, [r7, #4]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	781a      	ldrb	r2, [r3, #0]
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	4053      	eors	r3, r2
 8000f92:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; ++j)
 8000f94:	2300      	movs	r3, #0
 8000f96:	72fb      	strb	r3, [r7, #11]
 8000f98:	e013      	b.n	8000fc2 <calculate_crc+0x52>
			crc = (crc & 0x80) ? (crc << 1) ^ 0x07 : (crc << 1);
 8000f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	da08      	bge.n	8000fb4 <calculate_crc+0x44>
 8000fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	b25b      	sxtb	r3, r3
 8000faa:	f083 0307 	eor.w	r3, r3, #7
 8000fae:	b25b      	sxtb	r3, r3
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	e002      	b.n	8000fba <calculate_crc+0x4a>
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; ++j)
 8000fbc:	7afb      	ldrb	r3, [r7, #11]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	72fb      	strb	r3, [r7, #11]
 8000fc2:	7afb      	ldrb	r3, [r7, #11]
 8000fc4:	2b07      	cmp	r3, #7
 8000fc6:	d9e8      	bls.n	8000f9a <calculate_crc+0x2a>
	for (uint16_t i = 0; i < length; ++i) {
 8000fc8:	89bb      	ldrh	r3, [r7, #12]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	81bb      	strh	r3, [r7, #12]
 8000fce:	89ba      	ldrh	r2, [r7, #12]
 8000fd0:	887b      	ldrh	r3, [r7, #2]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d3d7      	bcc.n	8000f86 <calculate_crc+0x16>
	}
	return crc;
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <handle_received_packet>:
static uint8_t txHead = 0, txTail = 0;
static uint8_t txInProgress = 0;
static uint8_t txBuffer[1 + 2 + MAX_PAYLOAD_SIZE + 1]; // FRAME + HEADER + PAYLOAD + CRC

// Callback pointer
__weak void handle_received_packet(struct Packet *p) {
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]

}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr

08000ff8 <nslp_init>:

void nslp_init(UART_HandleTypeDef *huart) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	nslp_uart = huart;
 8001000:	4a0d      	ldr	r2, [pc, #52]	@ (8001038 <nslp_init+0x40>)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6013      	str	r3, [r2, #0]
	txHead = txTail = txInProgress = 0;
 8001006:	4b0d      	ldr	r3, [pc, #52]	@ (800103c <nslp_init+0x44>)
 8001008:	2200      	movs	r2, #0
 800100a:	701a      	strb	r2, [r3, #0]
 800100c:	4b0b      	ldr	r3, [pc, #44]	@ (800103c <nslp_init+0x44>)
 800100e:	781a      	ldrb	r2, [r3, #0]
 8001010:	4b0b      	ldr	r3, [pc, #44]	@ (8001040 <nslp_init+0x48>)
 8001012:	701a      	strb	r2, [r3, #0]
 8001014:	4b0a      	ldr	r3, [pc, #40]	@ (8001040 <nslp_init+0x48>)
 8001016:	781a      	ldrb	r2, [r3, #0]
 8001018:	4b0a      	ldr	r3, [pc, #40]	@ (8001044 <nslp_init+0x4c>)
 800101a:	701a      	strb	r2, [r3, #0]
	rx_state = RX_WAIT_START;
 800101c:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <nslp_init+0x50>)
 800101e:	2200      	movs	r2, #0
 8001020:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_DMA(nslp_uart, &rxFrameStart, 1);
 8001022:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <nslp_init+0x40>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2201      	movs	r2, #1
 8001028:	4908      	ldr	r1, [pc, #32]	@ (800104c <nslp_init+0x54>)
 800102a:	4618      	mov	r0, r3
 800102c:	f004 ff62 	bl	8005ef4 <HAL_UART_Receive_DMA>
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	2000044c 	.word	0x2000044c
 800103c:	20000a6e 	.word	0x20000a6e
 8001040:	20000a6d 	.word	0x20000a6d
 8001044:	20000a6c 	.word	0x20000a6c
 8001048:	20000559 	.word	0x20000559
 800104c:	20000450 	.word	0x20000450

08001050 <HAL_UART_RxCpltCallback>:

// RX Callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b0c4      	sub	sp, #272	@ 0x110
 8001054:	af00      	add	r7, sp, #0
 8001056:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800105a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800105e:	6018      	str	r0, [r3, #0]
	if (huart != nslp_uart) return;
 8001060:	4b61      	ldr	r3, [pc, #388]	@ (80011e8 <HAL_UART_RxCpltCallback+0x198>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001068:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800106c:	6812      	ldr	r2, [r2, #0]
 800106e:	429a      	cmp	r2, r3
 8001070:	f040 80b4 	bne.w	80011dc <HAL_UART_RxCpltCallback+0x18c>

	switch (rx_state) {
 8001074:	4b5d      	ldr	r3, [pc, #372]	@ (80011ec <HAL_UART_RxCpltCallback+0x19c>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2b03      	cmp	r3, #3
 800107a:	f200 80b0 	bhi.w	80011de <HAL_UART_RxCpltCallback+0x18e>
 800107e:	a201      	add	r2, pc, #4	@ (adr r2, 8001084 <HAL_UART_RxCpltCallback+0x34>)
 8001080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001084:	08001095 	.word	0x08001095
 8001088:	080010c3 	.word	0x080010c3
 800108c:	0800112d 	.word	0x0800112d
 8001090:	08001143 	.word	0x08001143
		case RX_WAIT_START:
			if (rxFrameStart == FRAME_START) {
 8001094:	4b56      	ldr	r3, [pc, #344]	@ (80011f0 <HAL_UART_RxCpltCallback+0x1a0>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b7e      	cmp	r3, #126	@ 0x7e
 800109a:	d10a      	bne.n	80010b2 <HAL_UART_RxCpltCallback+0x62>
				rx_state = RX_WAIT_HEADER;
 800109c:	4b53      	ldr	r3, [pc, #332]	@ (80011ec <HAL_UART_RxCpltCallback+0x19c>)
 800109e:	2201      	movs	r2, #1
 80010a0:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_DMA(nslp_uart, rxHeader, 2);
 80010a2:	4b51      	ldr	r3, [pc, #324]	@ (80011e8 <HAL_UART_RxCpltCallback+0x198>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2202      	movs	r2, #2
 80010a8:	4952      	ldr	r1, [pc, #328]	@ (80011f4 <HAL_UART_RxCpltCallback+0x1a4>)
 80010aa:	4618      	mov	r0, r3
 80010ac:	f004 ff22 	bl	8005ef4 <HAL_UART_Receive_DMA>
			} else {
				HAL_UART_Receive_DMA(nslp_uart, &rxFrameStart, 1);
			}
			break;
 80010b0:	e095      	b.n	80011de <HAL_UART_RxCpltCallback+0x18e>
				HAL_UART_Receive_DMA(nslp_uart, &rxFrameStart, 1);
 80010b2:	4b4d      	ldr	r3, [pc, #308]	@ (80011e8 <HAL_UART_RxCpltCallback+0x198>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2201      	movs	r2, #1
 80010b8:	494d      	ldr	r1, [pc, #308]	@ (80011f0 <HAL_UART_RxCpltCallback+0x1a0>)
 80010ba:	4618      	mov	r0, r3
 80010bc:	f004 ff1a 	bl	8005ef4 <HAL_UART_Receive_DMA>
			break;
 80010c0:	e08d      	b.n	80011de <HAL_UART_RxCpltCallback+0x18e>

		case RX_WAIT_HEADER:
			currentRxPacket.type = rxHeader[0];
 80010c2:	4b4c      	ldr	r3, [pc, #304]	@ (80011f4 <HAL_UART_RxCpltCallback+0x1a4>)
 80010c4:	781a      	ldrb	r2, [r3, #0]
 80010c6:	4b4c      	ldr	r3, [pc, #304]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 80010c8:	701a      	strb	r2, [r3, #0]
			currentRxPacket.size = rxHeader[1];
 80010ca:	4b4a      	ldr	r3, [pc, #296]	@ (80011f4 <HAL_UART_RxCpltCallback+0x1a4>)
 80010cc:	785a      	ldrb	r2, [r3, #1]
 80010ce:	4b4a      	ldr	r3, [pc, #296]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 80010d0:	705a      	strb	r2, [r3, #1]
			currentRxPacket.payload = rxPayload;
 80010d2:	4b49      	ldr	r3, [pc, #292]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 80010d4:	4a49      	ldr	r2, [pc, #292]	@ (80011fc <HAL_UART_RxCpltCallback+0x1ac>)
 80010d6:	605a      	str	r2, [r3, #4]

			if (currentRxPacket.size > 0 && currentRxPacket.size <= MAX_PAYLOAD_SIZE) {
 80010d8:	4b47      	ldr	r3, [pc, #284]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 80010da:	785b      	ldrb	r3, [r3, #1]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d00b      	beq.n	80010f8 <HAL_UART_RxCpltCallback+0xa8>
				rx_state = RX_WAIT_PAYLOAD;
 80010e0:	4b42      	ldr	r3, [pc, #264]	@ (80011ec <HAL_UART_RxCpltCallback+0x19c>)
 80010e2:	2202      	movs	r2, #2
 80010e4:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_DMA(nslp_uart, rxPayload, currentRxPacket.size);
 80010e6:	4b40      	ldr	r3, [pc, #256]	@ (80011e8 <HAL_UART_RxCpltCallback+0x198>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a43      	ldr	r2, [pc, #268]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 80010ec:	7852      	ldrb	r2, [r2, #1]
 80010ee:	4943      	ldr	r1, [pc, #268]	@ (80011fc <HAL_UART_RxCpltCallback+0x1ac>)
 80010f0:	4618      	mov	r0, r3
 80010f2:	f004 feff 	bl	8005ef4 <HAL_UART_Receive_DMA>
				HAL_UART_Receive_DMA(nslp_uart, &rxCRC, 1);
			} else {
				rx_state = RX_WAIT_START;
				HAL_UART_Receive_DMA(nslp_uart, &rxFrameStart, 1);
			}
			break;
 80010f6:	e072      	b.n	80011de <HAL_UART_RxCpltCallback+0x18e>
			} else if (currentRxPacket.size == 0) {
 80010f8:	4b3f      	ldr	r3, [pc, #252]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 80010fa:	785b      	ldrb	r3, [r3, #1]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d10a      	bne.n	8001116 <HAL_UART_RxCpltCallback+0xc6>
				rx_state = RX_WAIT_CRC;
 8001100:	4b3a      	ldr	r3, [pc, #232]	@ (80011ec <HAL_UART_RxCpltCallback+0x19c>)
 8001102:	2203      	movs	r2, #3
 8001104:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_DMA(nslp_uart, &rxCRC, 1);
 8001106:	4b38      	ldr	r3, [pc, #224]	@ (80011e8 <HAL_UART_RxCpltCallback+0x198>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2201      	movs	r2, #1
 800110c:	493c      	ldr	r1, [pc, #240]	@ (8001200 <HAL_UART_RxCpltCallback+0x1b0>)
 800110e:	4618      	mov	r0, r3
 8001110:	f004 fef0 	bl	8005ef4 <HAL_UART_Receive_DMA>
			break;
 8001114:	e063      	b.n	80011de <HAL_UART_RxCpltCallback+0x18e>
				rx_state = RX_WAIT_START;
 8001116:	4b35      	ldr	r3, [pc, #212]	@ (80011ec <HAL_UART_RxCpltCallback+0x19c>)
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_DMA(nslp_uart, &rxFrameStart, 1);
 800111c:	4b32      	ldr	r3, [pc, #200]	@ (80011e8 <HAL_UART_RxCpltCallback+0x198>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2201      	movs	r2, #1
 8001122:	4933      	ldr	r1, [pc, #204]	@ (80011f0 <HAL_UART_RxCpltCallback+0x1a0>)
 8001124:	4618      	mov	r0, r3
 8001126:	f004 fee5 	bl	8005ef4 <HAL_UART_Receive_DMA>
			break;
 800112a:	e058      	b.n	80011de <HAL_UART_RxCpltCallback+0x18e>

		case RX_WAIT_PAYLOAD:
			rx_state = RX_WAIT_CRC;
 800112c:	4b2f      	ldr	r3, [pc, #188]	@ (80011ec <HAL_UART_RxCpltCallback+0x19c>)
 800112e:	2203      	movs	r2, #3
 8001130:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_DMA(nslp_uart, &rxCRC, 1);
 8001132:	4b2d      	ldr	r3, [pc, #180]	@ (80011e8 <HAL_UART_RxCpltCallback+0x198>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2201      	movs	r2, #1
 8001138:	4931      	ldr	r1, [pc, #196]	@ (8001200 <HAL_UART_RxCpltCallback+0x1b0>)
 800113a:	4618      	mov	r0, r3
 800113c:	f004 feda 	bl	8005ef4 <HAL_UART_Receive_DMA>
			break;
 8001140:	e04d      	b.n	80011de <HAL_UART_RxCpltCallback+0x18e>

		case RX_WAIT_CRC: {
			uint8_t temp[2 + MAX_PAYLOAD_SIZE];
			temp[0] = currentRxPacket.type;
 8001142:	4b2d      	ldr	r3, [pc, #180]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 8001144:	781a      	ldrb	r2, [r3, #0]
 8001146:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800114a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800114e:	701a      	strb	r2, [r3, #0]
			temp[1] = currentRxPacket.size;
 8001150:	4b29      	ldr	r3, [pc, #164]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 8001152:	785a      	ldrb	r2, [r3, #1]
 8001154:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001158:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800115c:	705a      	strb	r2, [r3, #1]
			memcpy(&temp[2], currentRxPacket.payload, currentRxPacket.size);
 800115e:	4b26      	ldr	r3, [pc, #152]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 8001160:	6859      	ldr	r1, [r3, #4]
 8001162:	4b25      	ldr	r3, [pc, #148]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 8001164:	785b      	ldrb	r3, [r3, #1]
 8001166:	461a      	mov	r2, r3
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	3302      	adds	r3, #2
 800116e:	4618      	mov	r0, r3
 8001170:	f005 ff88 	bl	8007084 <memcpy>
			uint8_t calc_crc = calculate_crc(temp, 2 + currentRxPacket.size);
 8001174:	4b20      	ldr	r3, [pc, #128]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 8001176:	785b      	ldrb	r3, [r3, #1]
 8001178:	3302      	adds	r3, #2
 800117a:	b29a      	uxth	r2, r3
 800117c:	f107 030c 	add.w	r3, r7, #12
 8001180:	4611      	mov	r1, r2
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff fef4 	bl	8000f70 <calculate_crc>
 8001188:	4603      	mov	r3, r0
 800118a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

			if (calc_crc == rxCRC) {
 800118e:	4b1c      	ldr	r3, [pc, #112]	@ (8001200 <HAL_UART_RxCpltCallback+0x1b0>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 8001196:	429a      	cmp	r2, r3
 8001198:	d115      	bne.n	80011c6 <HAL_UART_RxCpltCallback+0x176>
				// Make safe copy for app use
				safeCopy.type = currentRxPacket.type;
 800119a:	4b17      	ldr	r3, [pc, #92]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 800119c:	781a      	ldrb	r2, [r3, #0]
 800119e:	4b19      	ldr	r3, [pc, #100]	@ (8001204 <HAL_UART_RxCpltCallback+0x1b4>)
 80011a0:	701a      	strb	r2, [r3, #0]
				safeCopy.size = currentRxPacket.size;
 80011a2:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 80011a4:	785a      	ldrb	r2, [r3, #1]
 80011a6:	4b17      	ldr	r3, [pc, #92]	@ (8001204 <HAL_UART_RxCpltCallback+0x1b4>)
 80011a8:	705a      	strb	r2, [r3, #1]
				memcpy(safePayload, currentRxPacket.payload, currentRxPacket.size);
 80011aa:	4b13      	ldr	r3, [pc, #76]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	4a12      	ldr	r2, [pc, #72]	@ (80011f8 <HAL_UART_RxCpltCallback+0x1a8>)
 80011b0:	7852      	ldrb	r2, [r2, #1]
 80011b2:	4619      	mov	r1, r3
 80011b4:	4814      	ldr	r0, [pc, #80]	@ (8001208 <HAL_UART_RxCpltCallback+0x1b8>)
 80011b6:	f005 ff65 	bl	8007084 <memcpy>
				safeCopy.payload = safePayload;
 80011ba:	4b12      	ldr	r3, [pc, #72]	@ (8001204 <HAL_UART_RxCpltCallback+0x1b4>)
 80011bc:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <HAL_UART_RxCpltCallback+0x1b8>)
 80011be:	605a      	str	r2, [r3, #4]

				handle_received_packet(&safeCopy); // ISR-safe if quick
 80011c0:	4810      	ldr	r0, [pc, #64]	@ (8001204 <HAL_UART_RxCpltCallback+0x1b4>)
 80011c2:	f7ff ff0f 	bl	8000fe4 <handle_received_packet>
			}

			rx_state = RX_WAIT_START;
 80011c6:	4b09      	ldr	r3, [pc, #36]	@ (80011ec <HAL_UART_RxCpltCallback+0x19c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_DMA(nslp_uart, &rxFrameStart, 1);
 80011cc:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <HAL_UART_RxCpltCallback+0x198>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2201      	movs	r2, #1
 80011d2:	4907      	ldr	r1, [pc, #28]	@ (80011f0 <HAL_UART_RxCpltCallback+0x1a0>)
 80011d4:	4618      	mov	r0, r3
 80011d6:	f004 fe8d 	bl	8005ef4 <HAL_UART_Receive_DMA>
			break;
 80011da:	e000      	b.n	80011de <HAL_UART_RxCpltCallback+0x18e>
	if (huart != nslp_uart) return;
 80011dc:	bf00      	nop
		}
	}
}
 80011de:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	2000044c 	.word	0x2000044c
 80011ec:	20000559 	.word	0x20000559
 80011f0:	20000450 	.word	0x20000450
 80011f4:	20000454 	.word	0x20000454
 80011f8:	2000055c 	.word	0x2000055c
 80011fc:	20000458 	.word	0x20000458
 8001200:	20000558 	.word	0x20000558
 8001204:	20000564 	.word	0x20000564
 8001208:	2000056c 	.word	0x2000056c

0800120c <start_next_transmit>:

// Prepares next packet
static void start_next_transmit() {
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
	if (txHead == txTail) {
 8001212:	4b31      	ldr	r3, [pc, #196]	@ (80012d8 <start_next_transmit+0xcc>)
 8001214:	781a      	ldrb	r2, [r3, #0]
 8001216:	4b31      	ldr	r3, [pc, #196]	@ (80012dc <start_next_transmit+0xd0>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	429a      	cmp	r2, r3
 800121c:	d103      	bne.n	8001226 <start_next_transmit+0x1a>
		txInProgress = 0;
 800121e:	4b30      	ldr	r3, [pc, #192]	@ (80012e0 <start_next_transmit+0xd4>)
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
		return;
 8001224:	e055      	b.n	80012d2 <start_next_transmit+0xc6>
	}

	struct Packet *p = txQueue[txTail];
 8001226:	4b2d      	ldr	r3, [pc, #180]	@ (80012dc <start_next_transmit+0xd0>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	461a      	mov	r2, r3
 800122c:	4b2d      	ldr	r3, [pc, #180]	@ (80012e4 <start_next_transmit+0xd8>)
 800122e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001232:	607b      	str	r3, [r7, #4]
	txTail = (txTail + 1) % TX_QUEUE_SIZE;
 8001234:	4b29      	ldr	r3, [pc, #164]	@ (80012dc <start_next_transmit+0xd0>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	3301      	adds	r3, #1
 800123a:	425a      	negs	r2, r3
 800123c:	b2db      	uxtb	r3, r3
 800123e:	b2d2      	uxtb	r2, r2
 8001240:	bf58      	it	pl
 8001242:	4253      	negpl	r3, r2
 8001244:	b2da      	uxtb	r2, r3
 8001246:	4b25      	ldr	r3, [pc, #148]	@ (80012dc <start_next_transmit+0xd0>)
 8001248:	701a      	strb	r2, [r3, #0]

	uint16_t len = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	807b      	strh	r3, [r7, #2]
	txBuffer[len++] = FRAME_START;
 800124e:	887b      	ldrh	r3, [r7, #2]
 8001250:	1c5a      	adds	r2, r3, #1
 8001252:	807a      	strh	r2, [r7, #2]
 8001254:	461a      	mov	r2, r3
 8001256:	4b24      	ldr	r3, [pc, #144]	@ (80012e8 <start_next_transmit+0xdc>)
 8001258:	217e      	movs	r1, #126	@ 0x7e
 800125a:	5499      	strb	r1, [r3, r2]
	txBuffer[len++] = p->type;
 800125c:	887b      	ldrh	r3, [r7, #2]
 800125e:	1c5a      	adds	r2, r3, #1
 8001260:	807a      	strh	r2, [r7, #2]
 8001262:	461a      	mov	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	7819      	ldrb	r1, [r3, #0]
 8001268:	4b1f      	ldr	r3, [pc, #124]	@ (80012e8 <start_next_transmit+0xdc>)
 800126a:	5499      	strb	r1, [r3, r2]
	txBuffer[len++] = p->size;
 800126c:	887b      	ldrh	r3, [r7, #2]
 800126e:	1c5a      	adds	r2, r3, #1
 8001270:	807a      	strh	r2, [r7, #2]
 8001272:	461a      	mov	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	7859      	ldrb	r1, [r3, #1]
 8001278:	4b1b      	ldr	r3, [pc, #108]	@ (80012e8 <start_next_transmit+0xdc>)
 800127a:	5499      	strb	r1, [r3, r2]
	memcpy(&txBuffer[len], p->payload, p->size);
 800127c:	887b      	ldrh	r3, [r7, #2]
 800127e:	4a1a      	ldr	r2, [pc, #104]	@ (80012e8 <start_next_transmit+0xdc>)
 8001280:	1898      	adds	r0, r3, r2
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6859      	ldr	r1, [r3, #4]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	785b      	ldrb	r3, [r3, #1]
 800128a:	461a      	mov	r2, r3
 800128c:	f005 fefa 	bl	8007084 <memcpy>
	len += p->size;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	785b      	ldrb	r3, [r3, #1]
 8001294:	461a      	mov	r2, r3
 8001296:	887b      	ldrh	r3, [r7, #2]
 8001298:	4413      	add	r3, r2
 800129a:	807b      	strh	r3, [r7, #2]

	uint8_t crc = calculate_crc(&txBuffer[1], 2 + p->size);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	785b      	ldrb	r3, [r3, #1]
 80012a0:	3302      	adds	r3, #2
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	4619      	mov	r1, r3
 80012a6:	4811      	ldr	r0, [pc, #68]	@ (80012ec <start_next_transmit+0xe0>)
 80012a8:	f7ff fe62 	bl	8000f70 <calculate_crc>
 80012ac:	4603      	mov	r3, r0
 80012ae:	707b      	strb	r3, [r7, #1]
	txBuffer[len++] = crc;
 80012b0:	887b      	ldrh	r3, [r7, #2]
 80012b2:	1c5a      	adds	r2, r3, #1
 80012b4:	807a      	strh	r2, [r7, #2]
 80012b6:	4619      	mov	r1, r3
 80012b8:	4a0b      	ldr	r2, [pc, #44]	@ (80012e8 <start_next_transmit+0xdc>)
 80012ba:	787b      	ldrb	r3, [r7, #1]
 80012bc:	5453      	strb	r3, [r2, r1]

	txInProgress = 1;
 80012be:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <start_next_transmit+0xd4>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(nslp_uart, txBuffer, len);
 80012c4:	4b0a      	ldr	r3, [pc, #40]	@ (80012f0 <start_next_transmit+0xe4>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	887a      	ldrh	r2, [r7, #2]
 80012ca:	4907      	ldr	r1, [pc, #28]	@ (80012e8 <start_next_transmit+0xdc>)
 80012cc:	4618      	mov	r0, r3
 80012ce:	f004 fd91 	bl	8005df4 <HAL_UART_Transmit_DMA>
}
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000a6c 	.word	0x20000a6c
 80012dc:	20000a6d 	.word	0x20000a6d
 80012e0:	20000a6e 	.word	0x20000a6e
 80012e4:	2000066c 	.word	0x2000066c
 80012e8:	20000a70 	.word	0x20000a70
 80012ec:	20000a71 	.word	0x20000a71
 80012f0:	2000044c 	.word	0x2000044c

080012f4 <send_packet_dma>:

//queue selected packet
void send_packet_dma(struct Packet *p) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	if (!p || p->size > MAX_PAYLOAD_SIZE) return;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d01e      	beq.n	8001340 <send_packet_dma+0x4c>

	uint8_t nextHead = (txHead + 1) % TX_QUEUE_SIZE;
 8001302:	4b12      	ldr	r3, [pc, #72]	@ (800134c <send_packet_dma+0x58>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	3301      	adds	r3, #1
 8001308:	425a      	negs	r2, r3
 800130a:	b2db      	uxtb	r3, r3
 800130c:	b2d2      	uxtb	r2, r2
 800130e:	bf58      	it	pl
 8001310:	4253      	negpl	r3, r2
 8001312:	73fb      	strb	r3, [r7, #15]
	if (nextHead == txTail) {
 8001314:	4b0e      	ldr	r3, [pc, #56]	@ (8001350 <send_packet_dma+0x5c>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	7bfa      	ldrb	r2, [r7, #15]
 800131a:	429a      	cmp	r2, r3
 800131c:	d012      	beq.n	8001344 <send_packet_dma+0x50>
		// Queue full — drop
		return;
	}

	txQueue[txHead] = p;
 800131e:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <send_packet_dma+0x58>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	4619      	mov	r1, r3
 8001324:	4a0b      	ldr	r2, [pc, #44]	@ (8001354 <send_packet_dma+0x60>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	txHead = nextHead;
 800132c:	4a07      	ldr	r2, [pc, #28]	@ (800134c <send_packet_dma+0x58>)
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	7013      	strb	r3, [r2, #0]

	if (!txInProgress) {
 8001332:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <send_packet_dma+0x64>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d105      	bne.n	8001346 <send_packet_dma+0x52>
		start_next_transmit();
 800133a:	f7ff ff67 	bl	800120c <start_next_transmit>
 800133e:	e002      	b.n	8001346 <send_packet_dma+0x52>
	if (!p || p->size > MAX_PAYLOAD_SIZE) return;
 8001340:	bf00      	nop
 8001342:	e000      	b.n	8001346 <send_packet_dma+0x52>
		return;
 8001344:	bf00      	nop
	}
}
 8001346:	3710      	adds	r7, #16
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000a6c 	.word	0x20000a6c
 8001350:	20000a6d 	.word	0x20000a6d
 8001354:	2000066c 	.word	0x2000066c
 8001358:	20000a6e 	.word	0x20000a6e

0800135c <HAL_UART_TxCpltCallback>:

// TX Callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	if (huart == nslp_uart) {
 8001364:	4b05      	ldr	r3, [pc, #20]	@ (800137c <HAL_UART_TxCpltCallback+0x20>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	429a      	cmp	r2, r3
 800136c:	d101      	bne.n	8001372 <HAL_UART_TxCpltCallback+0x16>
		start_next_transmit();
 800136e:	f7ff ff4d 	bl	800120c <start_next_transmit>
	}
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	2000044c 	.word	0x2000044c

08001380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001386:	4b0f      	ldr	r3, [pc, #60]	@ (80013c4 <HAL_MspInit+0x44>)
 8001388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800138a:	4a0e      	ldr	r2, [pc, #56]	@ (80013c4 <HAL_MspInit+0x44>)
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	6613      	str	r3, [r2, #96]	@ 0x60
 8001392:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <HAL_MspInit+0x44>)
 8001394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139e:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <HAL_MspInit+0x44>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a2:	4a08      	ldr	r2, [pc, #32]	@ (80013c4 <HAL_MspInit+0x44>)
 80013a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80013aa:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <HAL_MspInit+0x44>)
 80013ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80013b6:	f003 fd9f 	bl	8004ef8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40021000 	.word	0x40021000

080013c8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001400 <HAL_CRC_MspInit+0x38>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d10b      	bne.n	80013f2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80013da:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <HAL_CRC_MspInit+0x3c>)
 80013dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013de:	4a09      	ldr	r2, [pc, #36]	@ (8001404 <HAL_CRC_MspInit+0x3c>)
 80013e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80013e6:	4b07      	ldr	r3, [pc, #28]	@ (8001404 <HAL_CRC_MspInit+0x3c>)
 80013e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 80013f2:	bf00      	nop
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40023000 	.word	0x40023000
 8001404:	40021000 	.word	0x40021000

08001408 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b09a      	sub	sp, #104	@ 0x68
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001410:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001420:	f107 0310 	add.w	r3, r7, #16
 8001424:	2244      	movs	r2, #68	@ 0x44
 8001426:	2100      	movs	r1, #0
 8001428:	4618      	mov	r0, r3
 800142a:	f005 fdff 	bl	800702c <memset>
  if(hi2c->Instance==I2C3)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a52      	ldr	r2, [pc, #328]	@ (800157c <HAL_I2C_MspInit+0x174>)
 8001434:	4293      	cmp	r3, r2
 8001436:	f040 809c 	bne.w	8001572 <HAL_I2C_MspInit+0x16a>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800143a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800143e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001440:	2300      	movs	r3, #0
 8001442:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001444:	f107 0310 	add.w	r3, r7, #16
 8001448:	4618      	mov	r0, r3
 800144a:	f004 fa93 	bl	8005974 <HAL_RCCEx_PeriphCLKConfig>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001454:	f7ff fd86 	bl	8000f64 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001458:	4b49      	ldr	r3, [pc, #292]	@ (8001580 <HAL_I2C_MspInit+0x178>)
 800145a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145c:	4a48      	ldr	r2, [pc, #288]	@ (8001580 <HAL_I2C_MspInit+0x178>)
 800145e:	f043 0304 	orr.w	r3, r3, #4
 8001462:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001464:	4b46      	ldr	r3, [pc, #280]	@ (8001580 <HAL_I2C_MspInit+0x178>)
 8001466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001470:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001474:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001476:	2312      	movs	r3, #18
 8001478:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800147a:	2301      	movs	r3, #1
 800147c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800147e:	2302      	movs	r3, #2
 8001480:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8001482:	2308      	movs	r3, #8
 8001484:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001486:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800148a:	4619      	mov	r1, r3
 800148c:	483d      	ldr	r0, [pc, #244]	@ (8001584 <HAL_I2C_MspInit+0x17c>)
 800148e:	f001 f9d1 	bl	8002834 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001492:	4b3b      	ldr	r3, [pc, #236]	@ (8001580 <HAL_I2C_MspInit+0x178>)
 8001494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001496:	4a3a      	ldr	r2, [pc, #232]	@ (8001580 <HAL_I2C_MspInit+0x178>)
 8001498:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800149c:	6593      	str	r3, [r2, #88]	@ 0x58
 800149e:	4b38      	ldr	r3, [pc, #224]	@ (8001580 <HAL_I2C_MspInit+0x178>)
 80014a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80014a6:	60bb      	str	r3, [r7, #8]
 80014a8:	68bb      	ldr	r3, [r7, #8]

    /* I2C3 DMA Init */
    /* I2C3_TX Init */
    hdma_i2c3_tx.Instance = DMA1_Channel1;
 80014aa:	4b37      	ldr	r3, [pc, #220]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014ac:	4a37      	ldr	r2, [pc, #220]	@ (800158c <HAL_I2C_MspInit+0x184>)
 80014ae:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Request = DMA_REQUEST_I2C3_TX;
 80014b0:	4b35      	ldr	r3, [pc, #212]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014b2:	2215      	movs	r2, #21
 80014b4:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014b6:	4b34      	ldr	r3, [pc, #208]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014b8:	2210      	movs	r2, #16
 80014ba:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014bc:	4b32      	ldr	r3, [pc, #200]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014c2:	4b31      	ldr	r3, [pc, #196]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014c4:	2280      	movs	r2, #128	@ 0x80
 80014c6:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 80014d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80014da:	4b2b      	ldr	r3, [pc, #172]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 80014e2:	4829      	ldr	r0, [pc, #164]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014e4:	f000 fe28 	bl	8002138 <HAL_DMA_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <HAL_I2C_MspInit+0xea>
    {
      Error_Handler();
 80014ee:	f7ff fd39 	bl	8000f64 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a24      	ldr	r2, [pc, #144]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014f6:	639a      	str	r2, [r3, #56]	@ 0x38
 80014f8:	4a23      	ldr	r2, [pc, #140]	@ (8001588 <HAL_I2C_MspInit+0x180>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3_RX Init */
    hdma_i2c3_rx.Instance = DMA1_Channel2;
 80014fe:	4b24      	ldr	r3, [pc, #144]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 8001500:	4a24      	ldr	r2, [pc, #144]	@ (8001594 <HAL_I2C_MspInit+0x18c>)
 8001502:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Request = DMA_REQUEST_I2C3_RX;
 8001504:	4b22      	ldr	r3, [pc, #136]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 8001506:	2214      	movs	r2, #20
 8001508:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800150a:	4b21      	ldr	r3, [pc, #132]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 800150c:	2200      	movs	r2, #0
 800150e:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001510:	4b1f      	ldr	r3, [pc, #124]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 8001512:	2200      	movs	r2, #0
 8001514:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001516:	4b1e      	ldr	r3, [pc, #120]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 8001518:	2280      	movs	r2, #128	@ 0x80
 800151a:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800151c:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 800151e:	2200      	movs	r2, #0
 8001520:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001522:	4b1b      	ldr	r3, [pc, #108]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 8001524:	2200      	movs	r2, #0
 8001526:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 8001528:	4b19      	ldr	r3, [pc, #100]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 800152a:	2200      	movs	r2, #0
 800152c:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800152e:	4b18      	ldr	r3, [pc, #96]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 8001530:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001534:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8001536:	4816      	ldr	r0, [pc, #88]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 8001538:	f000 fdfe 	bl	8002138 <HAL_DMA_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <HAL_I2C_MspInit+0x13e>
    {
      Error_Handler();
 8001542:	f7ff fd0f 	bl	8000f64 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a11      	ldr	r2, [pc, #68]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 800154a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800154c:	4a10      	ldr	r2, [pc, #64]	@ (8001590 <HAL_I2C_MspInit+0x188>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	2100      	movs	r1, #0
 8001556:	205c      	movs	r0, #92	@ 0x5c
 8001558:	f000 fcb9 	bl	8001ece <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 800155c:	205c      	movs	r0, #92	@ 0x5c
 800155e:	f000 fcd0 	bl	8001f02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 8001562:	2200      	movs	r2, #0
 8001564:	2100      	movs	r1, #0
 8001566:	205d      	movs	r0, #93	@ 0x5d
 8001568:	f000 fcb1 	bl	8001ece <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 800156c:	205d      	movs	r0, #93	@ 0x5d
 800156e:	f000 fcc8 	bl	8001f02 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001572:	bf00      	nop
 8001574:	3768      	adds	r7, #104	@ 0x68
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40007800 	.word	0x40007800
 8001580:	40021000 	.word	0x40021000
 8001584:	48000800 	.word	0x48000800
 8001588:	20000238 	.word	0x20000238
 800158c:	40020008 	.word	0x40020008
 8001590:	20000298 	.word	0x20000298
 8001594:	4002001c 	.word	0x4002001c

08001598 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a13      	ldr	r2, [pc, #76]	@ (80015f4 <HAL_I2C_MspDeInit+0x5c>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d11f      	bne.n	80015ea <HAL_I2C_MspDeInit+0x52>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 80015aa:	4b13      	ldr	r3, [pc, #76]	@ (80015f8 <HAL_I2C_MspDeInit+0x60>)
 80015ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ae:	4a12      	ldr	r2, [pc, #72]	@ (80015f8 <HAL_I2C_MspDeInit+0x60>)
 80015b0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80015b4:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 80015b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015ba:	4810      	ldr	r0, [pc, #64]	@ (80015fc <HAL_I2C_MspDeInit+0x64>)
 80015bc:	f001 fabc 	bl	8002b38 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 80015c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015c4:	480d      	ldr	r0, [pc, #52]	@ (80015fc <HAL_I2C_MspDeInit+0x64>)
 80015c6:	f001 fab7 	bl	8002b38 <HAL_GPIO_DeInit>

    /* I2C3 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmatx);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 fe5a 	bl	8002288 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015d8:	4618      	mov	r0, r3
 80015da:	f000 fe55 	bl	8002288 <HAL_DMA_DeInit>

    /* I2C3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 80015de:	205c      	movs	r0, #92	@ 0x5c
 80015e0:	f000 fc9d 	bl	8001f1e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 80015e4:	205d      	movs	r0, #93	@ 0x5d
 80015e6:	f000 fc9a 	bl	8001f1e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 80015ea:	bf00      	nop
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40007800 	.word	0x40007800
 80015f8:	40021000 	.word	0x40021000
 80015fc:	48000800 	.word	0x48000800

08001600 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b09a      	sub	sp, #104	@ 0x68
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001608:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001618:	f107 0310 	add.w	r3, r7, #16
 800161c:	2244      	movs	r2, #68	@ 0x44
 800161e:	2100      	movs	r1, #0
 8001620:	4618      	mov	r0, r3
 8001622:	f005 fd03 	bl	800702c <memset>
  if(huart->Instance==USART1)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a49      	ldr	r2, [pc, #292]	@ (8001750 <HAL_UART_MspInit+0x150>)
 800162c:	4293      	cmp	r3, r2
 800162e:	f040 808b 	bne.w	8001748 <HAL_UART_MspInit+0x148>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001632:	2301      	movs	r3, #1
 8001634:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800163a:	f107 0310 	add.w	r3, r7, #16
 800163e:	4618      	mov	r0, r3
 8001640:	f004 f998 	bl	8005974 <HAL_RCCEx_PeriphCLKConfig>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800164a:	f7ff fc8b 	bl	8000f64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800164e:	4b41      	ldr	r3, [pc, #260]	@ (8001754 <HAL_UART_MspInit+0x154>)
 8001650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001652:	4a40      	ldr	r2, [pc, #256]	@ (8001754 <HAL_UART_MspInit+0x154>)
 8001654:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001658:	6613      	str	r3, [r2, #96]	@ 0x60
 800165a:	4b3e      	ldr	r3, [pc, #248]	@ (8001754 <HAL_UART_MspInit+0x154>)
 800165c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800165e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001666:	4b3b      	ldr	r3, [pc, #236]	@ (8001754 <HAL_UART_MspInit+0x154>)
 8001668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166a:	4a3a      	ldr	r2, [pc, #232]	@ (8001754 <HAL_UART_MspInit+0x154>)
 800166c:	f043 0304 	orr.w	r3, r3, #4
 8001670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001672:	4b38      	ldr	r3, [pc, #224]	@ (8001754 <HAL_UART_MspInit+0x154>)
 8001674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001676:	f003 0304 	and.w	r3, r3, #4
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800167e:	2330      	movs	r3, #48	@ 0x30
 8001680:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001682:	2302      	movs	r3, #2
 8001684:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168a:	2300      	movs	r3, #0
 800168c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800168e:	2307      	movs	r3, #7
 8001690:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001692:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001696:	4619      	mov	r1, r3
 8001698:	482f      	ldr	r0, [pc, #188]	@ (8001758 <HAL_UART_MspInit+0x158>)
 800169a:	f001 f8cb 	bl	8002834 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 800169e:	4b2f      	ldr	r3, [pc, #188]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016a0:	4a2f      	ldr	r2, [pc, #188]	@ (8001760 <HAL_UART_MspInit+0x160>)
 80016a2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80016a4:	4b2d      	ldr	r3, [pc, #180]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016a6:	2218      	movs	r2, #24
 80016a8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016aa:	4b2c      	ldr	r3, [pc, #176]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016b0:	4b2a      	ldr	r3, [pc, #168]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016b6:	4b29      	ldr	r3, [pc, #164]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016b8:	2280      	movs	r2, #128	@ 0x80
 80016ba:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016bc:	4b27      	ldr	r3, [pc, #156]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016c2:	4b26      	ldr	r3, [pc, #152]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80016c8:	4b24      	ldr	r3, [pc, #144]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80016ce:	4b23      	ldr	r3, [pc, #140]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016d0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016d4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80016d6:	4821      	ldr	r0, [pc, #132]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016d8:	f000 fd2e 	bl	8002138 <HAL_DMA_Init>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80016e2:	f7ff fc3f 	bl	8000f64 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a1c      	ldr	r2, [pc, #112]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80016ee:	4a1b      	ldr	r2, [pc, #108]	@ (800175c <HAL_UART_MspInit+0x15c>)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80016f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001764 <HAL_UART_MspInit+0x164>)
 80016f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001768 <HAL_UART_MspInit+0x168>)
 80016f8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80016fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001764 <HAL_UART_MspInit+0x164>)
 80016fc:	2219      	movs	r2, #25
 80016fe:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001700:	4b18      	ldr	r3, [pc, #96]	@ (8001764 <HAL_UART_MspInit+0x164>)
 8001702:	2210      	movs	r2, #16
 8001704:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001706:	4b17      	ldr	r3, [pc, #92]	@ (8001764 <HAL_UART_MspInit+0x164>)
 8001708:	2200      	movs	r2, #0
 800170a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800170c:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <HAL_UART_MspInit+0x164>)
 800170e:	2280      	movs	r2, #128	@ 0x80
 8001710:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001712:	4b14      	ldr	r3, [pc, #80]	@ (8001764 <HAL_UART_MspInit+0x164>)
 8001714:	2200      	movs	r2, #0
 8001716:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001718:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <HAL_UART_MspInit+0x164>)
 800171a:	2200      	movs	r2, #0
 800171c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800171e:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <HAL_UART_MspInit+0x164>)
 8001720:	2200      	movs	r2, #0
 8001722:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001724:	4b0f      	ldr	r3, [pc, #60]	@ (8001764 <HAL_UART_MspInit+0x164>)
 8001726:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800172a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800172c:	480d      	ldr	r0, [pc, #52]	@ (8001764 <HAL_UART_MspInit+0x164>)
 800172e:	f000 fd03 	bl	8002138 <HAL_DMA_Init>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8001738:	f7ff fc14 	bl	8000f64 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a09      	ldr	r2, [pc, #36]	@ (8001764 <HAL_UART_MspInit+0x164>)
 8001740:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001742:	4a08      	ldr	r2, [pc, #32]	@ (8001764 <HAL_UART_MspInit+0x164>)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001748:	bf00      	nop
 800174a:	3768      	adds	r7, #104	@ 0x68
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40013800 	.word	0x40013800
 8001754:	40021000 	.word	0x40021000
 8001758:	48000800 	.word	0x48000800
 800175c:	2000038c 	.word	0x2000038c
 8001760:	40020030 	.word	0x40020030
 8001764:	200003ec 	.word	0x200003ec
 8001768:	40020044 	.word	0x40020044

0800176c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <NMI_Handler+0x4>

08001774 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <HardFault_Handler+0x4>

0800177c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <MemManage_Handler+0x4>

08001784 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001788:	bf00      	nop
 800178a:	e7fd      	b.n	8001788 <BusFault_Handler+0x4>

0800178c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <UsageFault_Handler+0x4>

08001794 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr

080017a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017a2:	b480      	push	{r7}
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr

080017be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017c2:	f000 fa45 	bl	8001c50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 80017d0:	4802      	ldr	r0, [pc, #8]	@ (80017dc <DMA1_Channel1_IRQHandler+0x10>)
 80017d2:	f000 fed1 	bl	8002578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000238 	.word	0x20000238

080017e0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 80017e4:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <DMA1_Channel2_IRQHandler+0x10>)
 80017e6:	f000 fec7 	bl	8002578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	20000298 	.word	0x20000298

080017f4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80017f8:	4802      	ldr	r0, [pc, #8]	@ (8001804 <DMA1_Channel3_IRQHandler+0x10>)
 80017fa:	f000 febd 	bl	8002578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	2000038c 	.word	0x2000038c

08001808 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800180c:	4802      	ldr	r0, [pc, #8]	@ (8001818 <DMA1_Channel4_IRQHandler+0x10>)
 800180e:	f000 feb3 	bl	8002578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	200003ec 	.word	0x200003ec

0800181c <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt / I2C3 wake-up interrupt through EXTI line 27.
  */
void I2C3_EV_IRQHandler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8001820:	4802      	ldr	r0, [pc, #8]	@ (800182c <I2C3_EV_IRQHandler+0x10>)
 8001822:	f001 fd69 	bl	80032f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200001e4 	.word	0x200001e4

08001830 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8001834:	4802      	ldr	r0, [pc, #8]	@ (8001840 <I2C3_ER_IRQHandler+0x10>)
 8001836:	f001 fd79 	bl	800332c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	200001e4 	.word	0x200001e4

08001844 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001848:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <SystemInit+0x20>)
 800184a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800184e:	4a05      	ldr	r2, [pc, #20]	@ (8001864 <SystemInit+0x20>)
 8001850:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001854:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	e000ed00 	.word	0xe000ed00

08001868 <valve_set_openness>:
 *  Created on: Jun 6, 2025
 *      Author: Leon
 */
#include "valve.h"

void valve_set_openness(ValveController* valve, uint8_t openness) {
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	70fb      	strb	r3, [r7, #3]
    if (openness > 255) openness = 255;
    valve->target_openness = openness;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	78fa      	ldrb	r2, [r7, #3]
 8001878:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    // New logic will handle real-time change in valve_update
}
 800187c:	bf00      	nop
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <valve_update>:

void valve_update(ValveController* valve) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8001890:	f000 f9f0 	bl	8001c74 <HAL_GetTick>
 8001894:	6138      	str	r0, [r7, #16]
    int16_t delta;
    uint32_t elapsed;
    uint8_t new_position;

    switch (valve->state) {
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800189c:	2b02      	cmp	r3, #2
 800189e:	f000 80dd 	beq.w	8001a5c <valve_update+0x1d4>
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	f300 8148 	bgt.w	8001b38 <valve_update+0x2b0>
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d002      	beq.n	80018b2 <valve_update+0x2a>
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d06e      	beq.n	800198e <valve_update+0x106>
 80018b0:	e142      	b.n	8001b38 <valve_update+0x2b0>
        case VALVE_IDLE:
            if (valve->target_openness != valve->current_openness) {
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80018be:	429a      	cmp	r2, r3
 80018c0:	f000 813f 	beq.w	8001b42 <valve_update+0x2ba>
                delta = (int16_t)valve->target_openness - (int16_t)valve->current_openness;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80018ca:	461a      	mov	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	817b      	strh	r3, [r7, #10]

                if (delta > 0) {
 80018d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	dd1d      	ble.n	800191c <valve_update+0x94>
                    valve->move_duration = ((uint32_t)delta * valve->timeO) / 255;
 80018e0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	69d2      	ldr	r2, [r2, #28]
 80018e8:	fb02 f303 	mul.w	r3, r2, r3
 80018ec:	4a99      	ldr	r2, [pc, #612]	@ (8001b54 <valve_update+0x2cc>)
 80018ee:	fba2 2303 	umull	r2, r3, r2, r3
 80018f2:	09da      	lsrs	r2, r3, #7
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	62da      	str	r2, [r3, #44]	@ 0x2c
                    valve->start_time = now;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	629a      	str	r2, [r3, #40]	@ 0x28
                    HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_SET);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	4618      	mov	r0, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	b29b      	uxth	r3, r3
 800190a:	2201      	movs	r2, #1
 800190c:	4619      	mov	r1, r3
 800190e:	f001 fa0d 	bl	8002d2c <HAL_GPIO_WritePin>
                    valve->state = VALVE_OPENING;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2201      	movs	r2, #1
 8001916:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                else {
                	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_RESET);
                	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_RESET);
                }
            }
            break;
 800191a:	e112      	b.n	8001b42 <valve_update+0x2ba>
                } else if (delta < 0) {
 800191c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001920:	2b00      	cmp	r3, #0
 8001922:	da1f      	bge.n	8001964 <valve_update+0xdc>
                    valve->move_duration = ((uint32_t)(-delta) * valve->timeC) / 255;
 8001924:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001928:	425b      	negs	r3, r3
 800192a:	461a      	mov	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a1b      	ldr	r3, [r3, #32]
 8001930:	fb02 f303 	mul.w	r3, r2, r3
 8001934:	4a87      	ldr	r2, [pc, #540]	@ (8001b54 <valve_update+0x2cc>)
 8001936:	fba2 2303 	umull	r2, r3, r2, r3
 800193a:	09da      	lsrs	r2, r3, #7
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	62da      	str	r2, [r3, #44]	@ 0x2c
                    valve->start_time = now;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	629a      	str	r2, [r3, #40]	@ 0x28
                    HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_SET);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	4618      	mov	r0, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	b29b      	uxth	r3, r3
 8001952:	2201      	movs	r2, #1
 8001954:	4619      	mov	r1, r3
 8001956:	f001 f9e9 	bl	8002d2c <HAL_GPIO_WritePin>
                    valve->state = VALVE_CLOSING;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2202      	movs	r2, #2
 800195e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 8001962:	e0ee      	b.n	8001b42 <valve_update+0x2ba>
                	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_RESET);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	4618      	mov	r0, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	b29b      	uxth	r3, r3
 8001970:	2200      	movs	r2, #0
 8001972:	4619      	mov	r1, r3
 8001974:	f001 f9da 	bl	8002d2c <HAL_GPIO_WritePin>
                	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_RESET);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	4618      	mov	r0, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	b29b      	uxth	r3, r3
 8001984:	2200      	movs	r2, #0
 8001986:	4619      	mov	r1, r3
 8001988:	f001 f9d0 	bl	8002d2c <HAL_GPIO_WritePin>
            break;
 800198c:	e0d9      	b.n	8001b42 <valve_update+0x2ba>

        case VALVE_OPENING:
            // Check for new target during movement
            elapsed = now - valve->start_time;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	60fb      	str	r3, [r7, #12]
            if (elapsed >= valve->move_duration) {
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d314      	bcc.n	80019cc <valve_update+0x144>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_RESET);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	4618      	mov	r0, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	2200      	movs	r2, #0
 80019b0:	4619      	mov	r1, r3
 80019b2:	f001 f9bb 	bl	8002d2c <HAL_GPIO_WritePin>
                valve->current_openness = valve->target_openness;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 80019ca:	e0bf      	b.n	8001b4c <valve_update+0x2c4>
            }

            // Calculate new openness based on time
            new_position = valve->current_openness + ((uint32_t)elapsed * 255 / valve->timeO);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f893 1024 	ldrb.w	r1, [r3, #36]	@ 0x24
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	4613      	mov	r3, r2
 80019d6:	021b      	lsls	r3, r3, #8
 80019d8:	1a9a      	subs	r2, r3, r2
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	440b      	add	r3, r1
 80019e6:	75fb      	strb	r3, [r7, #23]
            if (new_position > 255) new_position = 255;

            // If target changed mid-movement, recalculate
            if (valve->target_openness < new_position) {
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80019ee:	7dfa      	ldrb	r2, [r7, #23]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d912      	bls.n	8001a1a <valve_update+0x192>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_RESET);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	4618      	mov	r0, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	2200      	movs	r2, #0
 8001a02:	4619      	mov	r1, r3
 8001a04:	f001 f992 	bl	8002d2c <HAL_GPIO_WritePin>
                valve->current_openness = new_position;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	7dfa      	ldrb	r2, [r7, #23]
 8001a0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 8001a18:	e098      	b.n	8001b4c <valve_update+0x2c4>
            }

            // Safety fallback: end movement if valve stopped moving
            if (!HAL_GPIO_ReadPin((GPIO_TypeDef*)valve->funBus, valve->funPin)) {
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	695b      	ldr	r3, [r3, #20]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	691b      	ldr	r3, [r3, #16]
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	4619      	mov	r1, r3
 8001a28:	4610      	mov	r0, r2
 8001a2a:	f001 f967 	bl	8002cfc <HAL_GPIO_ReadPin>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f040 8088 	bne.w	8001b46 <valve_update+0x2be>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, GPIO_PIN_RESET);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	2200      	movs	r2, #0
 8001a44:	4619      	mov	r1, r3
 8001a46:	f001 f971 	bl	8002d2c <HAL_GPIO_WritePin>
                valve->current_openness = 255;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	22ff      	movs	r2, #255	@ 0xff
 8001a4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            }
            break;
 8001a5a:	e074      	b.n	8001b46 <valve_update+0x2be>

        case VALVE_CLOSING:
            elapsed = now - valve->start_time;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	60fb      	str	r3, [r7, #12]
            if (elapsed >= valve->move_duration) {
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a6a:	68fa      	ldr	r2, [r7, #12]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d314      	bcc.n	8001a9a <valve_update+0x212>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_RESET);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	4618      	mov	r0, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	4619      	mov	r1, r3
 8001a80:	f001 f954 	bl	8002d2c <HAL_GPIO_WritePin>
                valve->current_openness = valve->target_openness;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 8001a98:	e058      	b.n	8001b4c <valve_update+0x2c4>
            }

            new_position = valve->current_openness - ((uint32_t)elapsed * 255 / valve->timeC);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f893 1024 	ldrb.w	r1, [r3, #36]	@ 0x24
 8001aa0:	68fa      	ldr	r2, [r7, #12]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	021b      	lsls	r3, r3, #8
 8001aa6:	1a9a      	subs	r2, r3, r2
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	1acb      	subs	r3, r1, r3
 8001ab4:	75fb      	strb	r3, [r7, #23]
            if (new_position > valve->current_openness) new_position = 0; // wrap protection
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001abc:	7dfa      	ldrb	r2, [r7, #23]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d901      	bls.n	8001ac6 <valve_update+0x23e>
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	75fb      	strb	r3, [r7, #23]

            if (valve->target_openness > new_position) {
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001acc:	7dfa      	ldrb	r2, [r7, #23]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d212      	bcs.n	8001af8 <valve_update+0x270>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_RESET);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	2200      	movs	r2, #0
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	f001 f923 	bl	8002d2c <HAL_GPIO_WritePin>
                valve->current_openness = new_position;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	7dfa      	ldrb	r2, [r7, #23]
 8001aea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 8001af6:	e029      	b.n	8001b4c <valve_update+0x2c4>
            }

            if (!HAL_GPIO_ReadPin((GPIO_TypeDef*)valve->funBus, valve->funPin)) {
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	695b      	ldr	r3, [r3, #20]
 8001afc:	461a      	mov	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	4619      	mov	r1, r3
 8001b06:	4610      	mov	r0, r2
 8001b08:	f001 f8f8 	bl	8002cfc <HAL_GPIO_ReadPin>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d11b      	bne.n	8001b4a <valve_update+0x2c2>
                HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busC, valve->pinC, GPIO_PIN_RESET);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	4618      	mov	r0, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	2200      	movs	r2, #0
 8001b20:	4619      	mov	r1, r3
 8001b22:	f001 f903 	bl	8002d2c <HAL_GPIO_WritePin>
                valve->current_openness = 0;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->state = VALVE_IDLE;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            }
            break;
 8001b36:	e008      	b.n	8001b4a <valve_update+0x2c2>

        default:
            valve->state = VALVE_IDLE;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 8001b40:	e004      	b.n	8001b4c <valve_update+0x2c4>
            break;
 8001b42:	bf00      	nop
 8001b44:	e002      	b.n	8001b4c <valve_update+0x2c4>
            break;
 8001b46:	bf00      	nop
 8001b48:	e000      	b.n	8001b4c <valve_update+0x2c4>
            break;
 8001b4a:	bf00      	nop
    }
}
 8001b4c:	bf00      	nop
 8001b4e:	3718      	adds	r7, #24
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	80808081 	.word	0x80808081

08001b58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b58:	480d      	ldr	r0, [pc, #52]	@ (8001b90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b5a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b5c:	f7ff fe72 	bl	8001844 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b60:	480c      	ldr	r0, [pc, #48]	@ (8001b94 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b62:	490d      	ldr	r1, [pc, #52]	@ (8001b98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b64:	4a0d      	ldr	r2, [pc, #52]	@ (8001b9c <LoopForever+0xe>)
  movs r3, #0
 8001b66:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001b68:	e002      	b.n	8001b70 <LoopCopyDataInit>

08001b6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6e:	3304      	adds	r3, #4

08001b70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b74:	d3f9      	bcc.n	8001b6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b76:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b78:	4c0a      	ldr	r4, [pc, #40]	@ (8001ba4 <LoopForever+0x16>)
  movs r3, #0
 8001b7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b7c:	e001      	b.n	8001b82 <LoopFillZerobss>

08001b7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b80:	3204      	adds	r2, #4

08001b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b84:	d3fb      	bcc.n	8001b7e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001b86:	f005 fa59 	bl	800703c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b8a:	f7fe ff4f 	bl	8000a2c <main>

08001b8e <LoopForever>:

LoopForever:
    b LoopForever
 8001b8e:	e7fe      	b.n	8001b8e <LoopForever>
  ldr   r0, =_estack
 8001b90:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001b94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b98:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001b9c:	08007124 	.word	0x08007124
  ldr r2, =_sbss
 8001ba0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001ba4:	20000b78 	.word	0x20000b78

08001ba8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ba8:	e7fe      	b.n	8001ba8 <ADC1_2_IRQHandler>

08001baa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb4:	2003      	movs	r0, #3
 8001bb6:	f000 f97f 	bl	8001eb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bba:	200f      	movs	r0, #15
 8001bbc:	f000 f80e 	bl	8001bdc <HAL_InitTick>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d002      	beq.n	8001bcc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	71fb      	strb	r3, [r7, #7]
 8001bca:	e001      	b.n	8001bd0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bcc:	f7ff fbd8 	bl	8001380 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bd0:	79fb      	ldrb	r3, [r7, #7]

}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001be4:	2300      	movs	r3, #0
 8001be6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001be8:	4b16      	ldr	r3, [pc, #88]	@ (8001c44 <HAL_InitTick+0x68>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d022      	beq.n	8001c36 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001bf0:	4b15      	ldr	r3, [pc, #84]	@ (8001c48 <HAL_InitTick+0x6c>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4b13      	ldr	r3, [pc, #76]	@ (8001c44 <HAL_InitTick+0x68>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001bfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c04:	4618      	mov	r0, r3
 8001c06:	f000 f998 	bl	8001f3a <HAL_SYSTICK_Config>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d10f      	bne.n	8001c30 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b0f      	cmp	r3, #15
 8001c14:	d809      	bhi.n	8001c2a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c16:	2200      	movs	r2, #0
 8001c18:	6879      	ldr	r1, [r7, #4]
 8001c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8001c1e:	f000 f956 	bl	8001ece <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c22:	4a0a      	ldr	r2, [pc, #40]	@ (8001c4c <HAL_InitTick+0x70>)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6013      	str	r3, [r2, #0]
 8001c28:	e007      	b.n	8001c3a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	73fb      	strb	r3, [r7, #15]
 8001c2e:	e004      	b.n	8001c3a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	73fb      	strb	r3, [r7, #15]
 8001c34:	e001      	b.n	8001c3a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000074 	.word	0x20000074
 8001c48:	2000006c 	.word	0x2000006c
 8001c4c:	20000070 	.word	0x20000070

08001c50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c54:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <HAL_IncTick+0x1c>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4b05      	ldr	r3, [pc, #20]	@ (8001c70 <HAL_IncTick+0x20>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	4a03      	ldr	r2, [pc, #12]	@ (8001c6c <HAL_IncTick+0x1c>)
 8001c60:	6013      	str	r3, [r2, #0]
}
 8001c62:	bf00      	nop
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	20000b74 	.word	0x20000b74
 8001c70:	20000074 	.word	0x20000074

08001c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  return uwTick;
 8001c78:	4b03      	ldr	r3, [pc, #12]	@ (8001c88 <HAL_GetTick+0x14>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	20000b74 	.word	0x20000b74

08001c8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c94:	f7ff ffee 	bl	8001c74 <HAL_GetTick>
 8001c98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ca4:	d004      	beq.n	8001cb0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ca6:	4b09      	ldr	r3, [pc, #36]	@ (8001ccc <HAL_Delay+0x40>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	4413      	add	r3, r2
 8001cae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cb0:	bf00      	nop
 8001cb2:	f7ff ffdf 	bl	8001c74 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d8f7      	bhi.n	8001cb2 <HAL_Delay+0x26>
  {
  }
}
 8001cc2:	bf00      	nop
 8001cc4:	bf00      	nop
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20000074 	.word	0x20000074

08001cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cec:	4013      	ands	r3, r2
 8001cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d02:	4a04      	ldr	r2, [pc, #16]	@ (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	60d3      	str	r3, [r2, #12]
}
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d1c:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <__NVIC_GetPriorityGrouping+0x18>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	0a1b      	lsrs	r3, r3, #8
 8001d22:	f003 0307 	and.w	r3, r3, #7
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	db0b      	blt.n	8001d5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	f003 021f 	and.w	r2, r3, #31
 8001d4c:	4907      	ldr	r1, [pc, #28]	@ (8001d6c <__NVIC_EnableIRQ+0x38>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	095b      	lsrs	r3, r3, #5
 8001d54:	2001      	movs	r0, #1
 8001d56:	fa00 f202 	lsl.w	r2, r0, r2
 8001d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000e100 	.word	0xe000e100

08001d70 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	db12      	blt.n	8001da8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	f003 021f 	and.w	r2, r3, #31
 8001d88:	490a      	ldr	r1, [pc, #40]	@ (8001db4 <__NVIC_DisableIRQ+0x44>)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	095b      	lsrs	r3, r3, #5
 8001d90:	2001      	movs	r0, #1
 8001d92:	fa00 f202 	lsl.w	r2, r0, r2
 8001d96:	3320      	adds	r3, #32
 8001d98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001d9c:	f3bf 8f4f 	dsb	sy
}
 8001da0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001da2:	f3bf 8f6f 	isb	sy
}
 8001da6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	e000e100 	.word	0xe000e100

08001db8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	6039      	str	r1, [r7, #0]
 8001dc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	db0a      	blt.n	8001de2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	b2da      	uxtb	r2, r3
 8001dd0:	490c      	ldr	r1, [pc, #48]	@ (8001e04 <__NVIC_SetPriority+0x4c>)
 8001dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd6:	0112      	lsls	r2, r2, #4
 8001dd8:	b2d2      	uxtb	r2, r2
 8001dda:	440b      	add	r3, r1
 8001ddc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001de0:	e00a      	b.n	8001df8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	b2da      	uxtb	r2, r3
 8001de6:	4908      	ldr	r1, [pc, #32]	@ (8001e08 <__NVIC_SetPriority+0x50>)
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	f003 030f 	and.w	r3, r3, #15
 8001dee:	3b04      	subs	r3, #4
 8001df0:	0112      	lsls	r2, r2, #4
 8001df2:	b2d2      	uxtb	r2, r2
 8001df4:	440b      	add	r3, r1
 8001df6:	761a      	strb	r2, [r3, #24]
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	e000e100 	.word	0xe000e100
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b089      	sub	sp, #36	@ 0x24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f003 0307 	and.w	r3, r3, #7
 8001e1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	f1c3 0307 	rsb	r3, r3, #7
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	bf28      	it	cs
 8001e2a:	2304      	movcs	r3, #4
 8001e2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	3304      	adds	r3, #4
 8001e32:	2b06      	cmp	r3, #6
 8001e34:	d902      	bls.n	8001e3c <NVIC_EncodePriority+0x30>
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	3b03      	subs	r3, #3
 8001e3a:	e000      	b.n	8001e3e <NVIC_EncodePriority+0x32>
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e40:	f04f 32ff 	mov.w	r2, #4294967295
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4a:	43da      	mvns	r2, r3
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	401a      	ands	r2, r3
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e54:	f04f 31ff 	mov.w	r1, #4294967295
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5e:	43d9      	mvns	r1, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e64:	4313      	orrs	r3, r2
         );
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3724      	adds	r7, #36	@ 0x24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
	...

08001e74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e84:	d301      	bcc.n	8001e8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e86:	2301      	movs	r3, #1
 8001e88:	e00f      	b.n	8001eaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb4 <SysTick_Config+0x40>)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e92:	210f      	movs	r1, #15
 8001e94:	f04f 30ff 	mov.w	r0, #4294967295
 8001e98:	f7ff ff8e 	bl	8001db8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e9c:	4b05      	ldr	r3, [pc, #20]	@ (8001eb4 <SysTick_Config+0x40>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ea2:	4b04      	ldr	r3, [pc, #16]	@ (8001eb4 <SysTick_Config+0x40>)
 8001ea4:	2207      	movs	r2, #7
 8001ea6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	e000e010 	.word	0xe000e010

08001eb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f7ff ff05 	bl	8001cd0 <__NVIC_SetPriorityGrouping>
}
 8001ec6:	bf00      	nop
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b086      	sub	sp, #24
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	60b9      	str	r1, [r7, #8]
 8001ed8:	607a      	str	r2, [r7, #4]
 8001eda:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001edc:	f7ff ff1c 	bl	8001d18 <__NVIC_GetPriorityGrouping>
 8001ee0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	6978      	ldr	r0, [r7, #20]
 8001ee8:	f7ff ff90 	bl	8001e0c <NVIC_EncodePriority>
 8001eec:	4602      	mov	r2, r0
 8001eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ef2:	4611      	mov	r1, r2
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff ff5f 	bl	8001db8 <__NVIC_SetPriority>
}
 8001efa:	bf00      	nop
 8001efc:	3718      	adds	r7, #24
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ff0f 	bl	8001d34 <__NVIC_EnableIRQ>
}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b082      	sub	sp, #8
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	4603      	mov	r3, r0
 8001f26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff1f 	bl	8001d70 <__NVIC_DisableIRQ>
}
 8001f32:	bf00      	nop
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b082      	sub	sp, #8
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff ff96 	bl	8001e74 <SysTick_Config>
 8001f48:	4603      	mov	r3, r0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
	...

08001f54 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e054      	b.n	8002010 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	7f5b      	ldrb	r3, [r3, #29]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d105      	bne.n	8001f7c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2200      	movs	r2, #0
 8001f74:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f7ff fa26 	bl	80013c8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2202      	movs	r2, #2
 8001f80:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	791b      	ldrb	r3, [r3, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d10c      	bne.n	8001fa4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a22      	ldr	r2, [pc, #136]	@ (8002018 <HAL_CRC_Init+0xc4>)
 8001f90:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f022 0218 	bic.w	r2, r2, #24
 8001fa0:	609a      	str	r2, [r3, #8]
 8001fa2:	e00c      	b.n	8001fbe <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6899      	ldr	r1, [r3, #8]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	461a      	mov	r2, r3
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 f834 	bl	800201c <HAL_CRCEx_Polynomial_Set>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e028      	b.n	8002010 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	795b      	ldrb	r3, [r3, #5]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d105      	bne.n	8001fd2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f04f 32ff 	mov.w	r2, #4294967295
 8001fce:	611a      	str	r2, [r3, #16]
 8001fd0:	e004      	b.n	8001fdc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6912      	ldr	r2, [r2, #16]
 8001fda:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	695a      	ldr	r2, [r3, #20]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	699a      	ldr	r2, [r3, #24]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	04c11db7 	.word	0x04c11db7

0800201c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800201c:	b480      	push	{r7}
 800201e:	b087      	sub	sp, #28
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002028:	2300      	movs	r3, #0
 800202a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800202c:	231f      	movs	r3, #31
 800202e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b00      	cmp	r3, #0
 8002038:	d102      	bne.n	8002040 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	75fb      	strb	r3, [r7, #23]
 800203e:	e063      	b.n	8002108 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002040:	bf00      	nop
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	1e5a      	subs	r2, r3, #1
 8002046:	613a      	str	r2, [r7, #16]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d009      	beq.n	8002060 <HAL_CRCEx_Polynomial_Set+0x44>
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	f003 031f 	and.w	r3, r3, #31
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	fa22 f303 	lsr.w	r3, r2, r3
 8002058:	f003 0301 	and.w	r3, r3, #1
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0f0      	beq.n	8002042 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b18      	cmp	r3, #24
 8002064:	d846      	bhi.n	80020f4 <HAL_CRCEx_Polynomial_Set+0xd8>
 8002066:	a201      	add	r2, pc, #4	@ (adr r2, 800206c <HAL_CRCEx_Polynomial_Set+0x50>)
 8002068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800206c:	080020fb 	.word	0x080020fb
 8002070:	080020f5 	.word	0x080020f5
 8002074:	080020f5 	.word	0x080020f5
 8002078:	080020f5 	.word	0x080020f5
 800207c:	080020f5 	.word	0x080020f5
 8002080:	080020f5 	.word	0x080020f5
 8002084:	080020f5 	.word	0x080020f5
 8002088:	080020f5 	.word	0x080020f5
 800208c:	080020e9 	.word	0x080020e9
 8002090:	080020f5 	.word	0x080020f5
 8002094:	080020f5 	.word	0x080020f5
 8002098:	080020f5 	.word	0x080020f5
 800209c:	080020f5 	.word	0x080020f5
 80020a0:	080020f5 	.word	0x080020f5
 80020a4:	080020f5 	.word	0x080020f5
 80020a8:	080020f5 	.word	0x080020f5
 80020ac:	080020dd 	.word	0x080020dd
 80020b0:	080020f5 	.word	0x080020f5
 80020b4:	080020f5 	.word	0x080020f5
 80020b8:	080020f5 	.word	0x080020f5
 80020bc:	080020f5 	.word	0x080020f5
 80020c0:	080020f5 	.word	0x080020f5
 80020c4:	080020f5 	.word	0x080020f5
 80020c8:	080020f5 	.word	0x080020f5
 80020cc:	080020d1 	.word	0x080020d1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	2b06      	cmp	r3, #6
 80020d4:	d913      	bls.n	80020fe <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80020da:	e010      	b.n	80020fe <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	2b07      	cmp	r3, #7
 80020e0:	d90f      	bls.n	8002102 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80020e6:	e00c      	b.n	8002102 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	2b0f      	cmp	r3, #15
 80020ec:	d90b      	bls.n	8002106 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80020f2:	e008      	b.n	8002106 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	75fb      	strb	r3, [r7, #23]
        break;
 80020f8:	e006      	b.n	8002108 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80020fa:	bf00      	nop
 80020fc:	e004      	b.n	8002108 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80020fe:	bf00      	nop
 8002100:	e002      	b.n	8002108 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002102:	bf00      	nop
 8002104:	e000      	b.n	8002108 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002106:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002108:	7dfb      	ldrb	r3, [r7, #23]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d10d      	bne.n	800212a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f023 0118 	bic.w	r1, r3, #24
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	430a      	orrs	r2, r1
 8002128:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800212a:	7dfb      	ldrb	r3, [r7, #23]
}
 800212c:	4618      	mov	r0, r3
 800212e:	371c      	adds	r7, #28
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d101      	bne.n	800214a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e08d      	b.n	8002266 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	461a      	mov	r2, r3
 8002150:	4b47      	ldr	r3, [pc, #284]	@ (8002270 <HAL_DMA_Init+0x138>)
 8002152:	429a      	cmp	r2, r3
 8002154:	d80f      	bhi.n	8002176 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	461a      	mov	r2, r3
 800215c:	4b45      	ldr	r3, [pc, #276]	@ (8002274 <HAL_DMA_Init+0x13c>)
 800215e:	4413      	add	r3, r2
 8002160:	4a45      	ldr	r2, [pc, #276]	@ (8002278 <HAL_DMA_Init+0x140>)
 8002162:	fba2 2303 	umull	r2, r3, r2, r3
 8002166:	091b      	lsrs	r3, r3, #4
 8002168:	009a      	lsls	r2, r3, #2
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a42      	ldr	r2, [pc, #264]	@ (800227c <HAL_DMA_Init+0x144>)
 8002172:	641a      	str	r2, [r3, #64]	@ 0x40
 8002174:	e00e      	b.n	8002194 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	4b40      	ldr	r3, [pc, #256]	@ (8002280 <HAL_DMA_Init+0x148>)
 800217e:	4413      	add	r3, r2
 8002180:	4a3d      	ldr	r2, [pc, #244]	@ (8002278 <HAL_DMA_Init+0x140>)
 8002182:	fba2 2303 	umull	r2, r3, r2, r3
 8002186:	091b      	lsrs	r3, r3, #4
 8002188:	009a      	lsls	r2, r3, #2
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a3c      	ldr	r2, [pc, #240]	@ (8002284 <HAL_DMA_Init+0x14c>)
 8002192:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2202      	movs	r2, #2
 8002198:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80021aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80021b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80021d8:	68fa      	ldr	r2, [r7, #12]
 80021da:	4313      	orrs	r3, r2
 80021dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 fac2 	bl	8002770 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021f4:	d102      	bne.n	80021fc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685a      	ldr	r2, [r3, #4]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002204:	b2d2      	uxtb	r2, r2
 8002206:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002210:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d010      	beq.n	800223c <HAL_DMA_Init+0x104>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	2b04      	cmp	r3, #4
 8002220:	d80c      	bhi.n	800223c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 fae2 	bl	80027ec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	e008      	b.n	800224e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40020407 	.word	0x40020407
 8002274:	bffdfff8 	.word	0xbffdfff8
 8002278:	cccccccd 	.word	0xcccccccd
 800227c:	40020000 	.word	0x40020000
 8002280:	bffdfbf8 	.word	0xbffdfbf8
 8002284:	40020400 	.word	0x40020400

08002288 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e07b      	b.n	8002392 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f022 0201 	bic.w	r2, r2, #1
 80022a8:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	461a      	mov	r2, r3
 80022b0:	4b3a      	ldr	r3, [pc, #232]	@ (800239c <HAL_DMA_DeInit+0x114>)
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d80f      	bhi.n	80022d6 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	461a      	mov	r2, r3
 80022bc:	4b38      	ldr	r3, [pc, #224]	@ (80023a0 <HAL_DMA_DeInit+0x118>)
 80022be:	4413      	add	r3, r2
 80022c0:	4a38      	ldr	r2, [pc, #224]	@ (80023a4 <HAL_DMA_DeInit+0x11c>)
 80022c2:	fba2 2303 	umull	r2, r3, r2, r3
 80022c6:	091b      	lsrs	r3, r3, #4
 80022c8:	009a      	lsls	r2, r3, #2
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a35      	ldr	r2, [pc, #212]	@ (80023a8 <HAL_DMA_DeInit+0x120>)
 80022d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80022d4:	e00e      	b.n	80022f4 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	461a      	mov	r2, r3
 80022dc:	4b33      	ldr	r3, [pc, #204]	@ (80023ac <HAL_DMA_DeInit+0x124>)
 80022de:	4413      	add	r3, r2
 80022e0:	4a30      	ldr	r2, [pc, #192]	@ (80023a4 <HAL_DMA_DeInit+0x11c>)
 80022e2:	fba2 2303 	umull	r2, r3, r2, r3
 80022e6:	091b      	lsrs	r3, r3, #4
 80022e8:	009a      	lsls	r2, r3, #2
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a2f      	ldr	r2, [pc, #188]	@ (80023b0 <HAL_DMA_DeInit+0x128>)
 80022f2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002300:	f003 021f 	and.w	r2, r3, #31
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002308:	2101      	movs	r1, #1
 800230a:	fa01 f202 	lsl.w	r2, r1, r2
 800230e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 fa2d 	bl	8002770 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002326:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00f      	beq.n	8002350 <HAL_DMA_DeInit+0xc8>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b04      	cmp	r3, #4
 8002336:	d80b      	bhi.n	8002350 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f000 fa57 	bl	80027ec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002342:	2200      	movs	r2, #0
 8002344:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800234e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40020407 	.word	0x40020407
 80023a0:	bffdfff8 	.word	0xbffdfff8
 80023a4:	cccccccd 	.word	0xcccccccd
 80023a8:	40020000 	.word	0x40020000
 80023ac:	bffdfbf8 	.word	0xbffdfbf8
 80023b0:	40020400 	.word	0x40020400

080023b4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
 80023c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023c2:	2300      	movs	r3, #0
 80023c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d101      	bne.n	80023d4 <HAL_DMA_Start_IT+0x20>
 80023d0:	2302      	movs	r3, #2
 80023d2:	e066      	b.n	80024a2 <HAL_DMA_Start_IT+0xee>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d155      	bne.n	8002494 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2202      	movs	r2, #2
 80023ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2200      	movs	r2, #0
 80023f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f022 0201 	bic.w	r2, r2, #1
 8002404:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	68b9      	ldr	r1, [r7, #8]
 800240c:	68f8      	ldr	r0, [r7, #12]
 800240e:	f000 f970 	bl	80026f2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	2b00      	cmp	r3, #0
 8002418:	d008      	beq.n	800242c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f042 020e 	orr.w	r2, r2, #14
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	e00f      	b.n	800244c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0204 	bic.w	r2, r2, #4
 800243a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 020a 	orr.w	r2, r2, #10
 800244a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d007      	beq.n	800246a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002464:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002468:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800246e:	2b00      	cmp	r3, #0
 8002470:	d007      	beq.n	8002482 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800247c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002480:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f042 0201 	orr.w	r2, r2, #1
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	e005      	b.n	80024a0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800249c:	2302      	movs	r3, #2
 800249e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80024a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b084      	sub	sp, #16
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024b2:	2300      	movs	r3, #0
 80024b4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d00d      	beq.n	80024de <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2204      	movs	r2, #4
 80024c6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	73fb      	strb	r3, [r7, #15]
 80024dc:	e047      	b.n	800256e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 020e 	bic.w	r2, r2, #14
 80024ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f022 0201 	bic.w	r2, r2, #1
 80024fc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002508:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800250c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002512:	f003 021f 	and.w	r2, r3, #31
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251a:	2101      	movs	r1, #1
 800251c:	fa01 f202 	lsl.w	r2, r1, r2
 8002520:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800252a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002530:	2b00      	cmp	r3, #0
 8002532:	d00c      	beq.n	800254e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800253e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002542:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800254c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002562:	2b00      	cmp	r3, #0
 8002564:	d003      	beq.n	800256e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	4798      	blx	r3
    }
  }
  return status;
 800256e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3710      	adds	r7, #16
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002594:	f003 031f 	and.w	r3, r3, #31
 8002598:	2204      	movs	r2, #4
 800259a:	409a      	lsls	r2, r3
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	4013      	ands	r3, r2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d026      	beq.n	80025f2 <HAL_DMA_IRQHandler+0x7a>
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	f003 0304 	and.w	r3, r3, #4
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d021      	beq.n	80025f2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0320 	and.w	r3, r3, #32
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d107      	bne.n	80025cc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 0204 	bic.w	r2, r2, #4
 80025ca:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d0:	f003 021f 	and.w	r2, r3, #31
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d8:	2104      	movs	r1, #4
 80025da:	fa01 f202 	lsl.w	r2, r1, r2
 80025de:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d071      	beq.n	80026cc <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80025f0:	e06c      	b.n	80026cc <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f6:	f003 031f 	and.w	r3, r3, #31
 80025fa:	2202      	movs	r2, #2
 80025fc:	409a      	lsls	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	4013      	ands	r3, r2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d02e      	beq.n	8002664 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d029      	beq.n	8002664 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0320 	and.w	r3, r3, #32
 800261a:	2b00      	cmp	r3, #0
 800261c:	d10b      	bne.n	8002636 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f022 020a 	bic.w	r2, r2, #10
 800262c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2201      	movs	r2, #1
 8002632:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263a:	f003 021f 	and.w	r2, r3, #31
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	2102      	movs	r1, #2
 8002644:	fa01 f202 	lsl.w	r2, r1, r2
 8002648:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002656:	2b00      	cmp	r3, #0
 8002658:	d038      	beq.n	80026cc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002662:	e033      	b.n	80026cc <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002668:	f003 031f 	and.w	r3, r3, #31
 800266c:	2208      	movs	r2, #8
 800266e:	409a      	lsls	r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	4013      	ands	r3, r2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d02a      	beq.n	80026ce <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	2b00      	cmp	r3, #0
 8002680:	d025      	beq.n	80026ce <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 020e 	bic.w	r2, r2, #14
 8002690:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	f003 021f 	and.w	r2, r3, #31
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269e:	2101      	movs	r1, #1
 80026a0:	fa01 f202 	lsl.w	r2, r1, r2
 80026a4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d004      	beq.n	80026ce <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80026cc:	bf00      	nop
 80026ce:	bf00      	nop
}
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026e4:	b2db      	uxtb	r3, r3
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr

080026f2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026f2:	b480      	push	{r7}
 80026f4:	b085      	sub	sp, #20
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	60f8      	str	r0, [r7, #12]
 80026fa:	60b9      	str	r1, [r7, #8]
 80026fc:	607a      	str	r2, [r7, #4]
 80026fe:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002708:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800270e:	2b00      	cmp	r3, #0
 8002710:	d004      	beq.n	800271c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002716:	68fa      	ldr	r2, [r7, #12]
 8002718:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800271a:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002720:	f003 021f 	and.w	r2, r3, #31
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002728:	2101      	movs	r1, #1
 800272a:	fa01 f202 	lsl.w	r2, r1, r2
 800272e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	2b10      	cmp	r3, #16
 800273e:	d108      	bne.n	8002752 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68ba      	ldr	r2, [r7, #8]
 800274e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002750:	e007      	b.n	8002762 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	60da      	str	r2, [r3, #12]
}
 8002762:	bf00      	nop
 8002764:	3714      	adds	r7, #20
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
	...

08002770 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002770:	b480      	push	{r7}
 8002772:	b087      	sub	sp, #28
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	461a      	mov	r2, r3
 800277e:	4b16      	ldr	r3, [pc, #88]	@ (80027d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002780:	429a      	cmp	r2, r3
 8002782:	d802      	bhi.n	800278a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002784:	4b15      	ldr	r3, [pc, #84]	@ (80027dc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002786:	617b      	str	r3, [r7, #20]
 8002788:	e001      	b.n	800278e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800278a:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800278c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	b2db      	uxtb	r3, r3
 8002798:	3b08      	subs	r3, #8
 800279a:	4a12      	ldr	r2, [pc, #72]	@ (80027e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800279c:	fba2 2303 	umull	r2, r3, r2, r3
 80027a0:	091b      	lsrs	r3, r3, #4
 80027a2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a8:	089b      	lsrs	r3, r3, #2
 80027aa:	009a      	lsls	r2, r3, #2
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	4413      	add	r3, r2
 80027b0:	461a      	mov	r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a0b      	ldr	r2, [pc, #44]	@ (80027e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80027ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f003 031f 	and.w	r3, r3, #31
 80027c2:	2201      	movs	r2, #1
 80027c4:	409a      	lsls	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80027ca:	bf00      	nop
 80027cc:	371c      	adds	r7, #28
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	40020407 	.word	0x40020407
 80027dc:	40020800 	.word	0x40020800
 80027e0:	40020820 	.word	0x40020820
 80027e4:	cccccccd 	.word	0xcccccccd
 80027e8:	40020880 	.word	0x40020880

080027ec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	4b0b      	ldr	r3, [pc, #44]	@ (800282c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002800:	4413      	add	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	461a      	mov	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a08      	ldr	r2, [pc, #32]	@ (8002830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800280e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	3b01      	subs	r3, #1
 8002814:	f003 031f 	and.w	r3, r3, #31
 8002818:	2201      	movs	r2, #1
 800281a:	409a      	lsls	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002820:	bf00      	nop
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	1000823f 	.word	0x1000823f
 8002830:	40020940 	.word	0x40020940

08002834 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800283e:	2300      	movs	r3, #0
 8002840:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002842:	e15a      	b.n	8002afa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	2101      	movs	r1, #1
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	fa01 f303 	lsl.w	r3, r1, r3
 8002850:	4013      	ands	r3, r2
 8002852:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 814c 	beq.w	8002af4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 0303 	and.w	r3, r3, #3
 8002864:	2b01      	cmp	r3, #1
 8002866:	d005      	beq.n	8002874 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002870:	2b02      	cmp	r3, #2
 8002872:	d130      	bne.n	80028d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	2203      	movs	r2, #3
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	43db      	mvns	r3, r3
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	4013      	ands	r3, r2
 800288a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	68da      	ldr	r2, [r3, #12]
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	4313      	orrs	r3, r2
 800289c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028aa:	2201      	movs	r2, #1
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	fa02 f303 	lsl.w	r3, r2, r3
 80028b2:	43db      	mvns	r3, r3
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	4013      	ands	r3, r2
 80028b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	091b      	lsrs	r3, r3, #4
 80028c0:	f003 0201 	and.w	r2, r3, #1
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	693a      	ldr	r2, [r7, #16]
 80028d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	2b03      	cmp	r3, #3
 80028e0:	d017      	beq.n	8002912 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	2203      	movs	r2, #3
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	43db      	mvns	r3, r3
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	4013      	ands	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	4313      	orrs	r3, r2
 800290a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d123      	bne.n	8002966 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	08da      	lsrs	r2, r3, #3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	3208      	adds	r2, #8
 8002926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800292a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	f003 0307 	and.w	r3, r3, #7
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	220f      	movs	r2, #15
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4013      	ands	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	691a      	ldr	r2, [r3, #16]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f003 0307 	and.w	r3, r3, #7
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	4313      	orrs	r3, r2
 8002956:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	08da      	lsrs	r2, r3, #3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3208      	adds	r2, #8
 8002960:	6939      	ldr	r1, [r7, #16]
 8002962:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	2203      	movs	r2, #3
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	4013      	ands	r3, r2
 800297c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f003 0203 	and.w	r2, r3, #3
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	4313      	orrs	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 80a6 	beq.w	8002af4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002b18 <HAL_GPIO_Init+0x2e4>)
 80029aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ac:	4a5a      	ldr	r2, [pc, #360]	@ (8002b18 <HAL_GPIO_Init+0x2e4>)
 80029ae:	f043 0301 	orr.w	r3, r3, #1
 80029b2:	6613      	str	r3, [r2, #96]	@ 0x60
 80029b4:	4b58      	ldr	r3, [pc, #352]	@ (8002b18 <HAL_GPIO_Init+0x2e4>)
 80029b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	60bb      	str	r3, [r7, #8]
 80029be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029c0:	4a56      	ldr	r2, [pc, #344]	@ (8002b1c <HAL_GPIO_Init+0x2e8>)
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	089b      	lsrs	r3, r3, #2
 80029c6:	3302      	adds	r3, #2
 80029c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	220f      	movs	r2, #15
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4013      	ands	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80029ea:	d01f      	beq.n	8002a2c <HAL_GPIO_Init+0x1f8>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a4c      	ldr	r2, [pc, #304]	@ (8002b20 <HAL_GPIO_Init+0x2ec>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d019      	beq.n	8002a28 <HAL_GPIO_Init+0x1f4>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a4b      	ldr	r2, [pc, #300]	@ (8002b24 <HAL_GPIO_Init+0x2f0>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d013      	beq.n	8002a24 <HAL_GPIO_Init+0x1f0>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a4a      	ldr	r2, [pc, #296]	@ (8002b28 <HAL_GPIO_Init+0x2f4>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d00d      	beq.n	8002a20 <HAL_GPIO_Init+0x1ec>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4a49      	ldr	r2, [pc, #292]	@ (8002b2c <HAL_GPIO_Init+0x2f8>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d007      	beq.n	8002a1c <HAL_GPIO_Init+0x1e8>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a48      	ldr	r2, [pc, #288]	@ (8002b30 <HAL_GPIO_Init+0x2fc>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d101      	bne.n	8002a18 <HAL_GPIO_Init+0x1e4>
 8002a14:	2305      	movs	r3, #5
 8002a16:	e00a      	b.n	8002a2e <HAL_GPIO_Init+0x1fa>
 8002a18:	2306      	movs	r3, #6
 8002a1a:	e008      	b.n	8002a2e <HAL_GPIO_Init+0x1fa>
 8002a1c:	2304      	movs	r3, #4
 8002a1e:	e006      	b.n	8002a2e <HAL_GPIO_Init+0x1fa>
 8002a20:	2303      	movs	r3, #3
 8002a22:	e004      	b.n	8002a2e <HAL_GPIO_Init+0x1fa>
 8002a24:	2302      	movs	r3, #2
 8002a26:	e002      	b.n	8002a2e <HAL_GPIO_Init+0x1fa>
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e000      	b.n	8002a2e <HAL_GPIO_Init+0x1fa>
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	f002 0203 	and.w	r2, r2, #3
 8002a34:	0092      	lsls	r2, r2, #2
 8002a36:	4093      	lsls	r3, r2
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a3e:	4937      	ldr	r1, [pc, #220]	@ (8002b1c <HAL_GPIO_Init+0x2e8>)
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	089b      	lsrs	r3, r3, #2
 8002a44:	3302      	adds	r3, #2
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a4c:	4b39      	ldr	r3, [pc, #228]	@ (8002b34 <HAL_GPIO_Init+0x300>)
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	43db      	mvns	r3, r3
 8002a56:	693a      	ldr	r2, [r7, #16]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d003      	beq.n	8002a70 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a70:	4a30      	ldr	r2, [pc, #192]	@ (8002b34 <HAL_GPIO_Init+0x300>)
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a76:	4b2f      	ldr	r3, [pc, #188]	@ (8002b34 <HAL_GPIO_Init+0x300>)
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	4013      	ands	r3, r2
 8002a84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a9a:	4a26      	ldr	r2, [pc, #152]	@ (8002b34 <HAL_GPIO_Init+0x300>)
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002aa0:	4b24      	ldr	r3, [pc, #144]	@ (8002b34 <HAL_GPIO_Init+0x300>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	4013      	ands	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d003      	beq.n	8002ac4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ac4:	4a1b      	ldr	r2, [pc, #108]	@ (8002b34 <HAL_GPIO_Init+0x300>)
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002aca:	4b1a      	ldr	r3, [pc, #104]	@ (8002b34 <HAL_GPIO_Init+0x300>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d003      	beq.n	8002aee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002aee:	4a11      	ldr	r2, [pc, #68]	@ (8002b34 <HAL_GPIO_Init+0x300>)
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	3301      	adds	r3, #1
 8002af8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	fa22 f303 	lsr.w	r3, r2, r3
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f47f ae9d 	bne.w	8002844 <HAL_GPIO_Init+0x10>
  }
}
 8002b0a:	bf00      	nop
 8002b0c:	bf00      	nop
 8002b0e:	371c      	adds	r7, #28
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	40010000 	.word	0x40010000
 8002b20:	48000400 	.word	0x48000400
 8002b24:	48000800 	.word	0x48000800
 8002b28:	48000c00 	.word	0x48000c00
 8002b2c:	48001000 	.word	0x48001000
 8002b30:	48001400 	.word	0x48001400
 8002b34:	40010400 	.word	0x40010400

08002b38 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b087      	sub	sp, #28
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002b42:	2300      	movs	r3, #0
 8002b44:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8002b46:	e0bd      	b.n	8002cc4 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8002b48:	2201      	movs	r2, #1
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	4013      	ands	r3, r2
 8002b54:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 80b0 	beq.w	8002cbe <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8002b5e:	4a60      	ldr	r2, [pc, #384]	@ (8002ce0 <HAL_GPIO_DeInit+0x1a8>)
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	089b      	lsrs	r3, r3, #2
 8002b64:	3302      	adds	r3, #2
 8002b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b6a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	f003 0303 	and.w	r3, r3, #3
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	220f      	movs	r2, #15
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b86:	d01f      	beq.n	8002bc8 <HAL_GPIO_DeInit+0x90>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a56      	ldr	r2, [pc, #344]	@ (8002ce4 <HAL_GPIO_DeInit+0x1ac>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d019      	beq.n	8002bc4 <HAL_GPIO_DeInit+0x8c>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a55      	ldr	r2, [pc, #340]	@ (8002ce8 <HAL_GPIO_DeInit+0x1b0>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d013      	beq.n	8002bc0 <HAL_GPIO_DeInit+0x88>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a54      	ldr	r2, [pc, #336]	@ (8002cec <HAL_GPIO_DeInit+0x1b4>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d00d      	beq.n	8002bbc <HAL_GPIO_DeInit+0x84>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a53      	ldr	r2, [pc, #332]	@ (8002cf0 <HAL_GPIO_DeInit+0x1b8>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d007      	beq.n	8002bb8 <HAL_GPIO_DeInit+0x80>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a52      	ldr	r2, [pc, #328]	@ (8002cf4 <HAL_GPIO_DeInit+0x1bc>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d101      	bne.n	8002bb4 <HAL_GPIO_DeInit+0x7c>
 8002bb0:	2305      	movs	r3, #5
 8002bb2:	e00a      	b.n	8002bca <HAL_GPIO_DeInit+0x92>
 8002bb4:	2306      	movs	r3, #6
 8002bb6:	e008      	b.n	8002bca <HAL_GPIO_DeInit+0x92>
 8002bb8:	2304      	movs	r3, #4
 8002bba:	e006      	b.n	8002bca <HAL_GPIO_DeInit+0x92>
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e004      	b.n	8002bca <HAL_GPIO_DeInit+0x92>
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	e002      	b.n	8002bca <HAL_GPIO_DeInit+0x92>
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e000      	b.n	8002bca <HAL_GPIO_DeInit+0x92>
 8002bc8:	2300      	movs	r3, #0
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	f002 0203 	and.w	r2, r2, #3
 8002bd0:	0092      	lsls	r2, r2, #2
 8002bd2:	4093      	lsls	r3, r2
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d132      	bne.n	8002c40 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002bda:	4b47      	ldr	r3, [pc, #284]	@ (8002cf8 <HAL_GPIO_DeInit+0x1c0>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	43db      	mvns	r3, r3
 8002be2:	4945      	ldr	r1, [pc, #276]	@ (8002cf8 <HAL_GPIO_DeInit+0x1c0>)
 8002be4:	4013      	ands	r3, r2
 8002be6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002be8:	4b43      	ldr	r3, [pc, #268]	@ (8002cf8 <HAL_GPIO_DeInit+0x1c0>)
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	43db      	mvns	r3, r3
 8002bf0:	4941      	ldr	r1, [pc, #260]	@ (8002cf8 <HAL_GPIO_DeInit+0x1c0>)
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002bf6:	4b40      	ldr	r3, [pc, #256]	@ (8002cf8 <HAL_GPIO_DeInit+0x1c0>)
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	43db      	mvns	r3, r3
 8002bfe:	493e      	ldr	r1, [pc, #248]	@ (8002cf8 <HAL_GPIO_DeInit+0x1c0>)
 8002c00:	4013      	ands	r3, r2
 8002c02:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002c04:	4b3c      	ldr	r3, [pc, #240]	@ (8002cf8 <HAL_GPIO_DeInit+0x1c0>)
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	493a      	ldr	r1, [pc, #232]	@ (8002cf8 <HAL_GPIO_DeInit+0x1c0>)
 8002c0e:	4013      	ands	r3, r2
 8002c10:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	f003 0303 	and.w	r3, r3, #3
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	220f      	movs	r2, #15
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002c22:	4a2f      	ldr	r2, [pc, #188]	@ (8002ce0 <HAL_GPIO_DeInit+0x1a8>)
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	089b      	lsrs	r3, r3, #2
 8002c28:	3302      	adds	r3, #2
 8002c2a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	43da      	mvns	r2, r3
 8002c32:	482b      	ldr	r0, [pc, #172]	@ (8002ce0 <HAL_GPIO_DeInit+0x1a8>)
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	089b      	lsrs	r3, r3, #2
 8002c38:	400a      	ands	r2, r1
 8002c3a:	3302      	adds	r3, #2
 8002c3c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	2103      	movs	r1, #3
 8002c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	08da      	lsrs	r2, r3, #3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	3208      	adds	r2, #8
 8002c5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	220f      	movs	r2, #15
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	697a      	ldr	r2, [r7, #20]
 8002c72:	08d2      	lsrs	r2, r2, #3
 8002c74:	4019      	ands	r1, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	3208      	adds	r2, #8
 8002c7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68da      	ldr	r2, [r3, #12]
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	2103      	movs	r1, #3
 8002c88:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	401a      	ands	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685a      	ldr	r2, [r3, #4]
 8002c98:	2101      	movs	r1, #1
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	2103      	movs	r1, #3
 8002cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	401a      	ands	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	609a      	str	r2, [r3, #8]
    }

    position++;
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f47f af3b 	bne.w	8002b48 <HAL_GPIO_DeInit+0x10>
  }
}
 8002cd2:	bf00      	nop
 8002cd4:	bf00      	nop
 8002cd6:	371c      	adds	r7, #28
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	40010000 	.word	0x40010000
 8002ce4:	48000400 	.word	0x48000400
 8002ce8:	48000800 	.word	0x48000800
 8002cec:	48000c00 	.word	0x48000c00
 8002cf0:	48001000 	.word	0x48001000
 8002cf4:	48001400 	.word	0x48001400
 8002cf8:	40010400 	.word	0x40010400

08002cfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	460b      	mov	r3, r1
 8002d06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691a      	ldr	r2, [r3, #16]
 8002d0c:	887b      	ldrh	r3, [r7, #2]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d002      	beq.n	8002d1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d14:	2301      	movs	r3, #1
 8002d16:	73fb      	strb	r3, [r7, #15]
 8002d18:	e001      	b.n	8002d1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	460b      	mov	r3, r1
 8002d36:	807b      	strh	r3, [r7, #2]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d3c:	787b      	ldrb	r3, [r7, #1]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d42:	887a      	ldrh	r2, [r7, #2]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d48:	e002      	b.n	8002d50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d4a:	887a      	ldrh	r2, [r7, #2]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e08d      	b.n	8002e8a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d106      	bne.n	8002d88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7fe fb40 	bl	8001408 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2224      	movs	r2, #36	@ 0x24
 8002d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0201 	bic.w	r2, r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002dac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dbc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d107      	bne.n	8002dd6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	e006      	b.n	8002de4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689a      	ldr	r2, [r3, #8]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002de2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d108      	bne.n	8002dfe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685a      	ldr	r2, [r3, #4]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002dfa:	605a      	str	r2, [r3, #4]
 8002dfc:	e007      	b.n	8002e0e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e0c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e20:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68da      	ldr	r2, [r3, #12]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e30:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	691a      	ldr	r2, [r3, #16]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69d9      	ldr	r1, [r3, #28]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a1a      	ldr	r2, [r3, #32]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0201 	orr.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b082      	sub	sp, #8
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d101      	bne.n	8002ea4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e021      	b.n	8002ee8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2224      	movs	r2, #36	@ 0x24
 8002ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 0201 	bic.w	r2, r2, #1
 8002eba:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f7fe fb6b 	bl	8001598 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b08a      	sub	sp, #40	@ 0x28
 8002ef4:	af02      	add	r7, sp, #8
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	607a      	str	r2, [r7, #4]
 8002efa:	461a      	mov	r2, r3
 8002efc:	460b      	mov	r3, r1
 8002efe:	817b      	strh	r3, [r7, #10]
 8002f00:	4613      	mov	r3, r2
 8002f02:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8002f04:	2300      	movs	r3, #0
 8002f06:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b20      	cmp	r3, #32
 8002f12:	f040 80ef 	bne.w	80030f4 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f24:	d101      	bne.n	8002f2a <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8002f26:	2302      	movs	r3, #2
 8002f28:	e0e5      	b.n	80030f6 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d101      	bne.n	8002f38 <HAL_I2C_Master_Transmit_DMA+0x48>
 8002f34:	2302      	movs	r3, #2
 8002f36:	e0de      	b.n	80030f6 <HAL_I2C_Master_Transmit_DMA+0x206>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2221      	movs	r2, #33	@ 0x21
 8002f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2210      	movs	r2, #16
 8002f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2200      	movs	r2, #0
 8002f54:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	893a      	ldrh	r2, [r7, #8]
 8002f60:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	4a66      	ldr	r2, [pc, #408]	@ (8003100 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8002f66:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	4a66      	ldr	r2, [pc, #408]	@ (8003104 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8002f6c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	2bff      	cmp	r3, #255	@ 0xff
 8002f76:	d906      	bls.n	8002f86 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	22ff      	movs	r2, #255	@ 0xff
 8002f7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002f7e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f82:	61fb      	str	r3, [r7, #28]
 8002f84:	e007      	b.n	8002f96 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002f90:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f94:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d01a      	beq.n	8002fd4 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa2:	781a      	ldrb	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fae:	1c5a      	adds	r2, r3, #1
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb8:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d074      	beq.n	80030c6 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d022      	beq.n	800302a <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe8:	4a47      	ldr	r2, [pc, #284]	@ (8003108 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8002fea:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff0:	4a46      	ldr	r2, [pc, #280]	@ (800310c <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8002ff2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003000:	2200      	movs	r2, #0
 8003002:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300c:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8003014:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800301a:	f7ff f9cb 	bl	80023b4 <HAL_DMA_Start_IT>
 800301e:	4603      	mov	r3, r0
 8003020:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003022:	7dfb      	ldrb	r3, [r7, #23]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d13a      	bne.n	800309e <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8003028:	e013      	b.n	8003052 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2220      	movs	r2, #32
 800302e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e051      	b.n	80030f6 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003056:	b2db      	uxtb	r3, r3
 8003058:	3301      	adds	r3, #1
 800305a:	b2da      	uxtb	r2, r3
 800305c:	8979      	ldrh	r1, [r7, #10]
 800305e:	4b2c      	ldr	r3, [pc, #176]	@ (8003110 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8003060:	9300      	str	r3, [sp, #0]
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f001 fcf7 	bl	8004a58 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800306e:	b29a      	uxth	r2, r3
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	b29a      	uxth	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003084:	2110      	movs	r1, #16
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f001 fd18 	bl	8004abc <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	e028      	b.n	80030f0 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b2:	f043 0210 	orr.w	r2, r3, #16
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e017      	b.n	80030f6 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	4a12      	ldr	r2, [pc, #72]	@ (8003114 <HAL_I2C_Master_Transmit_DMA+0x224>)
 80030ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	b2da      	uxtb	r2, r3
 80030d0:	8979      	ldrh	r1, [r7, #10]
 80030d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003110 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80030d4:	9300      	str	r3, [sp, #0]
 80030d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f001 fcbc 	bl	8004a58 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80030e8:	2101      	movs	r1, #1
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f001 fce6 	bl	8004abc <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80030f0:	2300      	movs	r3, #0
 80030f2:	e000      	b.n	80030f6 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 80030f4:	2302      	movs	r3, #2
  }
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3720      	adds	r7, #32
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	ffff0000 	.word	0xffff0000
 8003104:	080038f3 	.word	0x080038f3
 8003108:	080048c3 	.word	0x080048c3
 800310c:	080049ef 	.word	0x080049ef
 8003110:	80002000 	.word	0x80002000
 8003114:	08003483 	.word	0x08003483

08003118 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b088      	sub	sp, #32
 800311c:	af02      	add	r7, sp, #8
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	607a      	str	r2, [r7, #4]
 8003122:	461a      	mov	r2, r3
 8003124:	460b      	mov	r3, r1
 8003126:	817b      	strh	r3, [r7, #10]
 8003128:	4613      	mov	r3, r2
 800312a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2b20      	cmp	r3, #32
 8003136:	f040 80cd 	bne.w	80032d4 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003144:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003148:	d101      	bne.n	800314e <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 800314a:	2302      	movs	r3, #2
 800314c:	e0c3      	b.n	80032d6 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003154:	2b01      	cmp	r3, #1
 8003156:	d101      	bne.n	800315c <HAL_I2C_Master_Receive_DMA+0x44>
 8003158:	2302      	movs	r3, #2
 800315a:	e0bc      	b.n	80032d6 <HAL_I2C_Master_Receive_DMA+0x1be>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2222      	movs	r2, #34	@ 0x22
 8003168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2210      	movs	r2, #16
 8003170:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	893a      	ldrh	r2, [r7, #8]
 8003184:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4a55      	ldr	r2, [pc, #340]	@ (80032e0 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 800318a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	4a55      	ldr	r2, [pc, #340]	@ (80032e4 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8003190:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003196:	b29b      	uxth	r3, r3
 8003198:	2bff      	cmp	r3, #255	@ 0xff
 800319a:	d906      	bls.n	80031aa <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	22ff      	movs	r2, #255	@ 0xff
 80031a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80031a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031a6:	617b      	str	r3, [r7, #20]
 80031a8:	e007      	b.n	80031ba <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80031b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031b8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d070      	beq.n	80032a4 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d020      	beq.n	800320c <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ce:	4a46      	ldr	r2, [pc, #280]	@ (80032e8 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 80031d0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d6:	4a45      	ldr	r2, [pc, #276]	@ (80032ec <HAL_I2C_Master_Receive_DMA+0x1d4>)
 80031d8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031de:	2200      	movs	r2, #0
 80031e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e6:	2200      	movs	r2, #0
 80031e8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	3324      	adds	r3, #36	@ 0x24
 80031f4:	4619      	mov	r1, r3
 80031f6:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80031fc:	f7ff f8da 	bl	80023b4 <HAL_DMA_Start_IT>
 8003200:	4603      	mov	r3, r0
 8003202:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003204:	7cfb      	ldrb	r3, [r7, #19]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d138      	bne.n	800327c <HAL_I2C_Master_Receive_DMA+0x164>
 800320a:	e013      	b.n	8003234 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2220      	movs	r2, #32
 8003210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003220:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e050      	b.n	80032d6 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003238:	b2da      	uxtb	r2, r3
 800323a:	8979      	ldrh	r1, [r7, #10]
 800323c:	4b2c      	ldr	r3, [pc, #176]	@ (80032f0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f001 fc08 	bl	8004a58 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800324c:	b29a      	uxth	r2, r3
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	b29a      	uxth	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003262:	2110      	movs	r1, #16
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f001 fc29 	bl	8004abc <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003278:	601a      	str	r2, [r3, #0]
 800327a:	e029      	b.n	80032d0 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2220      	movs	r2, #32
 8003280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003290:	f043 0210 	orr.w	r2, r3, #16
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e018      	b.n	80032d6 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	4a13      	ldr	r2, [pc, #76]	@ (80032f4 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 80032a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	8979      	ldrh	r1, [r7, #10]
 80032b2:	4b0f      	ldr	r3, [pc, #60]	@ (80032f0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f001 fbcc 	bl	8004a58 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80032c8:	2102      	movs	r1, #2
 80032ca:	68f8      	ldr	r0, [r7, #12]
 80032cc:	f001 fbf6 	bl	8004abc <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	e000      	b.n	80032d6 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 80032d4:	2302      	movs	r3, #2
  }
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3718      	adds	r7, #24
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	ffff0000 	.word	0xffff0000
 80032e4:	080038f3 	.word	0x080038f3
 80032e8:	08004959 	.word	0x08004959
 80032ec:	080049ef 	.word	0x080049ef
 80032f0:	80002400 	.word	0x80002400
 80032f4:	08003483 	.word	0x08003483

080032f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003314:	2b00      	cmp	r3, #0
 8003316:	d005      	beq.n	8003324 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800331c:	68ba      	ldr	r2, [r7, #8]
 800331e:	68f9      	ldr	r1, [r7, #12]
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	4798      	blx	r3
  }
}
 8003324:	bf00      	nop
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	0a1b      	lsrs	r3, r3, #8
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	2b00      	cmp	r3, #0
 800334e:	d010      	beq.n	8003372 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	09db      	lsrs	r3, r3, #7
 8003354:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00a      	beq.n	8003372 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003360:	f043 0201 	orr.w	r2, r3, #1
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003370:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	0a9b      	lsrs	r3, r3, #10
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b00      	cmp	r3, #0
 800337c:	d010      	beq.n	80033a0 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	09db      	lsrs	r3, r3, #7
 8003382:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00a      	beq.n	80033a0 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338e:	f043 0208 	orr.w	r2, r3, #8
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800339e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	0a5b      	lsrs	r3, r3, #9
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d010      	beq.n	80033ce <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	09db      	lsrs	r3, r3, #7
 80033b0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00a      	beq.n	80033ce <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033bc:	f043 0202 	orr.w	r2, r3, #2
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033cc:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f003 030b 	and.w	r3, r3, #11
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80033de:	68f9      	ldr	r1, [r7, #12]
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f001 f933 	bl	800464c <I2C_ITError>
  }
}
 80033e6:	bf00      	nop
 80033e8:	3718      	adds	r7, #24
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}

080033ee <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80033ee:	b480      	push	{r7}
 80033f0:	b083      	sub	sp, #12
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr

08003402 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003416:	b480      	push	{r7}
 8003418:	b083      	sub	sp, #12
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
 800341e:	460b      	mov	r3, r1
 8003420:	70fb      	strb	r3, [r7, #3]
 8003422:	4613      	mov	r3, r2
 8003424:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003426:	bf00      	nop
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003432:	b480      	push	{r7}
 8003434:	b083      	sub	sp, #12
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b088      	sub	sp, #32
 8003486:	af02      	add	r7, sp, #8
 8003488:	60f8      	str	r0, [r7, #12]
 800348a:	60b9      	str	r1, [r7, #8]
 800348c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003498:	2b01      	cmp	r3, #1
 800349a:	d101      	bne.n	80034a0 <I2C_Master_ISR_IT+0x1e>
 800349c:	2302      	movs	r3, #2
 800349e:	e120      	b.n	80036e2 <I2C_Master_ISR_IT+0x260>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	091b      	lsrs	r3, r3, #4
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d013      	beq.n	80034dc <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	091b      	lsrs	r3, r3, #4
 80034b8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00d      	beq.n	80034dc <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2210      	movs	r2, #16
 80034c6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034cc:	f043 0204 	orr.w	r2, r3, #4
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f001 f9d0 	bl	800487a <I2C_Flush_TXDR>
 80034da:	e0ed      	b.n	80036b8 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	089b      	lsrs	r3, r3, #2
 80034e0:	f003 0301 	and.w	r3, r3, #1
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d023      	beq.n	8003530 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	089b      	lsrs	r3, r3, #2
 80034ec:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d01d      	beq.n	8003530 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	f023 0304 	bic.w	r3, r3, #4
 80034fa:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350e:	1c5a      	adds	r2, r3, #1
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003518:	3b01      	subs	r3, #1
 800351a:	b29a      	uxth	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003524:	b29b      	uxth	r3, r3
 8003526:	3b01      	subs	r3, #1
 8003528:	b29a      	uxth	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800352e:	e0c3      	b.n	80036b8 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	099b      	lsrs	r3, r3, #6
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	2b00      	cmp	r3, #0
 800353a:	d12a      	bne.n	8003592 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	085b      	lsrs	r3, r3, #1
 8003540:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8003544:	2b00      	cmp	r3, #0
 8003546:	d024      	beq.n	8003592 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	085b      	lsrs	r3, r3, #1
 800354c:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003550:	2b00      	cmp	r3, #0
 8003552:	d01e      	beq.n	8003592 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003558:	b29b      	uxth	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 80ac 	beq.w	80036b8 <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003564:	781a      	ldrb	r2, [r3, #0]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003570:	1c5a      	adds	r2, r3, #1
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800357a:	3b01      	subs	r3, #1
 800357c:	b29a      	uxth	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003586:	b29b      	uxth	r3, r3
 8003588:	3b01      	subs	r3, #1
 800358a:	b29a      	uxth	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8003590:	e092      	b.n	80036b8 <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	09db      	lsrs	r3, r3, #7
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d05d      	beq.n	800365a <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	099b      	lsrs	r3, r3, #6
 80035a2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d057      	beq.n	800365a <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d040      	beq.n	8003636 <I2C_Master_ISR_IT+0x1b4>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d13c      	bne.n	8003636 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035c8:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	2bff      	cmp	r3, #255	@ 0xff
 80035d2:	d90e      	bls.n	80035f2 <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	22ff      	movs	r2, #255	@ 0xff
 80035d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035de:	b2da      	uxtb	r2, r3
 80035e0:	8a79      	ldrh	r1, [r7, #18]
 80035e2:	2300      	movs	r3, #0
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	f001 fa34 	bl	8004a58 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035f0:	e032      	b.n	8003658 <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003600:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003604:	d00b      	beq.n	800361e <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800360a:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003610:	8a79      	ldrh	r1, [r7, #18]
 8003612:	2000      	movs	r0, #0
 8003614:	9000      	str	r0, [sp, #0]
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f001 fa1e 	bl	8004a58 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800361c:	e01c      	b.n	8003658 <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003622:	b2da      	uxtb	r2, r3
 8003624:	8a79      	ldrh	r1, [r7, #18]
 8003626:	2300      	movs	r3, #0
 8003628:	9300      	str	r3, [sp, #0]
 800362a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f001 fa12 	bl	8004a58 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003634:	e010      	b.n	8003658 <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003640:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003644:	d003      	beq.n	800364e <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f000 fcdb 	bl	8004002 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800364c:	e034      	b.n	80036b8 <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800364e:	2140      	movs	r1, #64	@ 0x40
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f000 fffb 	bl	800464c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003656:	e02f      	b.n	80036b8 <I2C_Master_ISR_IT+0x236>
 8003658:	e02e      	b.n	80036b8 <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	099b      	lsrs	r3, r3, #6
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b00      	cmp	r3, #0
 8003664:	d028      	beq.n	80036b8 <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	099b      	lsrs	r3, r3, #6
 800366a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800366e:	2b00      	cmp	r3, #0
 8003670:	d022      	beq.n	80036b8 <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003676:	b29b      	uxth	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	d119      	bne.n	80036b0 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003686:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800368a:	d015      	beq.n	80036b8 <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003690:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003694:	d108      	bne.n	80036a8 <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685a      	ldr	r2, [r3, #4]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036a4:	605a      	str	r2, [r3, #4]
 80036a6:	e007      	b.n	80036b8 <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f000 fcaa 	bl	8004002 <I2C_ITMasterSeqCplt>
 80036ae:	e003      	b.n	80036b8 <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80036b0:	2140      	movs	r1, #64	@ 0x40
 80036b2:	68f8      	ldr	r0, [r7, #12]
 80036b4:	f000 ffca 	bl	800464c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	095b      	lsrs	r3, r3, #5
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d009      	beq.n	80036d8 <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	095b      	lsrs	r3, r3, #5
 80036c8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d003      	beq.n	80036d8 <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80036d0:	6979      	ldr	r1, [r7, #20]
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f000 fd30 	bl	8004138 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3718      	adds	r7, #24
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b086      	sub	sp, #24
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	60f8      	str	r0, [r7, #12]
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003706:	2b01      	cmp	r3, #1
 8003708:	d101      	bne.n	800370e <I2C_Slave_ISR_IT+0x24>
 800370a:	2302      	movs	r3, #2
 800370c:	e0ed      	b.n	80038ea <I2C_Slave_ISR_IT+0x200>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2201      	movs	r2, #1
 8003712:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	095b      	lsrs	r3, r3, #5
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00a      	beq.n	8003738 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	095b      	lsrs	r3, r3, #5
 8003726:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800372a:	2b00      	cmp	r3, #0
 800372c:	d004      	beq.n	8003738 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800372e:	6939      	ldr	r1, [r7, #16]
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 fdcb 	bl	80042cc <I2C_ITSlaveCplt>
 8003736:	e0d3      	b.n	80038e0 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	091b      	lsrs	r3, r3, #4
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b00      	cmp	r3, #0
 8003742:	d04d      	beq.n	80037e0 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	091b      	lsrs	r3, r3, #4
 8003748:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800374c:	2b00      	cmp	r3, #0
 800374e:	d047      	beq.n	80037e0 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003754:	b29b      	uxth	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d128      	bne.n	80037ac <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b28      	cmp	r3, #40	@ 0x28
 8003764:	d108      	bne.n	8003778 <I2C_Slave_ISR_IT+0x8e>
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800376c:	d104      	bne.n	8003778 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800376e:	6939      	ldr	r1, [r7, #16]
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 ff15 	bl	80045a0 <I2C_ITListenCplt>
 8003776:	e032      	b.n	80037de <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800377e:	b2db      	uxtb	r3, r3
 8003780:	2b29      	cmp	r3, #41	@ 0x29
 8003782:	d10e      	bne.n	80037a2 <I2C_Slave_ISR_IT+0xb8>
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800378a:	d00a      	beq.n	80037a2 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2210      	movs	r2, #16
 8003792:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003794:	68f8      	ldr	r0, [r7, #12]
 8003796:	f001 f870 	bl	800487a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f000 fc6e 	bl	800407c <I2C_ITSlaveSeqCplt>
 80037a0:	e01d      	b.n	80037de <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2210      	movs	r2, #16
 80037a8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80037aa:	e096      	b.n	80038da <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2210      	movs	r2, #16
 80037b2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b8:	f043 0204 	orr.w	r2, r3, #4
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d004      	beq.n	80037d0 <I2C_Slave_ISR_IT+0xe6>
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037cc:	f040 8085 	bne.w	80038da <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d4:	4619      	mov	r1, r3
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f000 ff38 	bl	800464c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80037dc:	e07d      	b.n	80038da <I2C_Slave_ISR_IT+0x1f0>
 80037de:	e07c      	b.n	80038da <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	089b      	lsrs	r3, r3, #2
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d030      	beq.n	800384e <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	089b      	lsrs	r3, r3, #2
 80037f0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d02a      	beq.n	800384e <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d018      	beq.n	8003834 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380c:	b2d2      	uxtb	r2, r2
 800380e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003814:	1c5a      	adds	r2, r3, #1
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800381e:	3b01      	subs	r3, #1
 8003820:	b29a      	uxth	r2, r3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800382a:	b29b      	uxth	r3, r3
 800382c:	3b01      	subs	r3, #1
 800382e:	b29a      	uxth	r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003838:	b29b      	uxth	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d14f      	bne.n	80038de <I2C_Slave_ISR_IT+0x1f4>
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003844:	d04b      	beq.n	80038de <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 fc18 	bl	800407c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800384c:	e047      	b.n	80038de <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	08db      	lsrs	r3, r3, #3
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00a      	beq.n	8003870 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	08db      	lsrs	r3, r3, #3
 800385e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003862:	2b00      	cmp	r3, #0
 8003864:	d004      	beq.n	8003870 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003866:	6939      	ldr	r1, [r7, #16]
 8003868:	68f8      	ldr	r0, [r7, #12]
 800386a:	f000 fb46 	bl	8003efa <I2C_ITAddrCplt>
 800386e:	e037      	b.n	80038e0 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	085b      	lsrs	r3, r3, #1
 8003874:	f003 0301 	and.w	r3, r3, #1
 8003878:	2b00      	cmp	r3, #0
 800387a:	d031      	beq.n	80038e0 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	085b      	lsrs	r3, r3, #1
 8003880:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003884:	2b00      	cmp	r3, #0
 8003886:	d02b      	beq.n	80038e0 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800388c:	b29b      	uxth	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d018      	beq.n	80038c4 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003896:	781a      	ldrb	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	3b01      	subs	r3, #1
 80038b0:	b29a      	uxth	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ba:	3b01      	subs	r3, #1
 80038bc:	b29a      	uxth	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	851a      	strh	r2, [r3, #40]	@ 0x28
 80038c2:	e00d      	b.n	80038e0 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038ca:	d002      	beq.n	80038d2 <I2C_Slave_ISR_IT+0x1e8>
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d106      	bne.n	80038e0 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f000 fbd2 	bl	800407c <I2C_ITSlaveSeqCplt>
 80038d8:	e002      	b.n	80038e0 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80038da:	bf00      	nop
 80038dc:	e000      	b.n	80038e0 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80038de:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3718      	adds	r7, #24
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b088      	sub	sp, #32
 80038f6:	af02      	add	r7, sp, #8
 80038f8:	60f8      	str	r0, [r7, #12]
 80038fa:	60b9      	str	r1, [r7, #8]
 80038fc:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <I2C_Master_ISR_DMA+0x1a>
 8003908:	2302      	movs	r3, #2
 800390a:	e0e1      	b.n	8003ad0 <I2C_Master_ISR_DMA+0x1de>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	091b      	lsrs	r3, r3, #4
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d017      	beq.n	8003950 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	091b      	lsrs	r3, r3, #4
 8003924:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003928:	2b00      	cmp	r3, #0
 800392a:	d011      	beq.n	8003950 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2210      	movs	r2, #16
 8003932:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003938:	f043 0204 	orr.w	r2, r3, #4
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003940:	2120      	movs	r1, #32
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f001 f8ba 	bl	8004abc <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f000 ff96 	bl	800487a <I2C_Flush_TXDR>
 800394e:	e0ba      	b.n	8003ac6 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	09db      	lsrs	r3, r3, #7
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b00      	cmp	r3, #0
 800395a:	d072      	beq.n	8003a42 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	099b      	lsrs	r3, r3, #6
 8003960:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003964:	2b00      	cmp	r3, #0
 8003966:	d06c      	beq.n	8003a42 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003976:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800397c:	b29b      	uxth	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d04e      	beq.n	8003a20 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	b29b      	uxth	r3, r3
 800398a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800398e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003994:	b29b      	uxth	r3, r3
 8003996:	2bff      	cmp	r3, #255	@ 0xff
 8003998:	d906      	bls.n	80039a8 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	22ff      	movs	r2, #255	@ 0xff
 800399e:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 80039a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039a4:	617b      	str	r3, [r7, #20]
 80039a6:	e010      	b.n	80039ca <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80039ba:	d003      	beq.n	80039c4 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c0:	617b      	str	r3, [r7, #20]
 80039c2:	e002      	b.n	80039ca <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80039c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039c8:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ce:	b2da      	uxtb	r2, r3
 80039d0:	8a79      	ldrh	r1, [r7, #18]
 80039d2:	2300      	movs	r3, #0
 80039d4:	9300      	str	r3, [sp, #0]
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f001 f83d 	bl	8004a58 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2b22      	cmp	r3, #34	@ 0x22
 80039fa:	d108      	bne.n	8003a0e <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a0a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003a0c:	e05b      	b.n	8003ac6 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a1c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003a1e:	e052      	b.n	8003ac6 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a2e:	d003      	beq.n	8003a38 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f000 fae6 	bl	8004002 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003a36:	e046      	b.n	8003ac6 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003a38:	2140      	movs	r1, #64	@ 0x40
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 fe06 	bl	800464c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003a40:	e041      	b.n	8003ac6 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	099b      	lsrs	r3, r3, #6
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d029      	beq.n	8003aa2 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	099b      	lsrs	r3, r3, #6
 8003a52:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d023      	beq.n	8003aa2 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d119      	bne.n	8003a98 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a72:	d027      	beq.n	8003ac4 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a78:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a7c:	d108      	bne.n	8003a90 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	685a      	ldr	r2, [r3, #4]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a8c:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003a8e:	e019      	b.n	8003ac4 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f000 fab6 	bl	8004002 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003a96:	e015      	b.n	8003ac4 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003a98:	2140      	movs	r1, #64	@ 0x40
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f000 fdd6 	bl	800464c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003aa0:	e010      	b.n	8003ac4 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	095b      	lsrs	r3, r3, #5
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00b      	beq.n	8003ac6 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	095b      	lsrs	r3, r3, #5
 8003ab2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d005      	beq.n	8003ac6 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003aba:	68b9      	ldr	r1, [r7, #8]
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f000 fb3b 	bl	8004138 <I2C_ITMasterCplt>
 8003ac2:	e000      	b.n	8003ac6 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8003ac4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3718      	adds	r7, #24
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b088      	sub	sp, #32
 8003adc:	af02      	add	r7, sp, #8
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003ae4:	4b92      	ldr	r3, [pc, #584]	@ (8003d30 <I2C_Mem_ISR_DMA+0x258>)
 8003ae6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d101      	bne.n	8003af6 <I2C_Mem_ISR_DMA+0x1e>
 8003af2:	2302      	movs	r3, #2
 8003af4:	e118      	b.n	8003d28 <I2C_Mem_ISR_DMA+0x250>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	091b      	lsrs	r3, r3, #4
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d017      	beq.n	8003b3a <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	091b      	lsrs	r3, r3, #4
 8003b0e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d011      	beq.n	8003b3a <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2210      	movs	r2, #16
 8003b1c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b22:	f043 0204 	orr.w	r2, r3, #4
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003b2a:	2120      	movs	r1, #32
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f000 ffc5 	bl	8004abc <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 fea1 	bl	800487a <I2C_Flush_TXDR>
 8003b38:	e0f1      	b.n	8003d1e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	085b      	lsrs	r3, r3, #1
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00f      	beq.n	8003b66 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	085b      	lsrs	r3, r3, #1
 8003b4a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d009      	beq.n	8003b66 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b5a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b62:	651a      	str	r2, [r3, #80]	@ 0x50
 8003b64:	e0db      	b.n	8003d1e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	09db      	lsrs	r3, r3, #7
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d060      	beq.n	8003c34 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	099b      	lsrs	r3, r3, #6
 8003b76:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d05a      	beq.n	8003c34 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003b7e:	2101      	movs	r1, #1
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f001 f81f 	bl	8004bc4 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003b86:	2110      	movs	r1, #16
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f000 ff97 	bl	8004abc <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d048      	beq.n	8003c2a <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	2bff      	cmp	r3, #255	@ 0xff
 8003ba0:	d910      	bls.n	8003bc4 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	22ff      	movs	r2, #255	@ 0xff
 8003ba6:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bac:	b299      	uxth	r1, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb2:	b2da      	uxtb	r2, r3
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 ff4b 	bl	8004a58 <I2C_TransferConfig>
 8003bc2:	e011      	b.n	8003be8 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bd2:	b299      	uxth	r1, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bd8:	b2da      	uxtb	r2, r3
 8003bda:	2300      	movs	r3, #0
 8003bdc:	9300      	str	r3, [sp, #0]
 8003bde:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 ff38 	bl	8004a58 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b22      	cmp	r3, #34	@ 0x22
 8003c04:	d108      	bne.n	8003c18 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c14:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003c16:	e082      	b.n	8003d1e <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c26:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003c28:	e079      	b.n	8003d1e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003c2a:	2140      	movs	r1, #64	@ 0x40
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f000 fd0d 	bl	800464c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003c32:	e074      	b.n	8003d1e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	099b      	lsrs	r3, r3, #6
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d05e      	beq.n	8003cfe <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	099b      	lsrs	r3, r3, #6
 8003c44:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d058      	beq.n	8003cfe <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003c4c:	2101      	movs	r1, #1
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 ffb8 	bl	8004bc4 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003c54:	2110      	movs	r1, #16
 8003c56:	68f8      	ldr	r0, [r7, #12]
 8003c58:	f000 ff30 	bl	8004abc <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b22      	cmp	r3, #34	@ 0x22
 8003c66:	d101      	bne.n	8003c6c <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8003c68:	4b32      	ldr	r3, [pc, #200]	@ (8003d34 <I2C_Mem_ISR_DMA+0x25c>)
 8003c6a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2bff      	cmp	r3, #255	@ 0xff
 8003c74:	d910      	bls.n	8003c98 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	22ff      	movs	r2, #255	@ 0xff
 8003c7a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c80:	b299      	uxth	r1, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c86:	b2da      	uxtb	r2, r3
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	9300      	str	r3, [sp, #0]
 8003c8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 fee1 	bl	8004a58 <I2C_TransferConfig>
 8003c96:	e011      	b.n	8003cbc <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca6:	b299      	uxth	r1, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cac:	b2da      	uxtb	r2, r3
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 fece 	bl	8004a58 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b22      	cmp	r3, #34	@ 0x22
 8003cd8:	d108      	bne.n	8003cec <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ce8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cea:	e018      	b.n	8003d1e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cfa:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cfc:	e00f      	b.n	8003d1e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	095b      	lsrs	r3, r3, #5
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d009      	beq.n	8003d1e <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	095b      	lsrs	r3, r3, #5
 8003d0e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d003      	beq.n	8003d1e <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003d16:	68b9      	ldr	r1, [r7, #8]
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 fa0d 	bl	8004138 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3718      	adds	r7, #24
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	80002000 	.word	0x80002000
 8003d34:	80002400 	.word	0x80002400

08003d38 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b088      	sub	sp, #32
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d48:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d101      	bne.n	8003d5c <I2C_Slave_ISR_DMA+0x24>
 8003d58:	2302      	movs	r3, #2
 8003d5a:	e0ca      	b.n	8003ef2 <I2C_Slave_ISR_DMA+0x1ba>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	095b      	lsrs	r3, r3, #5
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d00a      	beq.n	8003d86 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	095b      	lsrs	r3, r3, #5
 8003d74:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d004      	beq.n	8003d86 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003d7c:	68b9      	ldr	r1, [r7, #8]
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 faa4 	bl	80042cc <I2C_ITSlaveCplt>
 8003d84:	e0b0      	b.n	8003ee8 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f000 809a 	beq.w	8003ec8 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	091b      	lsrs	r3, r3, #4
 8003d98:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 8093 	beq.w	8003ec8 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	0b9b      	lsrs	r3, r3, #14
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d105      	bne.n	8003dba <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	0bdb      	lsrs	r3, r3, #15
 8003db2:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d07f      	beq.n	8003eba <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00d      	beq.n	8003dde <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	0bdb      	lsrs	r3, r3, #15
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d007      	beq.n	8003dde <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00d      	beq.n	8003e02 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	0b9b      	lsrs	r3, r3, #14
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d007      	beq.n	8003e02 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d101      	bne.n	8003e02 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d128      	bne.n	8003e5a <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	2b28      	cmp	r3, #40	@ 0x28
 8003e12:	d108      	bne.n	8003e26 <I2C_Slave_ISR_DMA+0xee>
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e1a:	d104      	bne.n	8003e26 <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003e1c:	68b9      	ldr	r1, [r7, #8]
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 fbbe 	bl	80045a0 <I2C_ITListenCplt>
 8003e24:	e048      	b.n	8003eb8 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b29      	cmp	r3, #41	@ 0x29
 8003e30:	d10e      	bne.n	8003e50 <I2C_Slave_ISR_DMA+0x118>
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e38:	d00a      	beq.n	8003e50 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2210      	movs	r2, #16
 8003e40:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f000 fd19 	bl	800487a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 f917 	bl	800407c <I2C_ITSlaveSeqCplt>
 8003e4e:	e033      	b.n	8003eb8 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2210      	movs	r2, #16
 8003e56:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003e58:	e034      	b.n	8003ec4 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2210      	movs	r2, #16
 8003e60:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e66:	f043 0204 	orr.w	r2, r3, #4
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e74:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <I2C_Slave_ISR_DMA+0x14c>
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e82:	d11f      	bne.n	8003ec4 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e84:	7dfb      	ldrb	r3, [r7, #23]
 8003e86:	2b21      	cmp	r3, #33	@ 0x21
 8003e88:	d002      	beq.n	8003e90 <I2C_Slave_ISR_DMA+0x158>
 8003e8a:	7dfb      	ldrb	r3, [r7, #23]
 8003e8c:	2b29      	cmp	r3, #41	@ 0x29
 8003e8e:	d103      	bne.n	8003e98 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2221      	movs	r2, #33	@ 0x21
 8003e94:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e96:	e008      	b.n	8003eaa <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e98:	7dfb      	ldrb	r3, [r7, #23]
 8003e9a:	2b22      	cmp	r3, #34	@ 0x22
 8003e9c:	d002      	beq.n	8003ea4 <I2C_Slave_ISR_DMA+0x16c>
 8003e9e:	7dfb      	ldrb	r3, [r7, #23]
 8003ea0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ea2:	d102      	bne.n	8003eaa <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2222      	movs	r2, #34	@ 0x22
 8003ea8:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eae:	4619      	mov	r1, r3
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f000 fbcb 	bl	800464c <I2C_ITError>
      if (treatdmanack == 1U)
 8003eb6:	e005      	b.n	8003ec4 <I2C_Slave_ISR_DMA+0x18c>
 8003eb8:	e004      	b.n	8003ec4 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2210      	movs	r2, #16
 8003ec0:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003ec2:	e011      	b.n	8003ee8 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8003ec4:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003ec6:	e00f      	b.n	8003ee8 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	08db      	lsrs	r3, r3, #3
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d009      	beq.n	8003ee8 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	08db      	lsrs	r3, r3, #3
 8003ed8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d003      	beq.n	8003ee8 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003ee0:	68b9      	ldr	r1, [r7, #8]
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f000 f809 	bl	8003efa <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3720      	adds	r7, #32
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b084      	sub	sp, #16
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
 8003f02:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003f10:	2b28      	cmp	r3, #40	@ 0x28
 8003f12:	d16a      	bne.n	8003fea <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	0c1b      	lsrs	r3, r3, #16
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	0c1b      	lsrs	r3, r3, #16
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003f32:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f40:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003f4e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d138      	bne.n	8003fca <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003f58:	897b      	ldrh	r3, [r7, #10]
 8003f5a:	09db      	lsrs	r3, r3, #7
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	89bb      	ldrh	r3, [r7, #12]
 8003f60:	4053      	eors	r3, r2
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	f003 0306 	and.w	r3, r3, #6
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d11c      	bne.n	8003fa6 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003f6c:	897b      	ldrh	r3, [r7, #10]
 8003f6e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f74:	1c5a      	adds	r2, r3, #1
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d13b      	bne.n	8003ffa <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2208      	movs	r2, #8
 8003f8e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003f98:	89ba      	ldrh	r2, [r7, #12]
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7ff fa39 	bl	8003416 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003fa4:	e029      	b.n	8003ffa <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003fa6:	893b      	ldrh	r3, [r7, #8]
 8003fa8:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003faa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 fe08 	bl	8004bc4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fbc:	89ba      	ldrh	r2, [r7, #12]
 8003fbe:	7bfb      	ldrb	r3, [r7, #15]
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f7ff fa27 	bl	8003416 <HAL_I2C_AddrCallback>
}
 8003fc8:	e017      	b.n	8003ffa <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003fca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 fdf8 	bl	8004bc4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fdc:	89ba      	ldrh	r2, [r7, #12]
 8003fde:	7bfb      	ldrb	r3, [r7, #15]
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f7ff fa17 	bl	8003416 <HAL_I2C_AddrCallback>
}
 8003fe8:	e007      	b.n	8003ffa <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2208      	movs	r2, #8
 8003ff0:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8003ffa:	bf00      	nop
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b082      	sub	sp, #8
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b21      	cmp	r3, #33	@ 0x21
 800401c:	d115      	bne.n	800404a <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2220      	movs	r2, #32
 8004022:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2211      	movs	r2, #17
 800402a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004032:	2101      	movs	r1, #1
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 fdc5 	bl	8004bc4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f7fc faf6 	bl	8000634 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004048:	e014      	b.n	8004074 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2220      	movs	r2, #32
 800404e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2212      	movs	r2, #18
 8004056:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800405e:	2102      	movs	r1, #2
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f000 fdaf 	bl	8004bc4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fc fb12 	bl	8000698 <HAL_I2C_MasterRxCpltCallback>
}
 8004074:	bf00      	nop
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	0b9b      	lsrs	r3, r3, #14
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d008      	beq.n	80040b2 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80040ae:	601a      	str	r2, [r3, #0]
 80040b0:	e00d      	b.n	80040ce <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	0bdb      	lsrs	r3, r3, #15
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d007      	beq.n	80040ce <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040cc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b29      	cmp	r3, #41	@ 0x29
 80040d8:	d112      	bne.n	8004100 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2228      	movs	r2, #40	@ 0x28
 80040de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2221      	movs	r2, #33	@ 0x21
 80040e6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80040e8:	2101      	movs	r1, #1
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 fd6a 	bl	8004bc4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7ff f978 	bl	80033ee <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80040fe:	e017      	b.n	8004130 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b2a      	cmp	r3, #42	@ 0x2a
 800410a:	d111      	bne.n	8004130 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2228      	movs	r2, #40	@ 0x28
 8004110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2222      	movs	r2, #34	@ 0x22
 8004118:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800411a:	2102      	movs	r1, #2
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 fd51 	bl	8004bc4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7ff f969 	bl	8003402 <HAL_I2C_SlaveRxCpltCallback>
}
 8004130:	bf00      	nop
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2220      	movs	r2, #32
 800414c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2b21      	cmp	r3, #33	@ 0x21
 8004158:	d107      	bne.n	800416a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800415a:	2101      	movs	r1, #1
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 fd31 	bl	8004bc4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2211      	movs	r2, #17
 8004166:	631a      	str	r2, [r3, #48]	@ 0x30
 8004168:	e00c      	b.n	8004184 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b22      	cmp	r3, #34	@ 0x22
 8004174:	d106      	bne.n	8004184 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004176:	2102      	movs	r1, #2
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f000 fd23 	bl	8004bc4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2212      	movs	r2, #18
 8004182:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	6859      	ldr	r1, [r3, #4]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	4b4d      	ldr	r3, [pc, #308]	@ (80042c4 <I2C_ITMasterCplt+0x18c>)
 8004190:	400b      	ands	r3, r1
 8004192:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a4a      	ldr	r2, [pc, #296]	@ (80042c8 <I2C_ITMasterCplt+0x190>)
 800419e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	091b      	lsrs	r3, r3, #4
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d009      	beq.n	80041c0 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2210      	movs	r2, #16
 80041b2:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b8:	f043 0204 	orr.w	r2, r3, #4
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b60      	cmp	r3, #96	@ 0x60
 80041ca:	d10b      	bne.n	80041e4 <I2C_ITMasterCplt+0xac>
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	089b      	lsrs	r3, r3, #2
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d005      	beq.n	80041e4 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80041e2:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f000 fb48 	bl	800487a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ee:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	2b60      	cmp	r3, #96	@ 0x60
 80041fa:	d002      	beq.n	8004202 <I2C_ITMasterCplt+0xca>
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d006      	beq.n	8004210 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004206:	4619      	mov	r1, r3
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 fa1f 	bl	800464c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800420e:	e054      	b.n	80042ba <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004216:	b2db      	uxtb	r3, r3
 8004218:	2b21      	cmp	r3, #33	@ 0x21
 800421a:	d124      	bne.n	8004266 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2220      	movs	r2, #32
 8004220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b40      	cmp	r3, #64	@ 0x40
 8004234:	d10b      	bne.n	800424e <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7ff f8fd 	bl	8003446 <HAL_I2C_MemTxCpltCallback>
}
 800424c:	e035      	b.n	80042ba <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f7fc f9e8 	bl	8000634 <HAL_I2C_MasterTxCpltCallback>
}
 8004264:	e029      	b.n	80042ba <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800426c:	b2db      	uxtb	r3, r3
 800426e:	2b22      	cmp	r3, #34	@ 0x22
 8004270:	d123      	bne.n	80042ba <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2220      	movs	r2, #32
 8004276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b40      	cmp	r3, #64	@ 0x40
 800428a:	d10b      	bne.n	80042a4 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f7ff f8dc 	bl	800345a <HAL_I2C_MemRxCpltCallback>
}
 80042a2:	e00a      	b.n	80042ba <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7fc f9ef 	bl	8000698 <HAL_I2C_MasterRxCpltCallback>
}
 80042ba:	bf00      	nop
 80042bc:	3718      	adds	r7, #24
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	fe00e800 	.word	0xfe00e800
 80042c8:	ffff0000 	.word	0xffff0000

080042cc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042ee:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2220      	movs	r2, #32
 80042f6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80042f8:	7afb      	ldrb	r3, [r7, #11]
 80042fa:	2b21      	cmp	r3, #33	@ 0x21
 80042fc:	d002      	beq.n	8004304 <I2C_ITSlaveCplt+0x38>
 80042fe:	7afb      	ldrb	r3, [r7, #11]
 8004300:	2b29      	cmp	r3, #41	@ 0x29
 8004302:	d108      	bne.n	8004316 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004304:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 fc5b 	bl	8004bc4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2221      	movs	r2, #33	@ 0x21
 8004312:	631a      	str	r2, [r3, #48]	@ 0x30
 8004314:	e019      	b.n	800434a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004316:	7afb      	ldrb	r3, [r7, #11]
 8004318:	2b22      	cmp	r3, #34	@ 0x22
 800431a:	d002      	beq.n	8004322 <I2C_ITSlaveCplt+0x56>
 800431c:	7afb      	ldrb	r3, [r7, #11]
 800431e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004320:	d108      	bne.n	8004334 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004322:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 fc4c 	bl	8004bc4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2222      	movs	r2, #34	@ 0x22
 8004330:	631a      	str	r2, [r3, #48]	@ 0x30
 8004332:	e00a      	b.n	800434a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004334:	7afb      	ldrb	r3, [r7, #11]
 8004336:	2b28      	cmp	r3, #40	@ 0x28
 8004338:	d107      	bne.n	800434a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800433a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 fc40 	bl	8004bc4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004358:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	6859      	ldr	r1, [r3, #4]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	4b8c      	ldr	r3, [pc, #560]	@ (8004598 <I2C_ITSlaveCplt+0x2cc>)
 8004366:	400b      	ands	r3, r1
 8004368:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 fa85 	bl	800487a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	0b9b      	lsrs	r3, r3, #14
 8004374:	f003 0301 	and.w	r3, r3, #1
 8004378:	2b00      	cmp	r3, #0
 800437a:	d013      	beq.n	80043a4 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800438a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004390:	2b00      	cmp	r3, #0
 8004392:	d020      	beq.n	80043d6 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	b29a      	uxth	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80043a2:	e018      	b.n	80043d6 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	0bdb      	lsrs	r3, r3, #15
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d012      	beq.n	80043d6 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043be:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d006      	beq.n	80043d6 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	089b      	lsrs	r3, r3, #2
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d020      	beq.n	8004424 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f023 0304 	bic.w	r3, r3, #4
 80043e8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f4:	b2d2      	uxtb	r2, r2
 80043f6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fc:	1c5a      	adds	r2, r3, #1
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00c      	beq.n	8004424 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800440e:	3b01      	subs	r3, #1
 8004410:	b29a      	uxth	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800441a:	b29b      	uxth	r3, r3
 800441c:	3b01      	subs	r3, #1
 800441e:	b29a      	uxth	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004428:	b29b      	uxth	r3, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d005      	beq.n	800443a <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004432:	f043 0204 	orr.w	r2, r3, #4
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	091b      	lsrs	r3, r3, #4
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	2b00      	cmp	r3, #0
 8004444:	d04a      	beq.n	80044dc <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	091b      	lsrs	r3, r3, #4
 800444a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800444e:	2b00      	cmp	r3, #0
 8004450:	d044      	beq.n	80044dc <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004456:	b29b      	uxth	r3, r3
 8004458:	2b00      	cmp	r3, #0
 800445a:	d128      	bne.n	80044ae <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b28      	cmp	r3, #40	@ 0x28
 8004466:	d108      	bne.n	800447a <I2C_ITSlaveCplt+0x1ae>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800446e:	d104      	bne.n	800447a <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004470:	6979      	ldr	r1, [r7, #20]
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f894 	bl	80045a0 <I2C_ITListenCplt>
 8004478:	e030      	b.n	80044dc <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b29      	cmp	r3, #41	@ 0x29
 8004484:	d10e      	bne.n	80044a4 <I2C_ITSlaveCplt+0x1d8>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800448c:	d00a      	beq.n	80044a4 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2210      	movs	r2, #16
 8004494:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f9ef 	bl	800487a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f7ff fded 	bl	800407c <I2C_ITSlaveSeqCplt>
 80044a2:	e01b      	b.n	80044dc <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2210      	movs	r2, #16
 80044aa:	61da      	str	r2, [r3, #28]
 80044ac:	e016      	b.n	80044dc <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2210      	movs	r2, #16
 80044b4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ba:	f043 0204 	orr.w	r2, r3, #4
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d003      	beq.n	80044d0 <I2C_ITSlaveCplt+0x204>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044ce:	d105      	bne.n	80044dc <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044d4:	4619      	mov	r1, r3
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f8b8 	bl	800464c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d010      	beq.n	8004514 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f6:	4619      	mov	r1, r3
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 f8a7 	bl	800464c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b28      	cmp	r3, #40	@ 0x28
 8004508:	d141      	bne.n	800458e <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800450a:	6979      	ldr	r1, [r7, #20]
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 f847 	bl	80045a0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004512:	e03c      	b.n	800458e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004518:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800451c:	d014      	beq.n	8004548 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f7ff fdac 	bl	800407c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a1d      	ldr	r2, [pc, #116]	@ (800459c <I2C_ITSlaveCplt+0x2d0>)
 8004528:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2220      	movs	r2, #32
 800452e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f7fe ff76 	bl	8003432 <HAL_I2C_ListenCpltCallback>
}
 8004546:	e022      	b.n	800458e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800454e:	b2db      	uxtb	r3, r3
 8004550:	2b22      	cmp	r3, #34	@ 0x22
 8004552:	d10e      	bne.n	8004572 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7fe ff49 	bl	8003402 <HAL_I2C_SlaveRxCpltCallback>
}
 8004570:	e00d      	b.n	800458e <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2220      	movs	r2, #32
 8004576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f7fe ff30 	bl	80033ee <HAL_I2C_SlaveTxCpltCallback>
}
 800458e:	bf00      	nop
 8004590:	3718      	adds	r7, #24
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	fe00e800 	.word	0xfe00e800
 800459c:	ffff0000 	.word	0xffff0000

080045a0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a26      	ldr	r2, [pc, #152]	@ (8004648 <I2C_ITListenCplt+0xa8>)
 80045ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2220      	movs	r2, #32
 80045ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	089b      	lsrs	r3, r3, #2
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d022      	beq.n	800461e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e2:	b2d2      	uxtb	r2, r2
 80045e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ea:	1c5a      	adds	r2, r3, #1
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d012      	beq.n	800461e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045fc:	3b01      	subs	r3, #1
 80045fe:	b29a      	uxth	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004608:	b29b      	uxth	r3, r3
 800460a:	3b01      	subs	r3, #1
 800460c:	b29a      	uxth	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004616:	f043 0204 	orr.w	r2, r3, #4
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800461e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 face 	bl	8004bc4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2210      	movs	r2, #16
 800462e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7fe fefa 	bl	8003432 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800463e:	bf00      	nop
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	ffff0000 	.word	0xffff0000

0800464c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800465c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a6d      	ldr	r2, [pc, #436]	@ (8004820 <I2C_ITError+0x1d4>)
 800466a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	431a      	orrs	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800467e:	7bfb      	ldrb	r3, [r7, #15]
 8004680:	2b28      	cmp	r3, #40	@ 0x28
 8004682:	d005      	beq.n	8004690 <I2C_ITError+0x44>
 8004684:	7bfb      	ldrb	r3, [r7, #15]
 8004686:	2b29      	cmp	r3, #41	@ 0x29
 8004688:	d002      	beq.n	8004690 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800468a:	7bfb      	ldrb	r3, [r7, #15]
 800468c:	2b2a      	cmp	r3, #42	@ 0x2a
 800468e:	d10b      	bne.n	80046a8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004690:	2103      	movs	r1, #3
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f000 fa96 	bl	8004bc4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2228      	movs	r2, #40	@ 0x28
 800469c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a60      	ldr	r2, [pc, #384]	@ (8004824 <I2C_ITError+0x1d8>)
 80046a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80046a6:	e030      	b.n	800470a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80046a8:	f248 0103 	movw	r1, #32771	@ 0x8003
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 fa89 	bl	8004bc4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f8e1 	bl	800487a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b60      	cmp	r3, #96	@ 0x60
 80046c2:	d01f      	beq.n	8004704 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2220      	movs	r2, #32
 80046c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	d114      	bne.n	8004704 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	f003 0310 	and.w	r3, r3, #16
 80046e4:	2b10      	cmp	r3, #16
 80046e6:	d109      	bne.n	80046fc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2210      	movs	r2, #16
 80046ee:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f4:	f043 0204 	orr.w	r2, r3, #4
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2220      	movs	r2, #32
 8004702:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004714:	2b00      	cmp	r3, #0
 8004716:	d039      	beq.n	800478c <I2C_ITError+0x140>
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	2b11      	cmp	r3, #17
 800471c:	d002      	beq.n	8004724 <I2C_ITError+0xd8>
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	2b21      	cmp	r3, #33	@ 0x21
 8004722:	d133      	bne.n	800478c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800472e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004732:	d107      	bne.n	8004744 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004742:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004748:	4618      	mov	r0, r3
 800474a:	f7fd ffc4 	bl	80026d6 <HAL_DMA_GetState>
 800474e:	4603      	mov	r3, r0
 8004750:	2b01      	cmp	r3, #1
 8004752:	d017      	beq.n	8004784 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004758:	4a33      	ldr	r2, [pc, #204]	@ (8004828 <I2C_ITError+0x1dc>)
 800475a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004768:	4618      	mov	r0, r3
 800476a:	f7fd fe9e 	bl	80024aa <HAL_DMA_Abort_IT>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d04d      	beq.n	8004810 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800477e:	4610      	mov	r0, r2
 8004780:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004782:	e045      	b.n	8004810 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 f851 	bl	800482c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800478a:	e041      	b.n	8004810 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004790:	2b00      	cmp	r3, #0
 8004792:	d039      	beq.n	8004808 <I2C_ITError+0x1bc>
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b12      	cmp	r3, #18
 8004798:	d002      	beq.n	80047a0 <I2C_ITError+0x154>
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b22      	cmp	r3, #34	@ 0x22
 800479e:	d133      	bne.n	8004808 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ae:	d107      	bne.n	80047c0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80047be:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7fd ff86 	bl	80026d6 <HAL_DMA_GetState>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d017      	beq.n	8004800 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047d4:	4a14      	ldr	r2, [pc, #80]	@ (8004828 <I2C_ITError+0x1dc>)
 80047d6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7fd fe60 	bl	80024aa <HAL_DMA_Abort_IT>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d011      	beq.n	8004814 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80047fa:	4610      	mov	r0, r2
 80047fc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047fe:	e009      	b.n	8004814 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 f813 	bl	800482c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004806:	e005      	b.n	8004814 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 f80f 	bl	800482c <I2C_TreatErrorCallback>
  }
}
 800480e:	e002      	b.n	8004816 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004810:	bf00      	nop
 8004812:	e000      	b.n	8004816 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004814:	bf00      	nop
}
 8004816:	bf00      	nop
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	ffff0000 	.word	0xffff0000
 8004824:	080036eb 	.word	0x080036eb
 8004828:	08004a1d 	.word	0x08004a1d

0800482c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800483a:	b2db      	uxtb	r3, r3
 800483c:	2b60      	cmp	r3, #96	@ 0x60
 800483e:	d10e      	bne.n	800485e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2220      	movs	r2, #32
 8004844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f7fe fe09 	bl	800346e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800485c:	e009      	b.n	8004872 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f7fc f89f 	bl	80009b0 <HAL_I2C_ErrorCallback>
}
 8004872:	bf00      	nop
 8004874:	3708      	adds	r7, #8
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800487a:	b480      	push	{r7}
 800487c:	b083      	sub	sp, #12
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b02      	cmp	r3, #2
 800488e:	d103      	bne.n	8004898 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2200      	movs	r2, #0
 8004896:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d007      	beq.n	80048b6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	699a      	ldr	r2, [r3, #24]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f042 0201 	orr.w	r2, r2, #1
 80048b4:	619a      	str	r2, [r3, #24]
  }
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr

080048c2 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b084      	sub	sp, #16
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ce:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80048de:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d104      	bne.n	80048f4 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80048ea:	2120      	movs	r1, #32
 80048ec:	68f8      	ldr	r0, [r7, #12]
 80048ee:	f000 f8e5 	bl	8004abc <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80048f2:	e02d      	b.n	8004950 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80048fc:	441a      	add	r2, r3
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004906:	b29b      	uxth	r3, r3
 8004908:	2bff      	cmp	r3, #255	@ 0xff
 800490a:	d903      	bls.n	8004914 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	22ff      	movs	r2, #255	@ 0xff
 8004910:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004912:	e004      	b.n	800491e <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004918:	b29a      	uxth	r2, r3
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004926:	4619      	mov	r1, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	3328      	adds	r3, #40	@ 0x28
 800492e:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8004934:	f7fd fd3e 	bl	80023b4 <HAL_DMA_Start_IT>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d004      	beq.n	8004948 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800493e:	2110      	movs	r1, #16
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f7ff fe83 	bl	800464c <I2C_ITError>
}
 8004946:	e003      	b.n	8004950 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004948:	2140      	movs	r1, #64	@ 0x40
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 f8b6 	bl	8004abc <I2C_Enable_IRQ>
}
 8004950:	bf00      	nop
 8004952:	3710      	adds	r7, #16
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004964:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004974:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800497a:	b29b      	uxth	r3, r3
 800497c:	2b00      	cmp	r3, #0
 800497e:	d104      	bne.n	800498a <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004980:	2120      	movs	r1, #32
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f000 f89a 	bl	8004abc <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004988:	e02d      	b.n	80049e6 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004992:	441a      	add	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800499c:	b29b      	uxth	r3, r3
 800499e:	2bff      	cmp	r3, #255	@ 0xff
 80049a0:	d903      	bls.n	80049aa <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	22ff      	movs	r2, #255	@ 0xff
 80049a6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80049a8:	e004      	b.n	80049b4 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ae:	b29a      	uxth	r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	3324      	adds	r3, #36	@ 0x24
 80049be:	4619      	mov	r1, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c4:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80049ca:	f7fd fcf3 	bl	80023b4 <HAL_DMA_Start_IT>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d004      	beq.n	80049de <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80049d4:	2110      	movs	r1, #16
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f7ff fe38 	bl	800464c <I2C_ITError>
}
 80049dc:	e003      	b.n	80049e6 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80049de:	2140      	movs	r1, #64	@ 0x40
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f000 f86b 	bl	8004abc <I2C_Enable_IRQ>
}
 80049e6:	bf00      	nop
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b084      	sub	sp, #16
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049fa:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	685a      	ldr	r2, [r3, #4]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a0a:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004a0c:	2110      	movs	r1, #16
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f7ff fe1c 	bl	800464c <I2C_ITError>
}
 8004a14:	bf00      	nop
 8004a16:	3710      	adds	r7, #16
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a28:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d003      	beq.n	8004a3a <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a36:	2200      	movs	r2, #0
 8004a38:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d003      	beq.n	8004a4a <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a46:	2200      	movs	r2, #0
 8004a48:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f7ff feee 	bl	800482c <I2C_TreatErrorCallback>
}
 8004a50:	bf00      	nop
 8004a52:	3710      	adds	r7, #16
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b087      	sub	sp, #28
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	607b      	str	r3, [r7, #4]
 8004a62:	460b      	mov	r3, r1
 8004a64:	817b      	strh	r3, [r7, #10]
 8004a66:	4613      	mov	r3, r2
 8004a68:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a6a:	897b      	ldrh	r3, [r7, #10]
 8004a6c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a70:	7a7b      	ldrb	r3, [r7, #9]
 8004a72:	041b      	lsls	r3, r3, #16
 8004a74:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a78:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a7e:	6a3b      	ldr	r3, [r7, #32]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a86:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	6a3b      	ldr	r3, [r7, #32]
 8004a90:	0d5b      	lsrs	r3, r3, #21
 8004a92:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004a96:	4b08      	ldr	r3, [pc, #32]	@ (8004ab8 <I2C_TransferConfig+0x60>)
 8004a98:	430b      	orrs	r3, r1
 8004a9a:	43db      	mvns	r3, r3
 8004a9c:	ea02 0103 	and.w	r1, r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	430a      	orrs	r2, r1
 8004aa8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004aaa:	bf00      	nop
 8004aac:	371c      	adds	r7, #28
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	03ff63ff 	.word	0x03ff63ff

08004abc <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ad0:	4a39      	ldr	r2, [pc, #228]	@ (8004bb8 <I2C_Enable_IRQ+0xfc>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d032      	beq.n	8004b3c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004ada:	4a38      	ldr	r2, [pc, #224]	@ (8004bbc <I2C_Enable_IRQ+0x100>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d02d      	beq.n	8004b3c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004ae4:	4a36      	ldr	r2, [pc, #216]	@ (8004bc0 <I2C_Enable_IRQ+0x104>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d028      	beq.n	8004b3c <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004aea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	da03      	bge.n	8004afa <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004af8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004afa:	887b      	ldrh	r3, [r7, #2]
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d003      	beq.n	8004b0c <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004b0a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004b0c:	887b      	ldrh	r3, [r7, #2]
 8004b0e:	f003 0302 	and.w	r3, r3, #2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004b1c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004b1e:	887b      	ldrh	r3, [r7, #2]
 8004b20:	2b10      	cmp	r3, #16
 8004b22:	d103      	bne.n	8004b2c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004b2a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004b2c:	887b      	ldrh	r3, [r7, #2]
 8004b2e:	2b20      	cmp	r3, #32
 8004b30:	d133      	bne.n	8004b9a <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f043 0320 	orr.w	r3, r3, #32
 8004b38:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004b3a:	e02e      	b.n	8004b9a <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004b3c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	da03      	bge.n	8004b4c <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004b4a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004b4c:	887b      	ldrh	r3, [r7, #2]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d003      	beq.n	8004b5e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004b5c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004b5e:	887b      	ldrh	r3, [r7, #2]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d003      	beq.n	8004b70 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004b6e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004b70:	887b      	ldrh	r3, [r7, #2]
 8004b72:	2b10      	cmp	r3, #16
 8004b74:	d103      	bne.n	8004b7e <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004b7c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004b7e:	887b      	ldrh	r3, [r7, #2]
 8004b80:	2b20      	cmp	r3, #32
 8004b82:	d103      	bne.n	8004b8c <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004b8a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004b8c:	887b      	ldrh	r3, [r7, #2]
 8004b8e:	2b40      	cmp	r3, #64	@ 0x40
 8004b90:	d103      	bne.n	8004b9a <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b98:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	6819      	ldr	r1, [r3, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	601a      	str	r2, [r3, #0]
}
 8004baa:	bf00      	nop
 8004bac:	3714      	adds	r7, #20
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	080038f3 	.word	0x080038f3
 8004bbc:	08003d39 	.word	0x08003d39
 8004bc0:	08003ad9 	.word	0x08003ad9

08004bc4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	460b      	mov	r3, r1
 8004bce:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004bd4:	887b      	ldrh	r3, [r7, #2]
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00f      	beq.n	8004bfe <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8004be4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004bf2:	2b28      	cmp	r3, #40	@ 0x28
 8004bf4:	d003      	beq.n	8004bfe <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004bfc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004bfe:	887b      	ldrh	r3, [r7, #2]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00f      	beq.n	8004c28 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8004c0e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004c1c:	2b28      	cmp	r3, #40	@ 0x28
 8004c1e:	d003      	beq.n	8004c28 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004c26:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004c28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	da03      	bge.n	8004c38 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004c36:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004c38:	887b      	ldrh	r3, [r7, #2]
 8004c3a:	2b10      	cmp	r3, #16
 8004c3c:	d103      	bne.n	8004c46 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004c44:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004c46:	887b      	ldrh	r3, [r7, #2]
 8004c48:	2b20      	cmp	r3, #32
 8004c4a:	d103      	bne.n	8004c54 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f043 0320 	orr.w	r3, r3, #32
 8004c52:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004c54:	887b      	ldrh	r3, [r7, #2]
 8004c56:	2b40      	cmp	r3, #64	@ 0x40
 8004c58:	d103      	bne.n	8004c62 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c60:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	6819      	ldr	r1, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	43da      	mvns	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	400a      	ands	r2, r1
 8004c72:	601a      	str	r2, [r3, #0]
}
 8004c74:	bf00      	nop
 8004c76:	3714      	adds	r7, #20
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b20      	cmp	r3, #32
 8004c94:	d138      	bne.n	8004d08 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d101      	bne.n	8004ca4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	e032      	b.n	8004d0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2224      	movs	r2, #36	@ 0x24
 8004cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f022 0201 	bic.w	r2, r2, #1
 8004cc2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004cd2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6819      	ldr	r1, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f042 0201 	orr.w	r2, r2, #1
 8004cf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d04:	2300      	movs	r3, #0
 8004d06:	e000      	b.n	8004d0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004d08:	2302      	movs	r3, #2
  }
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	370c      	adds	r7, #12
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr

08004d16 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004d16:	b480      	push	{r7}
 8004d18:	b085      	sub	sp, #20
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
 8004d1e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b20      	cmp	r3, #32
 8004d2a:	d139      	bne.n	8004da0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d101      	bne.n	8004d3a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004d36:	2302      	movs	r3, #2
 8004d38:	e033      	b.n	8004da2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2224      	movs	r2, #36	@ 0x24
 8004d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0201 	bic.w	r2, r2, #1
 8004d58:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004d68:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	021b      	lsls	r3, r3, #8
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f042 0201 	orr.w	r2, r2, #1
 8004d8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	e000      	b.n	8004da2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004da0:	2302      	movs	r3, #2
  }
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3714      	adds	r7, #20
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
	...

08004db0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d141      	bne.n	8004e42 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004dbe:	4b4b      	ldr	r3, [pc, #300]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004dc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dca:	d131      	bne.n	8004e30 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004dcc:	4b47      	ldr	r3, [pc, #284]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dd2:	4a46      	ldr	r2, [pc, #280]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dd8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ddc:	4b43      	ldr	r3, [pc, #268]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004de4:	4a41      	ldr	r2, [pc, #260]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004de6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004dea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004dec:	4b40      	ldr	r3, [pc, #256]	@ (8004ef0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2232      	movs	r2, #50	@ 0x32
 8004df2:	fb02 f303 	mul.w	r3, r2, r3
 8004df6:	4a3f      	ldr	r2, [pc, #252]	@ (8004ef4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004df8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dfc:	0c9b      	lsrs	r3, r3, #18
 8004dfe:	3301      	adds	r3, #1
 8004e00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e02:	e002      	b.n	8004e0a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	3b01      	subs	r3, #1
 8004e08:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e0a:	4b38      	ldr	r3, [pc, #224]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e16:	d102      	bne.n	8004e1e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1f2      	bne.n	8004e04 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e1e:	4b33      	ldr	r3, [pc, #204]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e2a:	d158      	bne.n	8004ede <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e057      	b.n	8004ee0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e30:	4b2e      	ldr	r3, [pc, #184]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e36:	4a2d      	ldr	r2, [pc, #180]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e3c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004e40:	e04d      	b.n	8004ede <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e48:	d141      	bne.n	8004ece <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e4a:	4b28      	ldr	r3, [pc, #160]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e56:	d131      	bne.n	8004ebc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e58:	4b24      	ldr	r3, [pc, #144]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e5e:	4a23      	ldr	r2, [pc, #140]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e68:	4b20      	ldr	r3, [pc, #128]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e70:	4a1e      	ldr	r2, [pc, #120]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e76:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e78:	4b1d      	ldr	r3, [pc, #116]	@ (8004ef0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2232      	movs	r2, #50	@ 0x32
 8004e7e:	fb02 f303 	mul.w	r3, r2, r3
 8004e82:	4a1c      	ldr	r2, [pc, #112]	@ (8004ef4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e84:	fba2 2303 	umull	r2, r3, r2, r3
 8004e88:	0c9b      	lsrs	r3, r3, #18
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e8e:	e002      	b.n	8004e96 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	3b01      	subs	r3, #1
 8004e94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e96:	4b15      	ldr	r3, [pc, #84]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ea2:	d102      	bne.n	8004eaa <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d1f2      	bne.n	8004e90 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004eaa:	4b10      	ldr	r3, [pc, #64]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eb6:	d112      	bne.n	8004ede <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e011      	b.n	8004ee0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ec4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ecc:	e007      	b.n	8004ede <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004ece:	4b07      	ldr	r3, [pc, #28]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ed6:	4a05      	ldr	r2, [pc, #20]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004edc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3714      	adds	r7, #20
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr
 8004eec:	40007000 	.word	0x40007000
 8004ef0:	2000006c 	.word	0x2000006c
 8004ef4:	431bde83 	.word	0x431bde83

08004ef8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004efc:	4b05      	ldr	r3, [pc, #20]	@ (8004f14 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	4a04      	ldr	r2, [pc, #16]	@ (8004f14 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004f02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f06:	6093      	str	r3, [r2, #8]
}
 8004f08:	bf00      	nop
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	40007000 	.word	0x40007000

08004f18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b088      	sub	sp, #32
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d101      	bne.n	8004f2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e2fe      	b.n	8005528 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d075      	beq.n	8005022 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f36:	4b97      	ldr	r3, [pc, #604]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	f003 030c 	and.w	r3, r3, #12
 8004f3e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f40:	4b94      	ldr	r3, [pc, #592]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	f003 0303 	and.w	r3, r3, #3
 8004f48:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	2b0c      	cmp	r3, #12
 8004f4e:	d102      	bne.n	8004f56 <HAL_RCC_OscConfig+0x3e>
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	2b03      	cmp	r3, #3
 8004f54:	d002      	beq.n	8004f5c <HAL_RCC_OscConfig+0x44>
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	2b08      	cmp	r3, #8
 8004f5a:	d10b      	bne.n	8004f74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f5c:	4b8d      	ldr	r3, [pc, #564]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d05b      	beq.n	8005020 <HAL_RCC_OscConfig+0x108>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d157      	bne.n	8005020 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e2d9      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f7c:	d106      	bne.n	8004f8c <HAL_RCC_OscConfig+0x74>
 8004f7e:	4b85      	ldr	r3, [pc, #532]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a84      	ldr	r2, [pc, #528]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004f84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f88:	6013      	str	r3, [r2, #0]
 8004f8a:	e01d      	b.n	8004fc8 <HAL_RCC_OscConfig+0xb0>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f94:	d10c      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x98>
 8004f96:	4b7f      	ldr	r3, [pc, #508]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a7e      	ldr	r2, [pc, #504]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004f9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fa0:	6013      	str	r3, [r2, #0]
 8004fa2:	4b7c      	ldr	r3, [pc, #496]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a7b      	ldr	r2, [pc, #492]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004fa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fac:	6013      	str	r3, [r2, #0]
 8004fae:	e00b      	b.n	8004fc8 <HAL_RCC_OscConfig+0xb0>
 8004fb0:	4b78      	ldr	r3, [pc, #480]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a77      	ldr	r2, [pc, #476]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004fb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fba:	6013      	str	r3, [r2, #0]
 8004fbc:	4b75      	ldr	r3, [pc, #468]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a74      	ldr	r2, [pc, #464]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004fc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d013      	beq.n	8004ff8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd0:	f7fc fe50 	bl	8001c74 <HAL_GetTick>
 8004fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fd6:	e008      	b.n	8004fea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fd8:	f7fc fe4c 	bl	8001c74 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b64      	cmp	r3, #100	@ 0x64
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e29e      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fea:	4b6a      	ldr	r3, [pc, #424]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d0f0      	beq.n	8004fd8 <HAL_RCC_OscConfig+0xc0>
 8004ff6:	e014      	b.n	8005022 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff8:	f7fc fe3c 	bl	8001c74 <HAL_GetTick>
 8004ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ffe:	e008      	b.n	8005012 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005000:	f7fc fe38 	bl	8001c74 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	2b64      	cmp	r3, #100	@ 0x64
 800500c:	d901      	bls.n	8005012 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e28a      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005012:	4b60      	ldr	r3, [pc, #384]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d1f0      	bne.n	8005000 <HAL_RCC_OscConfig+0xe8>
 800501e:	e000      	b.n	8005022 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005020:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d075      	beq.n	800511a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800502e:	4b59      	ldr	r3, [pc, #356]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 030c 	and.w	r3, r3, #12
 8005036:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005038:	4b56      	ldr	r3, [pc, #344]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	f003 0303 	and.w	r3, r3, #3
 8005040:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	2b0c      	cmp	r3, #12
 8005046:	d102      	bne.n	800504e <HAL_RCC_OscConfig+0x136>
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	2b02      	cmp	r3, #2
 800504c:	d002      	beq.n	8005054 <HAL_RCC_OscConfig+0x13c>
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	2b04      	cmp	r3, #4
 8005052:	d11f      	bne.n	8005094 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005054:	4b4f      	ldr	r3, [pc, #316]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800505c:	2b00      	cmp	r3, #0
 800505e:	d005      	beq.n	800506c <HAL_RCC_OscConfig+0x154>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d101      	bne.n	800506c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e25d      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800506c:	4b49      	ldr	r3, [pc, #292]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	061b      	lsls	r3, r3, #24
 800507a:	4946      	ldr	r1, [pc, #280]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 800507c:	4313      	orrs	r3, r2
 800507e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005080:	4b45      	ldr	r3, [pc, #276]	@ (8005198 <HAL_RCC_OscConfig+0x280>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4618      	mov	r0, r3
 8005086:	f7fc fda9 	bl	8001bdc <HAL_InitTick>
 800508a:	4603      	mov	r3, r0
 800508c:	2b00      	cmp	r3, #0
 800508e:	d043      	beq.n	8005118 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e249      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d023      	beq.n	80050e4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800509c:	4b3d      	ldr	r3, [pc, #244]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a3c      	ldr	r2, [pc, #240]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 80050a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a8:	f7fc fde4 	bl	8001c74 <HAL_GetTick>
 80050ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050ae:	e008      	b.n	80050c2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050b0:	f7fc fde0 	bl	8001c74 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d901      	bls.n	80050c2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e232      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050c2:	4b34      	ldr	r3, [pc, #208]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d0f0      	beq.n	80050b0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050ce:	4b31      	ldr	r3, [pc, #196]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	061b      	lsls	r3, r3, #24
 80050dc:	492d      	ldr	r1, [pc, #180]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	604b      	str	r3, [r1, #4]
 80050e2:	e01a      	b.n	800511a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050e4:	4b2b      	ldr	r3, [pc, #172]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a2a      	ldr	r2, [pc, #168]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 80050ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f0:	f7fc fdc0 	bl	8001c74 <HAL_GetTick>
 80050f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80050f6:	e008      	b.n	800510a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050f8:	f7fc fdbc 	bl	8001c74 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d901      	bls.n	800510a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e20e      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800510a:	4b22      	ldr	r3, [pc, #136]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1f0      	bne.n	80050f8 <HAL_RCC_OscConfig+0x1e0>
 8005116:	e000      	b.n	800511a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005118:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0308 	and.w	r3, r3, #8
 8005122:	2b00      	cmp	r3, #0
 8005124:	d041      	beq.n	80051aa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d01c      	beq.n	8005168 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800512e:	4b19      	ldr	r3, [pc, #100]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8005130:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005134:	4a17      	ldr	r2, [pc, #92]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8005136:	f043 0301 	orr.w	r3, r3, #1
 800513a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800513e:	f7fc fd99 	bl	8001c74 <HAL_GetTick>
 8005142:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005144:	e008      	b.n	8005158 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005146:	f7fc fd95 	bl	8001c74 <HAL_GetTick>
 800514a:	4602      	mov	r2, r0
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	1ad3      	subs	r3, r2, r3
 8005150:	2b02      	cmp	r3, #2
 8005152:	d901      	bls.n	8005158 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005154:	2303      	movs	r3, #3
 8005156:	e1e7      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005158:	4b0e      	ldr	r3, [pc, #56]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 800515a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b00      	cmp	r3, #0
 8005164:	d0ef      	beq.n	8005146 <HAL_RCC_OscConfig+0x22e>
 8005166:	e020      	b.n	80051aa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005168:	4b0a      	ldr	r3, [pc, #40]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 800516a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800516e:	4a09      	ldr	r2, [pc, #36]	@ (8005194 <HAL_RCC_OscConfig+0x27c>)
 8005170:	f023 0301 	bic.w	r3, r3, #1
 8005174:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005178:	f7fc fd7c 	bl	8001c74 <HAL_GetTick>
 800517c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800517e:	e00d      	b.n	800519c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005180:	f7fc fd78 	bl	8001c74 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d906      	bls.n	800519c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e1ca      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
 8005192:	bf00      	nop
 8005194:	40021000 	.word	0x40021000
 8005198:	20000070 	.word	0x20000070
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800519c:	4b8c      	ldr	r3, [pc, #560]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 800519e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d1ea      	bne.n	8005180 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0304 	and.w	r3, r3, #4
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f000 80a6 	beq.w	8005304 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051b8:	2300      	movs	r3, #0
 80051ba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80051bc:	4b84      	ldr	r3, [pc, #528]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 80051be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d101      	bne.n	80051cc <HAL_RCC_OscConfig+0x2b4>
 80051c8:	2301      	movs	r3, #1
 80051ca:	e000      	b.n	80051ce <HAL_RCC_OscConfig+0x2b6>
 80051cc:	2300      	movs	r3, #0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00d      	beq.n	80051ee <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051d2:	4b7f      	ldr	r3, [pc, #508]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 80051d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d6:	4a7e      	ldr	r2, [pc, #504]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 80051d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80051de:	4b7c      	ldr	r3, [pc, #496]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 80051e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051e6:	60fb      	str	r3, [r7, #12]
 80051e8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80051ea:	2301      	movs	r3, #1
 80051ec:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051ee:	4b79      	ldr	r3, [pc, #484]	@ (80053d4 <HAL_RCC_OscConfig+0x4bc>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d118      	bne.n	800522c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051fa:	4b76      	ldr	r3, [pc, #472]	@ (80053d4 <HAL_RCC_OscConfig+0x4bc>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a75      	ldr	r2, [pc, #468]	@ (80053d4 <HAL_RCC_OscConfig+0x4bc>)
 8005200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005204:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005206:	f7fc fd35 	bl	8001c74 <HAL_GetTick>
 800520a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800520c:	e008      	b.n	8005220 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800520e:	f7fc fd31 	bl	8001c74 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d901      	bls.n	8005220 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e183      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005220:	4b6c      	ldr	r3, [pc, #432]	@ (80053d4 <HAL_RCC_OscConfig+0x4bc>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0f0      	beq.n	800520e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d108      	bne.n	8005246 <HAL_RCC_OscConfig+0x32e>
 8005234:	4b66      	ldr	r3, [pc, #408]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800523a:	4a65      	ldr	r2, [pc, #404]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 800523c:	f043 0301 	orr.w	r3, r3, #1
 8005240:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005244:	e024      	b.n	8005290 <HAL_RCC_OscConfig+0x378>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	2b05      	cmp	r3, #5
 800524c:	d110      	bne.n	8005270 <HAL_RCC_OscConfig+0x358>
 800524e:	4b60      	ldr	r3, [pc, #384]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005254:	4a5e      	ldr	r2, [pc, #376]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005256:	f043 0304 	orr.w	r3, r3, #4
 800525a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800525e:	4b5c      	ldr	r3, [pc, #368]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005264:	4a5a      	ldr	r2, [pc, #360]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005266:	f043 0301 	orr.w	r3, r3, #1
 800526a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800526e:	e00f      	b.n	8005290 <HAL_RCC_OscConfig+0x378>
 8005270:	4b57      	ldr	r3, [pc, #348]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005276:	4a56      	ldr	r2, [pc, #344]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005278:	f023 0301 	bic.w	r3, r3, #1
 800527c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005280:	4b53      	ldr	r3, [pc, #332]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005286:	4a52      	ldr	r2, [pc, #328]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005288:	f023 0304 	bic.w	r3, r3, #4
 800528c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d016      	beq.n	80052c6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005298:	f7fc fcec 	bl	8001c74 <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800529e:	e00a      	b.n	80052b6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052a0:	f7fc fce8 	bl	8001c74 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d901      	bls.n	80052b6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	e138      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052b6:	4b46      	ldr	r3, [pc, #280]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 80052b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0ed      	beq.n	80052a0 <HAL_RCC_OscConfig+0x388>
 80052c4:	e015      	b.n	80052f2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052c6:	f7fc fcd5 	bl	8001c74 <HAL_GetTick>
 80052ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80052cc:	e00a      	b.n	80052e4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ce:	f7fc fcd1 	bl	8001c74 <HAL_GetTick>
 80052d2:	4602      	mov	r2, r0
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	1ad3      	subs	r3, r2, r3
 80052d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052dc:	4293      	cmp	r3, r2
 80052de:	d901      	bls.n	80052e4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e121      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80052e4:	4b3a      	ldr	r3, [pc, #232]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 80052e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d1ed      	bne.n	80052ce <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052f2:	7ffb      	ldrb	r3, [r7, #31]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d105      	bne.n	8005304 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052f8:	4b35      	ldr	r3, [pc, #212]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 80052fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052fc:	4a34      	ldr	r2, [pc, #208]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 80052fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005302:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0320 	and.w	r3, r3, #32
 800530c:	2b00      	cmp	r3, #0
 800530e:	d03c      	beq.n	800538a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d01c      	beq.n	8005352 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005318:	4b2d      	ldr	r3, [pc, #180]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 800531a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800531e:	4a2c      	ldr	r2, [pc, #176]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005320:	f043 0301 	orr.w	r3, r3, #1
 8005324:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005328:	f7fc fca4 	bl	8001c74 <HAL_GetTick>
 800532c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800532e:	e008      	b.n	8005342 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005330:	f7fc fca0 	bl	8001c74 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	2b02      	cmp	r3, #2
 800533c:	d901      	bls.n	8005342 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e0f2      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005342:	4b23      	ldr	r3, [pc, #140]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005344:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d0ef      	beq.n	8005330 <HAL_RCC_OscConfig+0x418>
 8005350:	e01b      	b.n	800538a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005352:	4b1f      	ldr	r3, [pc, #124]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005354:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005358:	4a1d      	ldr	r2, [pc, #116]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 800535a:	f023 0301 	bic.w	r3, r3, #1
 800535e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005362:	f7fc fc87 	bl	8001c74 <HAL_GetTick>
 8005366:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005368:	e008      	b.n	800537c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800536a:	f7fc fc83 	bl	8001c74 <HAL_GetTick>
 800536e:	4602      	mov	r2, r0
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	1ad3      	subs	r3, r2, r3
 8005374:	2b02      	cmp	r3, #2
 8005376:	d901      	bls.n	800537c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e0d5      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800537c:	4b14      	ldr	r3, [pc, #80]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 800537e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005382:	f003 0302 	and.w	r3, r3, #2
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1ef      	bne.n	800536a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	69db      	ldr	r3, [r3, #28]
 800538e:	2b00      	cmp	r3, #0
 8005390:	f000 80c9 	beq.w	8005526 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005394:	4b0e      	ldr	r3, [pc, #56]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f003 030c 	and.w	r3, r3, #12
 800539c:	2b0c      	cmp	r3, #12
 800539e:	f000 8083 	beq.w	80054a8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d15e      	bne.n	8005468 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053aa:	4b09      	ldr	r3, [pc, #36]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a08      	ldr	r2, [pc, #32]	@ (80053d0 <HAL_RCC_OscConfig+0x4b8>)
 80053b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053b6:	f7fc fc5d 	bl	8001c74 <HAL_GetTick>
 80053ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053bc:	e00c      	b.n	80053d8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053be:	f7fc fc59 	bl	8001c74 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d905      	bls.n	80053d8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e0ab      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
 80053d0:	40021000 	.word	0x40021000
 80053d4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053d8:	4b55      	ldr	r3, [pc, #340]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d1ec      	bne.n	80053be <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053e4:	4b52      	ldr	r3, [pc, #328]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 80053e6:	68da      	ldr	r2, [r3, #12]
 80053e8:	4b52      	ldr	r3, [pc, #328]	@ (8005534 <HAL_RCC_OscConfig+0x61c>)
 80053ea:	4013      	ands	r3, r2
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	6a11      	ldr	r1, [r2, #32]
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053f4:	3a01      	subs	r2, #1
 80053f6:	0112      	lsls	r2, r2, #4
 80053f8:	4311      	orrs	r1, r2
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80053fe:	0212      	lsls	r2, r2, #8
 8005400:	4311      	orrs	r1, r2
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005406:	0852      	lsrs	r2, r2, #1
 8005408:	3a01      	subs	r2, #1
 800540a:	0552      	lsls	r2, r2, #21
 800540c:	4311      	orrs	r1, r2
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005412:	0852      	lsrs	r2, r2, #1
 8005414:	3a01      	subs	r2, #1
 8005416:	0652      	lsls	r2, r2, #25
 8005418:	4311      	orrs	r1, r2
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800541e:	06d2      	lsls	r2, r2, #27
 8005420:	430a      	orrs	r2, r1
 8005422:	4943      	ldr	r1, [pc, #268]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 8005424:	4313      	orrs	r3, r2
 8005426:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005428:	4b41      	ldr	r3, [pc, #260]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a40      	ldr	r2, [pc, #256]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 800542e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005432:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005434:	4b3e      	ldr	r3, [pc, #248]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	4a3d      	ldr	r2, [pc, #244]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 800543a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800543e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005440:	f7fc fc18 	bl	8001c74 <HAL_GetTick>
 8005444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005446:	e008      	b.n	800545a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005448:	f7fc fc14 	bl	8001c74 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b02      	cmp	r3, #2
 8005454:	d901      	bls.n	800545a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e066      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800545a:	4b35      	ldr	r3, [pc, #212]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d0f0      	beq.n	8005448 <HAL_RCC_OscConfig+0x530>
 8005466:	e05e      	b.n	8005526 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005468:	4b31      	ldr	r3, [pc, #196]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a30      	ldr	r2, [pc, #192]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 800546e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005472:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005474:	f7fc fbfe 	bl	8001c74 <HAL_GetTick>
 8005478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800547c:	f7fc fbfa 	bl	8001c74 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b02      	cmp	r3, #2
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e04c      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800548e:	4b28      	ldr	r3, [pc, #160]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1f0      	bne.n	800547c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800549a:	4b25      	ldr	r3, [pc, #148]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 800549c:	68da      	ldr	r2, [r3, #12]
 800549e:	4924      	ldr	r1, [pc, #144]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 80054a0:	4b25      	ldr	r3, [pc, #148]	@ (8005538 <HAL_RCC_OscConfig+0x620>)
 80054a2:	4013      	ands	r3, r2
 80054a4:	60cb      	str	r3, [r1, #12]
 80054a6:	e03e      	b.n	8005526 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	69db      	ldr	r3, [r3, #28]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d101      	bne.n	80054b4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e039      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80054b4:	4b1e      	ldr	r3, [pc, #120]	@ (8005530 <HAL_RCC_OscConfig+0x618>)
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	f003 0203 	and.w	r2, r3, #3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a1b      	ldr	r3, [r3, #32]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d12c      	bne.n	8005522 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d2:	3b01      	subs	r3, #1
 80054d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d123      	bne.n	8005522 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d11b      	bne.n	8005522 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d113      	bne.n	8005522 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005504:	085b      	lsrs	r3, r3, #1
 8005506:	3b01      	subs	r3, #1
 8005508:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800550a:	429a      	cmp	r2, r3
 800550c:	d109      	bne.n	8005522 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005518:	085b      	lsrs	r3, r3, #1
 800551a:	3b01      	subs	r3, #1
 800551c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800551e:	429a      	cmp	r2, r3
 8005520:	d001      	beq.n	8005526 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e000      	b.n	8005528 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	3720      	adds	r7, #32
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	40021000 	.word	0x40021000
 8005534:	019f800c 	.word	0x019f800c
 8005538:	feeefffc 	.word	0xfeeefffc

0800553c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b086      	sub	sp, #24
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005546:	2300      	movs	r3, #0
 8005548:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d101      	bne.n	8005554 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e11e      	b.n	8005792 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005554:	4b91      	ldr	r3, [pc, #580]	@ (800579c <HAL_RCC_ClockConfig+0x260>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 030f 	and.w	r3, r3, #15
 800555c:	683a      	ldr	r2, [r7, #0]
 800555e:	429a      	cmp	r2, r3
 8005560:	d910      	bls.n	8005584 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005562:	4b8e      	ldr	r3, [pc, #568]	@ (800579c <HAL_RCC_ClockConfig+0x260>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f023 020f 	bic.w	r2, r3, #15
 800556a:	498c      	ldr	r1, [pc, #560]	@ (800579c <HAL_RCC_ClockConfig+0x260>)
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	4313      	orrs	r3, r2
 8005570:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005572:	4b8a      	ldr	r3, [pc, #552]	@ (800579c <HAL_RCC_ClockConfig+0x260>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 030f 	and.w	r3, r3, #15
 800557a:	683a      	ldr	r2, [r7, #0]
 800557c:	429a      	cmp	r2, r3
 800557e:	d001      	beq.n	8005584 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e106      	b.n	8005792 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0301 	and.w	r3, r3, #1
 800558c:	2b00      	cmp	r3, #0
 800558e:	d073      	beq.n	8005678 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	2b03      	cmp	r3, #3
 8005596:	d129      	bne.n	80055ec <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005598:	4b81      	ldr	r3, [pc, #516]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d101      	bne.n	80055a8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e0f4      	b.n	8005792 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80055a8:	f000 f99e 	bl	80058e8 <RCC_GetSysClockFreqFromPLLSource>
 80055ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	4a7c      	ldr	r2, [pc, #496]	@ (80057a4 <HAL_RCC_ClockConfig+0x268>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d93f      	bls.n	8005636 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80055b6:	4b7a      	ldr	r3, [pc, #488]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d009      	beq.n	80055d6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d033      	beq.n	8005636 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d12f      	bne.n	8005636 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80055d6:	4b72      	ldr	r3, [pc, #456]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055de:	4a70      	ldr	r2, [pc, #448]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 80055e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80055e6:	2380      	movs	r3, #128	@ 0x80
 80055e8:	617b      	str	r3, [r7, #20]
 80055ea:	e024      	b.n	8005636 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	d107      	bne.n	8005604 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055f4:	4b6a      	ldr	r3, [pc, #424]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d109      	bne.n	8005614 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e0c6      	b.n	8005792 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005604:	4b66      	ldr	r3, [pc, #408]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800560c:	2b00      	cmp	r3, #0
 800560e:	d101      	bne.n	8005614 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e0be      	b.n	8005792 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005614:	f000 f8ce 	bl	80057b4 <HAL_RCC_GetSysClockFreq>
 8005618:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	4a61      	ldr	r2, [pc, #388]	@ (80057a4 <HAL_RCC_ClockConfig+0x268>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d909      	bls.n	8005636 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005622:	4b5f      	ldr	r3, [pc, #380]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800562a:	4a5d      	ldr	r2, [pc, #372]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 800562c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005630:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005632:	2380      	movs	r3, #128	@ 0x80
 8005634:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005636:	4b5a      	ldr	r3, [pc, #360]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f023 0203 	bic.w	r2, r3, #3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	4957      	ldr	r1, [pc, #348]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005644:	4313      	orrs	r3, r2
 8005646:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005648:	f7fc fb14 	bl	8001c74 <HAL_GetTick>
 800564c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800564e:	e00a      	b.n	8005666 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005650:	f7fc fb10 	bl	8001c74 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800565e:	4293      	cmp	r3, r2
 8005660:	d901      	bls.n	8005666 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e095      	b.n	8005792 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005666:	4b4e      	ldr	r3, [pc, #312]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f003 020c 	and.w	r2, r3, #12
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	429a      	cmp	r2, r3
 8005676:	d1eb      	bne.n	8005650 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0302 	and.w	r3, r3, #2
 8005680:	2b00      	cmp	r3, #0
 8005682:	d023      	beq.n	80056cc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0304 	and.w	r3, r3, #4
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005690:	4b43      	ldr	r3, [pc, #268]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	4a42      	ldr	r2, [pc, #264]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005696:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800569a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0308 	and.w	r3, r3, #8
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d007      	beq.n	80056b8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80056a8:	4b3d      	ldr	r3, [pc, #244]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80056b0:	4a3b      	ldr	r2, [pc, #236]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 80056b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80056b6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056b8:	4b39      	ldr	r3, [pc, #228]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	4936      	ldr	r1, [pc, #216]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	608b      	str	r3, [r1, #8]
 80056ca:	e008      	b.n	80056de <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	2b80      	cmp	r3, #128	@ 0x80
 80056d0:	d105      	bne.n	80056de <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80056d2:	4b33      	ldr	r3, [pc, #204]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	4a32      	ldr	r2, [pc, #200]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 80056d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056dc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056de:	4b2f      	ldr	r3, [pc, #188]	@ (800579c <HAL_RCC_ClockConfig+0x260>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 030f 	and.w	r3, r3, #15
 80056e6:	683a      	ldr	r2, [r7, #0]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d21d      	bcs.n	8005728 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ec:	4b2b      	ldr	r3, [pc, #172]	@ (800579c <HAL_RCC_ClockConfig+0x260>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f023 020f 	bic.w	r2, r3, #15
 80056f4:	4929      	ldr	r1, [pc, #164]	@ (800579c <HAL_RCC_ClockConfig+0x260>)
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80056fc:	f7fc faba 	bl	8001c74 <HAL_GetTick>
 8005700:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005702:	e00a      	b.n	800571a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005704:	f7fc fab6 	bl	8001c74 <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005712:	4293      	cmp	r3, r2
 8005714:	d901      	bls.n	800571a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e03b      	b.n	8005792 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800571a:	4b20      	ldr	r3, [pc, #128]	@ (800579c <HAL_RCC_ClockConfig+0x260>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 030f 	and.w	r3, r3, #15
 8005722:	683a      	ldr	r2, [r7, #0]
 8005724:	429a      	cmp	r2, r3
 8005726:	d1ed      	bne.n	8005704 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d008      	beq.n	8005746 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005734:	4b1a      	ldr	r3, [pc, #104]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	4917      	ldr	r1, [pc, #92]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005742:	4313      	orrs	r3, r2
 8005744:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0308 	and.w	r3, r3, #8
 800574e:	2b00      	cmp	r3, #0
 8005750:	d009      	beq.n	8005766 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005752:	4b13      	ldr	r3, [pc, #76]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	00db      	lsls	r3, r3, #3
 8005760:	490f      	ldr	r1, [pc, #60]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 8005762:	4313      	orrs	r3, r2
 8005764:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005766:	f000 f825 	bl	80057b4 <HAL_RCC_GetSysClockFreq>
 800576a:	4602      	mov	r2, r0
 800576c:	4b0c      	ldr	r3, [pc, #48]	@ (80057a0 <HAL_RCC_ClockConfig+0x264>)
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	091b      	lsrs	r3, r3, #4
 8005772:	f003 030f 	and.w	r3, r3, #15
 8005776:	490c      	ldr	r1, [pc, #48]	@ (80057a8 <HAL_RCC_ClockConfig+0x26c>)
 8005778:	5ccb      	ldrb	r3, [r1, r3]
 800577a:	f003 031f 	and.w	r3, r3, #31
 800577e:	fa22 f303 	lsr.w	r3, r2, r3
 8005782:	4a0a      	ldr	r2, [pc, #40]	@ (80057ac <HAL_RCC_ClockConfig+0x270>)
 8005784:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005786:	4b0a      	ldr	r3, [pc, #40]	@ (80057b0 <HAL_RCC_ClockConfig+0x274>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4618      	mov	r0, r3
 800578c:	f7fc fa26 	bl	8001bdc <HAL_InitTick>
 8005790:	4603      	mov	r3, r0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3718      	adds	r7, #24
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	40022000 	.word	0x40022000
 80057a0:	40021000 	.word	0x40021000
 80057a4:	04c4b400 	.word	0x04c4b400
 80057a8:	080070d4 	.word	0x080070d4
 80057ac:	2000006c 	.word	0x2000006c
 80057b0:	20000070 	.word	0x20000070

080057b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b087      	sub	sp, #28
 80057b8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80057ba:	4b2c      	ldr	r3, [pc, #176]	@ (800586c <HAL_RCC_GetSysClockFreq+0xb8>)
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f003 030c 	and.w	r3, r3, #12
 80057c2:	2b04      	cmp	r3, #4
 80057c4:	d102      	bne.n	80057cc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80057c6:	4b2a      	ldr	r3, [pc, #168]	@ (8005870 <HAL_RCC_GetSysClockFreq+0xbc>)
 80057c8:	613b      	str	r3, [r7, #16]
 80057ca:	e047      	b.n	800585c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80057cc:	4b27      	ldr	r3, [pc, #156]	@ (800586c <HAL_RCC_GetSysClockFreq+0xb8>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 030c 	and.w	r3, r3, #12
 80057d4:	2b08      	cmp	r3, #8
 80057d6:	d102      	bne.n	80057de <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80057d8:	4b26      	ldr	r3, [pc, #152]	@ (8005874 <HAL_RCC_GetSysClockFreq+0xc0>)
 80057da:	613b      	str	r3, [r7, #16]
 80057dc:	e03e      	b.n	800585c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80057de:	4b23      	ldr	r3, [pc, #140]	@ (800586c <HAL_RCC_GetSysClockFreq+0xb8>)
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f003 030c 	and.w	r3, r3, #12
 80057e6:	2b0c      	cmp	r3, #12
 80057e8:	d136      	bne.n	8005858 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057ea:	4b20      	ldr	r3, [pc, #128]	@ (800586c <HAL_RCC_GetSysClockFreq+0xb8>)
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f003 0303 	and.w	r3, r3, #3
 80057f2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057f4:	4b1d      	ldr	r3, [pc, #116]	@ (800586c <HAL_RCC_GetSysClockFreq+0xb8>)
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	091b      	lsrs	r3, r3, #4
 80057fa:	f003 030f 	and.w	r3, r3, #15
 80057fe:	3301      	adds	r3, #1
 8005800:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2b03      	cmp	r3, #3
 8005806:	d10c      	bne.n	8005822 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005808:	4a1a      	ldr	r2, [pc, #104]	@ (8005874 <HAL_RCC_GetSysClockFreq+0xc0>)
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005810:	4a16      	ldr	r2, [pc, #88]	@ (800586c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005812:	68d2      	ldr	r2, [r2, #12]
 8005814:	0a12      	lsrs	r2, r2, #8
 8005816:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800581a:	fb02 f303 	mul.w	r3, r2, r3
 800581e:	617b      	str	r3, [r7, #20]
      break;
 8005820:	e00c      	b.n	800583c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005822:	4a13      	ldr	r2, [pc, #76]	@ (8005870 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	fbb2 f3f3 	udiv	r3, r2, r3
 800582a:	4a10      	ldr	r2, [pc, #64]	@ (800586c <HAL_RCC_GetSysClockFreq+0xb8>)
 800582c:	68d2      	ldr	r2, [r2, #12]
 800582e:	0a12      	lsrs	r2, r2, #8
 8005830:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005834:	fb02 f303 	mul.w	r3, r2, r3
 8005838:	617b      	str	r3, [r7, #20]
      break;
 800583a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800583c:	4b0b      	ldr	r3, [pc, #44]	@ (800586c <HAL_RCC_GetSysClockFreq+0xb8>)
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	0e5b      	lsrs	r3, r3, #25
 8005842:	f003 0303 	and.w	r3, r3, #3
 8005846:	3301      	adds	r3, #1
 8005848:	005b      	lsls	r3, r3, #1
 800584a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800584c:	697a      	ldr	r2, [r7, #20]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	fbb2 f3f3 	udiv	r3, r2, r3
 8005854:	613b      	str	r3, [r7, #16]
 8005856:	e001      	b.n	800585c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005858:	2300      	movs	r3, #0
 800585a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800585c:	693b      	ldr	r3, [r7, #16]
}
 800585e:	4618      	mov	r0, r3
 8005860:	371c      	adds	r7, #28
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	40021000 	.word	0x40021000
 8005870:	00f42400 	.word	0x00f42400
 8005874:	007a1200 	.word	0x007a1200

08005878 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005878:	b480      	push	{r7}
 800587a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800587c:	4b03      	ldr	r3, [pc, #12]	@ (800588c <HAL_RCC_GetHCLKFreq+0x14>)
 800587e:	681b      	ldr	r3, [r3, #0]
}
 8005880:	4618      	mov	r0, r3
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	2000006c 	.word	0x2000006c

08005890 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005894:	f7ff fff0 	bl	8005878 <HAL_RCC_GetHCLKFreq>
 8005898:	4602      	mov	r2, r0
 800589a:	4b06      	ldr	r3, [pc, #24]	@ (80058b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	0a1b      	lsrs	r3, r3, #8
 80058a0:	f003 0307 	and.w	r3, r3, #7
 80058a4:	4904      	ldr	r1, [pc, #16]	@ (80058b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80058a6:	5ccb      	ldrb	r3, [r1, r3]
 80058a8:	f003 031f 	and.w	r3, r3, #31
 80058ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	40021000 	.word	0x40021000
 80058b8:	080070e4 	.word	0x080070e4

080058bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80058c0:	f7ff ffda 	bl	8005878 <HAL_RCC_GetHCLKFreq>
 80058c4:	4602      	mov	r2, r0
 80058c6:	4b06      	ldr	r3, [pc, #24]	@ (80058e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	0adb      	lsrs	r3, r3, #11
 80058cc:	f003 0307 	and.w	r3, r3, #7
 80058d0:	4904      	ldr	r1, [pc, #16]	@ (80058e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80058d2:	5ccb      	ldrb	r3, [r1, r3]
 80058d4:	f003 031f 	and.w	r3, r3, #31
 80058d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058dc:	4618      	mov	r0, r3
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	40021000 	.word	0x40021000
 80058e4:	080070e4 	.word	0x080070e4

080058e8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b087      	sub	sp, #28
 80058ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80058ee:	4b1e      	ldr	r3, [pc, #120]	@ (8005968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	091b      	lsrs	r3, r3, #4
 80058fe:	f003 030f 	and.w	r3, r3, #15
 8005902:	3301      	adds	r3, #1
 8005904:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	2b03      	cmp	r3, #3
 800590a:	d10c      	bne.n	8005926 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800590c:	4a17      	ldr	r2, [pc, #92]	@ (800596c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	fbb2 f3f3 	udiv	r3, r2, r3
 8005914:	4a14      	ldr	r2, [pc, #80]	@ (8005968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005916:	68d2      	ldr	r2, [r2, #12]
 8005918:	0a12      	lsrs	r2, r2, #8
 800591a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800591e:	fb02 f303 	mul.w	r3, r2, r3
 8005922:	617b      	str	r3, [r7, #20]
    break;
 8005924:	e00c      	b.n	8005940 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005926:	4a12      	ldr	r2, [pc, #72]	@ (8005970 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	fbb2 f3f3 	udiv	r3, r2, r3
 800592e:	4a0e      	ldr	r2, [pc, #56]	@ (8005968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005930:	68d2      	ldr	r2, [r2, #12]
 8005932:	0a12      	lsrs	r2, r2, #8
 8005934:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005938:	fb02 f303 	mul.w	r3, r2, r3
 800593c:	617b      	str	r3, [r7, #20]
    break;
 800593e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005940:	4b09      	ldr	r3, [pc, #36]	@ (8005968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	0e5b      	lsrs	r3, r3, #25
 8005946:	f003 0303 	and.w	r3, r3, #3
 800594a:	3301      	adds	r3, #1
 800594c:	005b      	lsls	r3, r3, #1
 800594e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005950:	697a      	ldr	r2, [r7, #20]
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	fbb2 f3f3 	udiv	r3, r2, r3
 8005958:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800595a:	687b      	ldr	r3, [r7, #4]
}
 800595c:	4618      	mov	r0, r3
 800595e:	371c      	adds	r7, #28
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr
 8005968:	40021000 	.word	0x40021000
 800596c:	007a1200 	.word	0x007a1200
 8005970:	00f42400 	.word	0x00f42400

08005974 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800597c:	2300      	movs	r3, #0
 800597e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005980:	2300      	movs	r3, #0
 8005982:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800598c:	2b00      	cmp	r3, #0
 800598e:	f000 8098 	beq.w	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005992:	2300      	movs	r3, #0
 8005994:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005996:	4b43      	ldr	r3, [pc, #268]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800599a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10d      	bne.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059a2:	4b40      	ldr	r3, [pc, #256]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059a6:	4a3f      	ldr	r2, [pc, #252]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80059ae:	4b3d      	ldr	r3, [pc, #244]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059b6:	60bb      	str	r3, [r7, #8]
 80059b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059ba:	2301      	movs	r3, #1
 80059bc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059be:	4b3a      	ldr	r3, [pc, #232]	@ (8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a39      	ldr	r2, [pc, #228]	@ (8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059ca:	f7fc f953 	bl	8001c74 <HAL_GetTick>
 80059ce:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059d0:	e009      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059d2:	f7fc f94f 	bl	8001c74 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d902      	bls.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	74fb      	strb	r3, [r7, #19]
        break;
 80059e4:	e005      	b.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059e6:	4b30      	ldr	r3, [pc, #192]	@ (8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0ef      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80059f2:	7cfb      	ldrb	r3, [r7, #19]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d159      	bne.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80059f8:	4b2a      	ldr	r3, [pc, #168]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a02:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d01e      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0e:	697a      	ldr	r2, [r7, #20]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d019      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a14:	4b23      	ldr	r3, [pc, #140]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a1e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a20:	4b20      	ldr	r3, [pc, #128]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a26:	4a1f      	ldr	r2, [pc, #124]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a30:	4b1c      	ldr	r3, [pc, #112]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a36:	4a1b      	ldr	r2, [pc, #108]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a40:	4a18      	ldr	r2, [pc, #96]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d016      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a52:	f7fc f90f 	bl	8001c74 <HAL_GetTick>
 8005a56:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a58:	e00b      	b.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a5a:	f7fc f90b 	bl	8001c74 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d902      	bls.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	74fb      	strb	r3, [r7, #19]
            break;
 8005a70:	e006      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a72:	4b0c      	ldr	r3, [pc, #48]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d0ec      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005a80:	7cfb      	ldrb	r3, [r7, #19]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10b      	bne.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a86:	4b07      	ldr	r3, [pc, #28]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a94:	4903      	ldr	r1, [pc, #12]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a96:	4313      	orrs	r3, r2
 8005a98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005a9c:	e008      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a9e:	7cfb      	ldrb	r3, [r7, #19]
 8005aa0:	74bb      	strb	r3, [r7, #18]
 8005aa2:	e005      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005aa4:	40021000 	.word	0x40021000
 8005aa8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aac:	7cfb      	ldrb	r3, [r7, #19]
 8005aae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ab0:	7c7b      	ldrb	r3, [r7, #17]
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d105      	bne.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ab6:	4ba6      	ldr	r3, [pc, #664]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aba:	4aa5      	ldr	r2, [pc, #660]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005abc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ac0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d00a      	beq.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ace:	4ba0      	ldr	r3, [pc, #640]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad4:	f023 0203 	bic.w	r2, r3, #3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	499c      	ldr	r1, [pc, #624]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0302 	and.w	r3, r3, #2
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d00a      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005af0:	4b97      	ldr	r3, [pc, #604]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005af6:	f023 020c 	bic.w	r2, r3, #12
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	4994      	ldr	r1, [pc, #592]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0304 	and.w	r3, r3, #4
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00a      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b12:	4b8f      	ldr	r3, [pc, #572]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b18:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	498b      	ldr	r1, [pc, #556]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0308 	and.w	r3, r3, #8
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00a      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b34:	4b86      	ldr	r3, [pc, #536]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	4983      	ldr	r1, [pc, #524]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0320 	and.w	r3, r3, #32
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00a      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b56:	4b7e      	ldr	r3, [pc, #504]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b5c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	695b      	ldr	r3, [r3, #20]
 8005b64:	497a      	ldr	r1, [pc, #488]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00a      	beq.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b78:	4b75      	ldr	r3, [pc, #468]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b7e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	699b      	ldr	r3, [r3, #24]
 8005b86:	4972      	ldr	r1, [pc, #456]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00a      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b9a:	4b6d      	ldr	r3, [pc, #436]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ba0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	69db      	ldr	r3, [r3, #28]
 8005ba8:	4969      	ldr	r1, [pc, #420]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005baa:	4313      	orrs	r3, r2
 8005bac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d00a      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005bbc:	4b64      	ldr	r3, [pc, #400]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bc2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	4961      	ldr	r1, [pc, #388]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00a      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005bde:	4b5c      	ldr	r3, [pc, #368]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005be4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bec:	4958      	ldr	r1, [pc, #352]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d015      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c00:	4b53      	ldr	r3, [pc, #332]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c06:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0e:	4950      	ldr	r1, [pc, #320]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c10:	4313      	orrs	r3, r2
 8005c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c1e:	d105      	bne.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c20:	4b4b      	ldr	r3, [pc, #300]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	4a4a      	ldr	r2, [pc, #296]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c2a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d015      	beq.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c38:	4b45      	ldr	r3, [pc, #276]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c3e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c46:	4942      	ldr	r1, [pc, #264]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c56:	d105      	bne.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c58:	4b3d      	ldr	r3, [pc, #244]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	4a3c      	ldr	r2, [pc, #240]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c62:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d015      	beq.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c70:	4b37      	ldr	r3, [pc, #220]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c76:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c7e:	4934      	ldr	r1, [pc, #208]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c80:	4313      	orrs	r3, r2
 8005c82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c8e:	d105      	bne.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c90:	4b2f      	ldr	r3, [pc, #188]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	4a2e      	ldr	r2, [pc, #184]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c9a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d015      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ca8:	4b29      	ldr	r3, [pc, #164]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cb6:	4926      	ldr	r1, [pc, #152]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cc6:	d105      	bne.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cc8:	4b21      	ldr	r3, [pc, #132]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	4a20      	ldr	r2, [pc, #128]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cd2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d015      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ce6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cee:	4918      	ldr	r1, [pc, #96]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cfe:	d105      	bne.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d00:	4b13      	ldr	r3, [pc, #76]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	4a12      	ldr	r2, [pc, #72]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d0a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d015      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005d18:	4b0d      	ldr	r3, [pc, #52]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d1e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d26:	490a      	ldr	r1, [pc, #40]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d36:	d105      	bne.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005d38:	4b05      	ldr	r3, [pc, #20]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	4a04      	ldr	r2, [pc, #16]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d42:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005d44:	7cbb      	ldrb	r3, [r7, #18]
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3718      	adds	r7, #24
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	40021000 	.word	0x40021000

08005d54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d101      	bne.n	8005d66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e042      	b.n	8005dec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d106      	bne.n	8005d7e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f7fb fc41 	bl	8001600 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2224      	movs	r2, #36	@ 0x24
 8005d82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f022 0201 	bic.w	r2, r2, #1
 8005d94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d002      	beq.n	8005da4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 fbea 	bl	8006578 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 f91b 	bl	8005fe0 <UART_SetConfig>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d101      	bne.n	8005db4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e01b      	b.n	8005dec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685a      	ldr	r2, [r3, #4]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005dc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	689a      	ldr	r2, [r3, #8]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005dd2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f042 0201 	orr.w	r2, r2, #1
 8005de2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 fc69 	bl	80066bc <UART_CheckIdleState>
 8005dea:	4603      	mov	r3, r0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3708      	adds	r7, #8
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b08a      	sub	sp, #40	@ 0x28
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	4613      	mov	r3, r2
 8005e00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e08:	2b20      	cmp	r3, #32
 8005e0a:	d167      	bne.n	8005edc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d002      	beq.n	8005e18 <HAL_UART_Transmit_DMA+0x24>
 8005e12:	88fb      	ldrh	r3, [r7, #6]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d101      	bne.n	8005e1c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e060      	b.n	8005ede <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	68ba      	ldr	r2, [r7, #8]
 8005e20:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	88fa      	ldrh	r2, [r7, #6]
 8005e26:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	88fa      	ldrh	r2, [r7, #6]
 8005e2e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2221      	movs	r2, #33	@ 0x21
 8005e3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d028      	beq.n	8005e9c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e4e:	4a26      	ldr	r2, [pc, #152]	@ (8005ee8 <HAL_UART_Transmit_DMA+0xf4>)
 8005e50:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e56:	4a25      	ldr	r2, [pc, #148]	@ (8005eec <HAL_UART_Transmit_DMA+0xf8>)
 8005e58:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e5e:	4a24      	ldr	r2, [pc, #144]	@ (8005ef0 <HAL_UART_Transmit_DMA+0xfc>)
 8005e60:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e66:	2200      	movs	r2, #0
 8005e68:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e72:	4619      	mov	r1, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	3328      	adds	r3, #40	@ 0x28
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	88fb      	ldrh	r3, [r7, #6]
 8005e7e:	f7fc fa99 	bl	80023b4 <HAL_DMA_Start_IT>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d009      	beq.n	8005e9c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2210      	movs	r2, #16
 8005e8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2220      	movs	r2, #32
 8005e94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e020      	b.n	8005ede <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2240      	movs	r2, #64	@ 0x40
 8005ea2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	3308      	adds	r3, #8
 8005eaa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	e853 3f00 	ldrex	r3, [r3]
 8005eb2:	613b      	str	r3, [r7, #16]
   return(result);
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eba:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	3308      	adds	r3, #8
 8005ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ec4:	623a      	str	r2, [r7, #32]
 8005ec6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec8:	69f9      	ldr	r1, [r7, #28]
 8005eca:	6a3a      	ldr	r2, [r7, #32]
 8005ecc:	e841 2300 	strex	r3, r2, [r1]
 8005ed0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d1e5      	bne.n	8005ea4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	e000      	b.n	8005ede <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005edc:	2302      	movs	r3, #2
  }
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3728      	adds	r7, #40	@ 0x28
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	08006b87 	.word	0x08006b87
 8005eec:	08006c21 	.word	0x08006c21
 8005ef0:	08006da7 	.word	0x08006da7

08005ef4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b08a      	sub	sp, #40	@ 0x28
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	4613      	mov	r3, r2
 8005f00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f08:	2b20      	cmp	r3, #32
 8005f0a:	d137      	bne.n	8005f7c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d002      	beq.n	8005f18 <HAL_UART_Receive_DMA+0x24>
 8005f12:	88fb      	ldrh	r3, [r7, #6]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d101      	bne.n	8005f1c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e030      	b.n	8005f7e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a18      	ldr	r2, [pc, #96]	@ (8005f88 <HAL_UART_Receive_DMA+0x94>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d01f      	beq.n	8005f6c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d018      	beq.n	8005f6c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	e853 3f00 	ldrex	r3, [r3]
 8005f46:	613b      	str	r3, [r7, #16]
   return(result);
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	461a      	mov	r2, r3
 8005f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f58:	623b      	str	r3, [r7, #32]
 8005f5a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f5c:	69f9      	ldr	r1, [r7, #28]
 8005f5e:	6a3a      	ldr	r2, [r7, #32]
 8005f60:	e841 2300 	strex	r3, r2, [r1]
 8005f64:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d1e6      	bne.n	8005f3a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005f6c:	88fb      	ldrh	r3, [r7, #6]
 8005f6e:	461a      	mov	r2, r3
 8005f70:	68b9      	ldr	r1, [r7, #8]
 8005f72:	68f8      	ldr	r0, [r7, #12]
 8005f74:	f000 fcba 	bl	80068ec <UART_Start_Receive_DMA>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	e000      	b.n	8005f7e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005f7c:	2302      	movs	r3, #2
  }
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3728      	adds	r7, #40	@ 0x28
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	40008000 	.word	0x40008000

08005f8c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fe0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fe4:	b08c      	sub	sp, #48	@ 0x30
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fea:	2300      	movs	r3, #0
 8005fec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	689a      	ldr	r2, [r3, #8]
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	431a      	orrs	r2, r3
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	431a      	orrs	r2, r3
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	69db      	ldr	r3, [r3, #28]
 8006004:	4313      	orrs	r3, r2
 8006006:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	4bab      	ldr	r3, [pc, #684]	@ (80062bc <UART_SetConfig+0x2dc>)
 8006010:	4013      	ands	r3, r2
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	6812      	ldr	r2, [r2, #0]
 8006016:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006018:	430b      	orrs	r3, r1
 800601a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	68da      	ldr	r2, [r3, #12]
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4aa0      	ldr	r2, [pc, #640]	@ (80062c0 <UART_SetConfig+0x2e0>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d004      	beq.n	800604c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	6a1b      	ldr	r3, [r3, #32]
 8006046:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006048:	4313      	orrs	r3, r2
 800604a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006056:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800605a:	697a      	ldr	r2, [r7, #20]
 800605c:	6812      	ldr	r2, [r2, #0]
 800605e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006060:	430b      	orrs	r3, r1
 8006062:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800606a:	f023 010f 	bic.w	r1, r3, #15
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	430a      	orrs	r2, r1
 8006078:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a91      	ldr	r2, [pc, #580]	@ (80062c4 <UART_SetConfig+0x2e4>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d125      	bne.n	80060d0 <UART_SetConfig+0xf0>
 8006084:	4b90      	ldr	r3, [pc, #576]	@ (80062c8 <UART_SetConfig+0x2e8>)
 8006086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800608a:	f003 0303 	and.w	r3, r3, #3
 800608e:	2b03      	cmp	r3, #3
 8006090:	d81a      	bhi.n	80060c8 <UART_SetConfig+0xe8>
 8006092:	a201      	add	r2, pc, #4	@ (adr r2, 8006098 <UART_SetConfig+0xb8>)
 8006094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006098:	080060a9 	.word	0x080060a9
 800609c:	080060b9 	.word	0x080060b9
 80060a0:	080060b1 	.word	0x080060b1
 80060a4:	080060c1 	.word	0x080060c1
 80060a8:	2301      	movs	r3, #1
 80060aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ae:	e0d6      	b.n	800625e <UART_SetConfig+0x27e>
 80060b0:	2302      	movs	r3, #2
 80060b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060b6:	e0d2      	b.n	800625e <UART_SetConfig+0x27e>
 80060b8:	2304      	movs	r3, #4
 80060ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060be:	e0ce      	b.n	800625e <UART_SetConfig+0x27e>
 80060c0:	2308      	movs	r3, #8
 80060c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060c6:	e0ca      	b.n	800625e <UART_SetConfig+0x27e>
 80060c8:	2310      	movs	r3, #16
 80060ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ce:	e0c6      	b.n	800625e <UART_SetConfig+0x27e>
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a7d      	ldr	r2, [pc, #500]	@ (80062cc <UART_SetConfig+0x2ec>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d138      	bne.n	800614c <UART_SetConfig+0x16c>
 80060da:	4b7b      	ldr	r3, [pc, #492]	@ (80062c8 <UART_SetConfig+0x2e8>)
 80060dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060e0:	f003 030c 	and.w	r3, r3, #12
 80060e4:	2b0c      	cmp	r3, #12
 80060e6:	d82d      	bhi.n	8006144 <UART_SetConfig+0x164>
 80060e8:	a201      	add	r2, pc, #4	@ (adr r2, 80060f0 <UART_SetConfig+0x110>)
 80060ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ee:	bf00      	nop
 80060f0:	08006125 	.word	0x08006125
 80060f4:	08006145 	.word	0x08006145
 80060f8:	08006145 	.word	0x08006145
 80060fc:	08006145 	.word	0x08006145
 8006100:	08006135 	.word	0x08006135
 8006104:	08006145 	.word	0x08006145
 8006108:	08006145 	.word	0x08006145
 800610c:	08006145 	.word	0x08006145
 8006110:	0800612d 	.word	0x0800612d
 8006114:	08006145 	.word	0x08006145
 8006118:	08006145 	.word	0x08006145
 800611c:	08006145 	.word	0x08006145
 8006120:	0800613d 	.word	0x0800613d
 8006124:	2300      	movs	r3, #0
 8006126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800612a:	e098      	b.n	800625e <UART_SetConfig+0x27e>
 800612c:	2302      	movs	r3, #2
 800612e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006132:	e094      	b.n	800625e <UART_SetConfig+0x27e>
 8006134:	2304      	movs	r3, #4
 8006136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800613a:	e090      	b.n	800625e <UART_SetConfig+0x27e>
 800613c:	2308      	movs	r3, #8
 800613e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006142:	e08c      	b.n	800625e <UART_SetConfig+0x27e>
 8006144:	2310      	movs	r3, #16
 8006146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800614a:	e088      	b.n	800625e <UART_SetConfig+0x27e>
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a5f      	ldr	r2, [pc, #380]	@ (80062d0 <UART_SetConfig+0x2f0>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d125      	bne.n	80061a2 <UART_SetConfig+0x1c2>
 8006156:	4b5c      	ldr	r3, [pc, #368]	@ (80062c8 <UART_SetConfig+0x2e8>)
 8006158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800615c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006160:	2b30      	cmp	r3, #48	@ 0x30
 8006162:	d016      	beq.n	8006192 <UART_SetConfig+0x1b2>
 8006164:	2b30      	cmp	r3, #48	@ 0x30
 8006166:	d818      	bhi.n	800619a <UART_SetConfig+0x1ba>
 8006168:	2b20      	cmp	r3, #32
 800616a:	d00a      	beq.n	8006182 <UART_SetConfig+0x1a2>
 800616c:	2b20      	cmp	r3, #32
 800616e:	d814      	bhi.n	800619a <UART_SetConfig+0x1ba>
 8006170:	2b00      	cmp	r3, #0
 8006172:	d002      	beq.n	800617a <UART_SetConfig+0x19a>
 8006174:	2b10      	cmp	r3, #16
 8006176:	d008      	beq.n	800618a <UART_SetConfig+0x1aa>
 8006178:	e00f      	b.n	800619a <UART_SetConfig+0x1ba>
 800617a:	2300      	movs	r3, #0
 800617c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006180:	e06d      	b.n	800625e <UART_SetConfig+0x27e>
 8006182:	2302      	movs	r3, #2
 8006184:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006188:	e069      	b.n	800625e <UART_SetConfig+0x27e>
 800618a:	2304      	movs	r3, #4
 800618c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006190:	e065      	b.n	800625e <UART_SetConfig+0x27e>
 8006192:	2308      	movs	r3, #8
 8006194:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006198:	e061      	b.n	800625e <UART_SetConfig+0x27e>
 800619a:	2310      	movs	r3, #16
 800619c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061a0:	e05d      	b.n	800625e <UART_SetConfig+0x27e>
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a4b      	ldr	r2, [pc, #300]	@ (80062d4 <UART_SetConfig+0x2f4>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d125      	bne.n	80061f8 <UART_SetConfig+0x218>
 80061ac:	4b46      	ldr	r3, [pc, #280]	@ (80062c8 <UART_SetConfig+0x2e8>)
 80061ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80061b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80061b8:	d016      	beq.n	80061e8 <UART_SetConfig+0x208>
 80061ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80061bc:	d818      	bhi.n	80061f0 <UART_SetConfig+0x210>
 80061be:	2b80      	cmp	r3, #128	@ 0x80
 80061c0:	d00a      	beq.n	80061d8 <UART_SetConfig+0x1f8>
 80061c2:	2b80      	cmp	r3, #128	@ 0x80
 80061c4:	d814      	bhi.n	80061f0 <UART_SetConfig+0x210>
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d002      	beq.n	80061d0 <UART_SetConfig+0x1f0>
 80061ca:	2b40      	cmp	r3, #64	@ 0x40
 80061cc:	d008      	beq.n	80061e0 <UART_SetConfig+0x200>
 80061ce:	e00f      	b.n	80061f0 <UART_SetConfig+0x210>
 80061d0:	2300      	movs	r3, #0
 80061d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061d6:	e042      	b.n	800625e <UART_SetConfig+0x27e>
 80061d8:	2302      	movs	r3, #2
 80061da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061de:	e03e      	b.n	800625e <UART_SetConfig+0x27e>
 80061e0:	2304      	movs	r3, #4
 80061e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061e6:	e03a      	b.n	800625e <UART_SetConfig+0x27e>
 80061e8:	2308      	movs	r3, #8
 80061ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ee:	e036      	b.n	800625e <UART_SetConfig+0x27e>
 80061f0:	2310      	movs	r3, #16
 80061f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061f6:	e032      	b.n	800625e <UART_SetConfig+0x27e>
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a30      	ldr	r2, [pc, #192]	@ (80062c0 <UART_SetConfig+0x2e0>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d12a      	bne.n	8006258 <UART_SetConfig+0x278>
 8006202:	4b31      	ldr	r3, [pc, #196]	@ (80062c8 <UART_SetConfig+0x2e8>)
 8006204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006208:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800620c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006210:	d01a      	beq.n	8006248 <UART_SetConfig+0x268>
 8006212:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006216:	d81b      	bhi.n	8006250 <UART_SetConfig+0x270>
 8006218:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800621c:	d00c      	beq.n	8006238 <UART_SetConfig+0x258>
 800621e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006222:	d815      	bhi.n	8006250 <UART_SetConfig+0x270>
 8006224:	2b00      	cmp	r3, #0
 8006226:	d003      	beq.n	8006230 <UART_SetConfig+0x250>
 8006228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800622c:	d008      	beq.n	8006240 <UART_SetConfig+0x260>
 800622e:	e00f      	b.n	8006250 <UART_SetConfig+0x270>
 8006230:	2300      	movs	r3, #0
 8006232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006236:	e012      	b.n	800625e <UART_SetConfig+0x27e>
 8006238:	2302      	movs	r3, #2
 800623a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800623e:	e00e      	b.n	800625e <UART_SetConfig+0x27e>
 8006240:	2304      	movs	r3, #4
 8006242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006246:	e00a      	b.n	800625e <UART_SetConfig+0x27e>
 8006248:	2308      	movs	r3, #8
 800624a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800624e:	e006      	b.n	800625e <UART_SetConfig+0x27e>
 8006250:	2310      	movs	r3, #16
 8006252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006256:	e002      	b.n	800625e <UART_SetConfig+0x27e>
 8006258:	2310      	movs	r3, #16
 800625a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a17      	ldr	r2, [pc, #92]	@ (80062c0 <UART_SetConfig+0x2e0>)
 8006264:	4293      	cmp	r3, r2
 8006266:	f040 80a8 	bne.w	80063ba <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800626a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800626e:	2b08      	cmp	r3, #8
 8006270:	d834      	bhi.n	80062dc <UART_SetConfig+0x2fc>
 8006272:	a201      	add	r2, pc, #4	@ (adr r2, 8006278 <UART_SetConfig+0x298>)
 8006274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006278:	0800629d 	.word	0x0800629d
 800627c:	080062dd 	.word	0x080062dd
 8006280:	080062a5 	.word	0x080062a5
 8006284:	080062dd 	.word	0x080062dd
 8006288:	080062ab 	.word	0x080062ab
 800628c:	080062dd 	.word	0x080062dd
 8006290:	080062dd 	.word	0x080062dd
 8006294:	080062dd 	.word	0x080062dd
 8006298:	080062b3 	.word	0x080062b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800629c:	f7ff faf8 	bl	8005890 <HAL_RCC_GetPCLK1Freq>
 80062a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062a2:	e021      	b.n	80062e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062a4:	4b0c      	ldr	r3, [pc, #48]	@ (80062d8 <UART_SetConfig+0x2f8>)
 80062a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062a8:	e01e      	b.n	80062e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062aa:	f7ff fa83 	bl	80057b4 <HAL_RCC_GetSysClockFreq>
 80062ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062b0:	e01a      	b.n	80062e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062b8:	e016      	b.n	80062e8 <UART_SetConfig+0x308>
 80062ba:	bf00      	nop
 80062bc:	cfff69f3 	.word	0xcfff69f3
 80062c0:	40008000 	.word	0x40008000
 80062c4:	40013800 	.word	0x40013800
 80062c8:	40021000 	.word	0x40021000
 80062cc:	40004400 	.word	0x40004400
 80062d0:	40004800 	.word	0x40004800
 80062d4:	40004c00 	.word	0x40004c00
 80062d8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80062dc:	2300      	movs	r3, #0
 80062de:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80062e6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80062e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f000 812a 	beq.w	8006544 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f4:	4a9e      	ldr	r2, [pc, #632]	@ (8006570 <UART_SetConfig+0x590>)
 80062f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062fa:	461a      	mov	r2, r3
 80062fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8006302:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	685a      	ldr	r2, [r3, #4]
 8006308:	4613      	mov	r3, r2
 800630a:	005b      	lsls	r3, r3, #1
 800630c:	4413      	add	r3, r2
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	429a      	cmp	r2, r3
 8006312:	d305      	bcc.n	8006320 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800631a:	69ba      	ldr	r2, [r7, #24]
 800631c:	429a      	cmp	r2, r3
 800631e:	d903      	bls.n	8006328 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006326:	e10d      	b.n	8006544 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632a:	2200      	movs	r2, #0
 800632c:	60bb      	str	r3, [r7, #8]
 800632e:	60fa      	str	r2, [r7, #12]
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006334:	4a8e      	ldr	r2, [pc, #568]	@ (8006570 <UART_SetConfig+0x590>)
 8006336:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800633a:	b29b      	uxth	r3, r3
 800633c:	2200      	movs	r2, #0
 800633e:	603b      	str	r3, [r7, #0]
 8006340:	607a      	str	r2, [r7, #4]
 8006342:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006346:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800634a:	f7f9 ff65 	bl	8000218 <__aeabi_uldivmod>
 800634e:	4602      	mov	r2, r0
 8006350:	460b      	mov	r3, r1
 8006352:	4610      	mov	r0, r2
 8006354:	4619      	mov	r1, r3
 8006356:	f04f 0200 	mov.w	r2, #0
 800635a:	f04f 0300 	mov.w	r3, #0
 800635e:	020b      	lsls	r3, r1, #8
 8006360:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006364:	0202      	lsls	r2, r0, #8
 8006366:	6979      	ldr	r1, [r7, #20]
 8006368:	6849      	ldr	r1, [r1, #4]
 800636a:	0849      	lsrs	r1, r1, #1
 800636c:	2000      	movs	r0, #0
 800636e:	460c      	mov	r4, r1
 8006370:	4605      	mov	r5, r0
 8006372:	eb12 0804 	adds.w	r8, r2, r4
 8006376:	eb43 0905 	adc.w	r9, r3, r5
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	469a      	mov	sl, r3
 8006382:	4693      	mov	fp, r2
 8006384:	4652      	mov	r2, sl
 8006386:	465b      	mov	r3, fp
 8006388:	4640      	mov	r0, r8
 800638a:	4649      	mov	r1, r9
 800638c:	f7f9 ff44 	bl	8000218 <__aeabi_uldivmod>
 8006390:	4602      	mov	r2, r0
 8006392:	460b      	mov	r3, r1
 8006394:	4613      	mov	r3, r2
 8006396:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006398:	6a3b      	ldr	r3, [r7, #32]
 800639a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800639e:	d308      	bcc.n	80063b2 <UART_SetConfig+0x3d2>
 80063a0:	6a3b      	ldr	r3, [r7, #32]
 80063a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063a6:	d204      	bcs.n	80063b2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	6a3a      	ldr	r2, [r7, #32]
 80063ae:	60da      	str	r2, [r3, #12]
 80063b0:	e0c8      	b.n	8006544 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80063b8:	e0c4      	b.n	8006544 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	69db      	ldr	r3, [r3, #28]
 80063be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063c2:	d167      	bne.n	8006494 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80063c4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063c8:	2b08      	cmp	r3, #8
 80063ca:	d828      	bhi.n	800641e <UART_SetConfig+0x43e>
 80063cc:	a201      	add	r2, pc, #4	@ (adr r2, 80063d4 <UART_SetConfig+0x3f4>)
 80063ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063d2:	bf00      	nop
 80063d4:	080063f9 	.word	0x080063f9
 80063d8:	08006401 	.word	0x08006401
 80063dc:	08006409 	.word	0x08006409
 80063e0:	0800641f 	.word	0x0800641f
 80063e4:	0800640f 	.word	0x0800640f
 80063e8:	0800641f 	.word	0x0800641f
 80063ec:	0800641f 	.word	0x0800641f
 80063f0:	0800641f 	.word	0x0800641f
 80063f4:	08006417 	.word	0x08006417
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063f8:	f7ff fa4a 	bl	8005890 <HAL_RCC_GetPCLK1Freq>
 80063fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063fe:	e014      	b.n	800642a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006400:	f7ff fa5c 	bl	80058bc <HAL_RCC_GetPCLK2Freq>
 8006404:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006406:	e010      	b.n	800642a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006408:	4b5a      	ldr	r3, [pc, #360]	@ (8006574 <UART_SetConfig+0x594>)
 800640a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800640c:	e00d      	b.n	800642a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800640e:	f7ff f9d1 	bl	80057b4 <HAL_RCC_GetSysClockFreq>
 8006412:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006414:	e009      	b.n	800642a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006416:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800641a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800641c:	e005      	b.n	800642a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800641e:	2300      	movs	r3, #0
 8006420:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006428:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642c:	2b00      	cmp	r3, #0
 800642e:	f000 8089 	beq.w	8006544 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006436:	4a4e      	ldr	r2, [pc, #312]	@ (8006570 <UART_SetConfig+0x590>)
 8006438:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800643c:	461a      	mov	r2, r3
 800643e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006440:	fbb3 f3f2 	udiv	r3, r3, r2
 8006444:	005a      	lsls	r2, r3, #1
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	085b      	lsrs	r3, r3, #1
 800644c:	441a      	add	r2, r3
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	fbb2 f3f3 	udiv	r3, r2, r3
 8006456:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006458:	6a3b      	ldr	r3, [r7, #32]
 800645a:	2b0f      	cmp	r3, #15
 800645c:	d916      	bls.n	800648c <UART_SetConfig+0x4ac>
 800645e:	6a3b      	ldr	r3, [r7, #32]
 8006460:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006464:	d212      	bcs.n	800648c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006466:	6a3b      	ldr	r3, [r7, #32]
 8006468:	b29b      	uxth	r3, r3
 800646a:	f023 030f 	bic.w	r3, r3, #15
 800646e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006470:	6a3b      	ldr	r3, [r7, #32]
 8006472:	085b      	lsrs	r3, r3, #1
 8006474:	b29b      	uxth	r3, r3
 8006476:	f003 0307 	and.w	r3, r3, #7
 800647a:	b29a      	uxth	r2, r3
 800647c:	8bfb      	ldrh	r3, [r7, #30]
 800647e:	4313      	orrs	r3, r2
 8006480:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	8bfa      	ldrh	r2, [r7, #30]
 8006488:	60da      	str	r2, [r3, #12]
 800648a:	e05b      	b.n	8006544 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006492:	e057      	b.n	8006544 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006494:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006498:	2b08      	cmp	r3, #8
 800649a:	d828      	bhi.n	80064ee <UART_SetConfig+0x50e>
 800649c:	a201      	add	r2, pc, #4	@ (adr r2, 80064a4 <UART_SetConfig+0x4c4>)
 800649e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064a2:	bf00      	nop
 80064a4:	080064c9 	.word	0x080064c9
 80064a8:	080064d1 	.word	0x080064d1
 80064ac:	080064d9 	.word	0x080064d9
 80064b0:	080064ef 	.word	0x080064ef
 80064b4:	080064df 	.word	0x080064df
 80064b8:	080064ef 	.word	0x080064ef
 80064bc:	080064ef 	.word	0x080064ef
 80064c0:	080064ef 	.word	0x080064ef
 80064c4:	080064e7 	.word	0x080064e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064c8:	f7ff f9e2 	bl	8005890 <HAL_RCC_GetPCLK1Freq>
 80064cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064ce:	e014      	b.n	80064fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064d0:	f7ff f9f4 	bl	80058bc <HAL_RCC_GetPCLK2Freq>
 80064d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064d6:	e010      	b.n	80064fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064d8:	4b26      	ldr	r3, [pc, #152]	@ (8006574 <UART_SetConfig+0x594>)
 80064da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064dc:	e00d      	b.n	80064fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064de:	f7ff f969 	bl	80057b4 <HAL_RCC_GetSysClockFreq>
 80064e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064e4:	e009      	b.n	80064fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064ec:	e005      	b.n	80064fa <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80064ee:	2300      	movs	r3, #0
 80064f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80064f8:	bf00      	nop
    }

    if (pclk != 0U)
 80064fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d021      	beq.n	8006544 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006504:	4a1a      	ldr	r2, [pc, #104]	@ (8006570 <UART_SetConfig+0x590>)
 8006506:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800650a:	461a      	mov	r2, r3
 800650c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	085b      	lsrs	r3, r3, #1
 8006518:	441a      	add	r2, r3
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006522:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006524:	6a3b      	ldr	r3, [r7, #32]
 8006526:	2b0f      	cmp	r3, #15
 8006528:	d909      	bls.n	800653e <UART_SetConfig+0x55e>
 800652a:	6a3b      	ldr	r3, [r7, #32]
 800652c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006530:	d205      	bcs.n	800653e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006532:	6a3b      	ldr	r3, [r7, #32]
 8006534:	b29a      	uxth	r2, r3
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	60da      	str	r2, [r3, #12]
 800653c:	e002      	b.n	8006544 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	2201      	movs	r2, #1
 8006548:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	2201      	movs	r2, #1
 8006550:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	2200      	movs	r2, #0
 8006558:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	2200      	movs	r2, #0
 800655e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006560:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006564:	4618      	mov	r0, r3
 8006566:	3730      	adds	r7, #48	@ 0x30
 8006568:	46bd      	mov	sp, r7
 800656a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800656e:	bf00      	nop
 8006570:	080070ec 	.word	0x080070ec
 8006574:	00f42400 	.word	0x00f42400

08006578 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006578:	b480      	push	{r7}
 800657a:	b083      	sub	sp, #12
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006584:	f003 0308 	and.w	r3, r3, #8
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00a      	beq.n	80065a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	430a      	orrs	r2, r1
 80065a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065a6:	f003 0301 	and.w	r3, r3, #1
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00a      	beq.n	80065c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	430a      	orrs	r2, r1
 80065c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c8:	f003 0302 	and.w	r3, r3, #2
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00a      	beq.n	80065e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	430a      	orrs	r2, r1
 80065e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ea:	f003 0304 	and.w	r3, r3, #4
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00a      	beq.n	8006608 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	430a      	orrs	r2, r1
 8006606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800660c:	f003 0310 	and.w	r3, r3, #16
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00a      	beq.n	800662a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800662e:	f003 0320 	and.w	r3, r3, #32
 8006632:	2b00      	cmp	r3, #0
 8006634:	d00a      	beq.n	800664c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	430a      	orrs	r2, r1
 800664a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006654:	2b00      	cmp	r3, #0
 8006656:	d01a      	beq.n	800668e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006672:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006676:	d10a      	bne.n	800668e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	430a      	orrs	r2, r1
 800668c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00a      	beq.n	80066b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	605a      	str	r2, [r3, #4]
  }
}
 80066b0:	bf00      	nop
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b098      	sub	sp, #96	@ 0x60
 80066c0:	af02      	add	r7, sp, #8
 80066c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066cc:	f7fb fad2 	bl	8001c74 <HAL_GetTick>
 80066d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0308 	and.w	r3, r3, #8
 80066dc:	2b08      	cmp	r3, #8
 80066de:	d12f      	bne.n	8006740 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066e4:	9300      	str	r3, [sp, #0]
 80066e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066e8:	2200      	movs	r2, #0
 80066ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 f88e 	bl	8006810 <UART_WaitOnFlagUntilTimeout>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d022      	beq.n	8006740 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006702:	e853 3f00 	ldrex	r3, [r3]
 8006706:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800670a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800670e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	461a      	mov	r2, r3
 8006716:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006718:	647b      	str	r3, [r7, #68]	@ 0x44
 800671a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800671e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006720:	e841 2300 	strex	r3, r2, [r1]
 8006724:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1e6      	bne.n	80066fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2220      	movs	r2, #32
 8006730:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e063      	b.n	8006808 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 0304 	and.w	r3, r3, #4
 800674a:	2b04      	cmp	r3, #4
 800674c:	d149      	bne.n	80067e2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800674e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006756:	2200      	movs	r2, #0
 8006758:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f000 f857 	bl	8006810 <UART_WaitOnFlagUntilTimeout>
 8006762:	4603      	mov	r3, r0
 8006764:	2b00      	cmp	r3, #0
 8006766:	d03c      	beq.n	80067e2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800676e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006770:	e853 3f00 	ldrex	r3, [r3]
 8006774:	623b      	str	r3, [r7, #32]
   return(result);
 8006776:	6a3b      	ldr	r3, [r7, #32]
 8006778:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800677c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	461a      	mov	r2, r3
 8006784:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006786:	633b      	str	r3, [r7, #48]	@ 0x30
 8006788:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800678c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800678e:	e841 2300 	strex	r3, r2, [r1]
 8006792:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006796:	2b00      	cmp	r3, #0
 8006798:	d1e6      	bne.n	8006768 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	3308      	adds	r3, #8
 80067a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	e853 3f00 	ldrex	r3, [r3]
 80067a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f023 0301 	bic.w	r3, r3, #1
 80067b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	3308      	adds	r3, #8
 80067b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067ba:	61fa      	str	r2, [r7, #28]
 80067bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067be:	69b9      	ldr	r1, [r7, #24]
 80067c0:	69fa      	ldr	r2, [r7, #28]
 80067c2:	e841 2300 	strex	r3, r2, [r1]
 80067c6:	617b      	str	r3, [r7, #20]
   return(result);
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1e5      	bne.n	800679a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2220      	movs	r2, #32
 80067d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e012      	b.n	8006808 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2220      	movs	r2, #32
 80067e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2220      	movs	r2, #32
 80067ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006806:	2300      	movs	r3, #0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3758      	adds	r7, #88	@ 0x58
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	60b9      	str	r1, [r7, #8]
 800681a:	603b      	str	r3, [r7, #0]
 800681c:	4613      	mov	r3, r2
 800681e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006820:	e04f      	b.n	80068c2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006828:	d04b      	beq.n	80068c2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800682a:	f7fb fa23 	bl	8001c74 <HAL_GetTick>
 800682e:	4602      	mov	r2, r0
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	69ba      	ldr	r2, [r7, #24]
 8006836:	429a      	cmp	r2, r3
 8006838:	d302      	bcc.n	8006840 <UART_WaitOnFlagUntilTimeout+0x30>
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d101      	bne.n	8006844 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006840:	2303      	movs	r3, #3
 8006842:	e04e      	b.n	80068e2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 0304 	and.w	r3, r3, #4
 800684e:	2b00      	cmp	r3, #0
 8006850:	d037      	beq.n	80068c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	2b80      	cmp	r3, #128	@ 0x80
 8006856:	d034      	beq.n	80068c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	2b40      	cmp	r3, #64	@ 0x40
 800685c:	d031      	beq.n	80068c2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	69db      	ldr	r3, [r3, #28]
 8006864:	f003 0308 	and.w	r3, r3, #8
 8006868:	2b08      	cmp	r3, #8
 800686a:	d110      	bne.n	800688e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2208      	movs	r2, #8
 8006872:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006874:	68f8      	ldr	r0, [r7, #12]
 8006876:	f000 f920 	bl	8006aba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2208      	movs	r2, #8
 800687e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	e029      	b.n	80068e2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	69db      	ldr	r3, [r3, #28]
 8006894:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006898:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800689c:	d111      	bne.n	80068c2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068a8:	68f8      	ldr	r0, [r7, #12]
 80068aa:	f000 f906 	bl	8006aba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2220      	movs	r2, #32
 80068b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80068be:	2303      	movs	r3, #3
 80068c0:	e00f      	b.n	80068e2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	69da      	ldr	r2, [r3, #28]
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	4013      	ands	r3, r2
 80068cc:	68ba      	ldr	r2, [r7, #8]
 80068ce:	429a      	cmp	r2, r3
 80068d0:	bf0c      	ite	eq
 80068d2:	2301      	moveq	r3, #1
 80068d4:	2300      	movne	r3, #0
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	461a      	mov	r2, r3
 80068da:	79fb      	ldrb	r3, [r7, #7]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d0a0      	beq.n	8006822 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3710      	adds	r7, #16
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
	...

080068ec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b096      	sub	sp, #88	@ 0x58
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	4613      	mov	r3, r2
 80068f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	88fa      	ldrh	r2, [r7, #6]
 8006904:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2222      	movs	r2, #34	@ 0x22
 8006914:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800691e:	2b00      	cmp	r3, #0
 8006920:	d02d      	beq.n	800697e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006928:	4a40      	ldr	r2, [pc, #256]	@ (8006a2c <UART_Start_Receive_DMA+0x140>)
 800692a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006932:	4a3f      	ldr	r2, [pc, #252]	@ (8006a30 <UART_Start_Receive_DMA+0x144>)
 8006934:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800693c:	4a3d      	ldr	r2, [pc, #244]	@ (8006a34 <UART_Start_Receive_DMA+0x148>)
 800693e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006946:	2200      	movs	r2, #0
 8006948:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3324      	adds	r3, #36	@ 0x24
 8006956:	4619      	mov	r1, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800695c:	461a      	mov	r2, r3
 800695e:	88fb      	ldrh	r3, [r7, #6]
 8006960:	f7fb fd28 	bl	80023b4 <HAL_DMA_Start_IT>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d009      	beq.n	800697e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2210      	movs	r2, #16
 800696e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2220      	movs	r2, #32
 8006976:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e051      	b.n	8006a22 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d018      	beq.n	80069b8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800698e:	e853 3f00 	ldrex	r3, [r3]
 8006992:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006996:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800699a:	657b      	str	r3, [r7, #84]	@ 0x54
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	461a      	mov	r2, r3
 80069a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069a6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80069aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069ac:	e841 2300 	strex	r3, r2, [r1]
 80069b0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80069b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1e6      	bne.n	8006986 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	3308      	adds	r3, #8
 80069be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c2:	e853 3f00 	ldrex	r3, [r3]
 80069c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ca:	f043 0301 	orr.w	r3, r3, #1
 80069ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	3308      	adds	r3, #8
 80069d6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80069d8:	637a      	str	r2, [r7, #52]	@ 0x34
 80069da:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80069de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069e0:	e841 2300 	strex	r3, r2, [r1]
 80069e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80069e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d1e5      	bne.n	80069b8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	3308      	adds	r3, #8
 80069f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	e853 3f00 	ldrex	r3, [r3]
 80069fa:	613b      	str	r3, [r7, #16]
   return(result);
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	3308      	adds	r3, #8
 8006a0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a0c:	623a      	str	r2, [r7, #32]
 8006a0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a10:	69f9      	ldr	r1, [r7, #28]
 8006a12:	6a3a      	ldr	r2, [r7, #32]
 8006a14:	e841 2300 	strex	r3, r2, [r1]
 8006a18:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d1e5      	bne.n	80069ec <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006a20:	2300      	movs	r3, #0
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3758      	adds	r7, #88	@ 0x58
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop
 8006a2c:	08006c3d 	.word	0x08006c3d
 8006a30:	08006d69 	.word	0x08006d69
 8006a34:	08006da7 	.word	0x08006da7

08006a38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b08f      	sub	sp, #60	@ 0x3c
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a46:	6a3b      	ldr	r3, [r7, #32]
 8006a48:	e853 3f00 	ldrex	r3, [r3]
 8006a4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006a54:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a60:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a66:	e841 2300 	strex	r3, r2, [r1]
 8006a6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d1e6      	bne.n	8006a40 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	3308      	adds	r3, #8
 8006a78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	e853 3f00 	ldrex	r3, [r3]
 8006a80:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006a88:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	3308      	adds	r3, #8
 8006a90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a92:	61ba      	str	r2, [r7, #24]
 8006a94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a96:	6979      	ldr	r1, [r7, #20]
 8006a98:	69ba      	ldr	r2, [r7, #24]
 8006a9a:	e841 2300 	strex	r3, r2, [r1]
 8006a9e:	613b      	str	r3, [r7, #16]
   return(result);
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1e5      	bne.n	8006a72 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2220      	movs	r2, #32
 8006aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006aae:	bf00      	nop
 8006ab0:	373c      	adds	r7, #60	@ 0x3c
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b095      	sub	sp, #84	@ 0x54
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aca:	e853 3f00 	ldrex	r3, [r3]
 8006ace:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	461a      	mov	r2, r3
 8006ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ae0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ae2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ae6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ae8:	e841 2300 	strex	r3, r2, [r1]
 8006aec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1e6      	bne.n	8006ac2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	3308      	adds	r3, #8
 8006afa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afc:	6a3b      	ldr	r3, [r7, #32]
 8006afe:	e853 3f00 	ldrex	r3, [r3]
 8006b02:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b0a:	f023 0301 	bic.w	r3, r3, #1
 8006b0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	3308      	adds	r3, #8
 8006b16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e3      	bne.n	8006af4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d118      	bne.n	8006b66 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	e853 3f00 	ldrex	r3, [r3]
 8006b40:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	f023 0310 	bic.w	r3, r3, #16
 8006b48:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	461a      	mov	r2, r3
 8006b50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b52:	61bb      	str	r3, [r7, #24]
 8006b54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	6979      	ldr	r1, [r7, #20]
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	613b      	str	r3, [r7, #16]
   return(result);
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1e6      	bne.n	8006b34 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2220      	movs	r2, #32
 8006b6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006b7a:	bf00      	nop
 8006b7c:	3754      	adds	r7, #84	@ 0x54
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr

08006b86 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006b86:	b580      	push	{r7, lr}
 8006b88:	b090      	sub	sp, #64	@ 0x40
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b92:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f003 0320 	and.w	r3, r3, #32
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d137      	bne.n	8006c12 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8006ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3308      	adds	r3, #8
 8006bb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb4:	e853 3f00 	ldrex	r3, [r3]
 8006bb8:	623b      	str	r3, [r7, #32]
   return(result);
 8006bba:	6a3b      	ldr	r3, [r7, #32]
 8006bbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	3308      	adds	r3, #8
 8006bc8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006bca:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bd2:	e841 2300 	strex	r3, r2, [r1]
 8006bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1e5      	bne.n	8006baa <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	e853 3f00 	ldrex	r3, [r3]
 8006bea:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bfc:	61fb      	str	r3, [r7, #28]
 8006bfe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c00:	69b9      	ldr	r1, [r7, #24]
 8006c02:	69fa      	ldr	r2, [r7, #28]
 8006c04:	e841 2300 	strex	r3, r2, [r1]
 8006c08:	617b      	str	r3, [r7, #20]
   return(result);
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d1e6      	bne.n	8006bde <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c10:	e002      	b.n	8006c18 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006c12:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006c14:	f7fa fba2 	bl	800135c <HAL_UART_TxCpltCallback>
}
 8006c18:	bf00      	nop
 8006c1a:	3740      	adds	r7, #64	@ 0x40
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}

08006c20 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c2c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	f7ff f9ac 	bl	8005f8c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c34:	bf00      	nop
 8006c36:	3710      	adds	r7, #16
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b09c      	sub	sp, #112	@ 0x70
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c48:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f003 0320 	and.w	r3, r3, #32
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d171      	bne.n	8006d3c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8006c58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c68:	e853 3f00 	ldrex	r3, [r3]
 8006c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c86:	e841 2300 	strex	r3, r2, [r1]
 8006c8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1e6      	bne.n	8006c60 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	3308      	adds	r3, #8
 8006c98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c9c:	e853 3f00 	ldrex	r3, [r3]
 8006ca0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ca4:	f023 0301 	bic.w	r3, r3, #1
 8006ca8:	667b      	str	r3, [r7, #100]	@ 0x64
 8006caa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3308      	adds	r3, #8
 8006cb0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006cb2:	647a      	str	r2, [r7, #68]	@ 0x44
 8006cb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cba:	e841 2300 	strex	r3, r2, [r1]
 8006cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1e5      	bne.n	8006c92 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	3308      	adds	r3, #8
 8006ccc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd0:	e853 3f00 	ldrex	r3, [r3]
 8006cd4:	623b      	str	r3, [r7, #32]
   return(result);
 8006cd6:	6a3b      	ldr	r3, [r7, #32]
 8006cd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cdc:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3308      	adds	r3, #8
 8006ce4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006ce6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cee:	e841 2300 	strex	r3, r2, [r1]
 8006cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1e5      	bne.n	8006cc6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006cfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cfc:	2220      	movs	r2, #32
 8006cfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d118      	bne.n	8006d3c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	e853 3f00 	ldrex	r3, [r3]
 8006d16:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f023 0310 	bic.w	r3, r3, #16
 8006d1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	461a      	mov	r2, r3
 8006d26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d28:	61fb      	str	r3, [r7, #28]
 8006d2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2c:	69b9      	ldr	r1, [r7, #24]
 8006d2e:	69fa      	ldr	r2, [r7, #28]
 8006d30:	e841 2300 	strex	r3, r2, [r1]
 8006d34:	617b      	str	r3, [r7, #20]
   return(result);
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d1e6      	bne.n	8006d0a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d3e:	2200      	movs	r2, #0
 8006d40:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d107      	bne.n	8006d5a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d50:	4619      	mov	r1, r3
 8006d52:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d54:	f7ff f938 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d58:	e002      	b.n	8006d60 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006d5a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d5c:	f7fa f978 	bl	8001050 <HAL_UART_RxCpltCallback>
}
 8006d60:	bf00      	nop
 8006d62:	3770      	adds	r7, #112	@ 0x70
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d74:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2201      	movs	r2, #1
 8006d7a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d109      	bne.n	8006d98 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d8a:	085b      	lsrs	r3, r3, #1
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	4619      	mov	r1, r3
 8006d90:	68f8      	ldr	r0, [r7, #12]
 8006d92:	f7ff f919 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d96:	e002      	b.n	8006d9e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f7ff f901 	bl	8005fa0 <HAL_UART_RxHalfCpltCallback>
}
 8006d9e:	bf00      	nop
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b086      	sub	sp, #24
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dba:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dce:	2b80      	cmp	r3, #128	@ 0x80
 8006dd0:	d109      	bne.n	8006de6 <UART_DMAError+0x40>
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	2b21      	cmp	r3, #33	@ 0x21
 8006dd6:	d106      	bne.n	8006de6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8006de0:	6978      	ldr	r0, [r7, #20]
 8006de2:	f7ff fe29 	bl	8006a38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006df0:	2b40      	cmp	r3, #64	@ 0x40
 8006df2:	d109      	bne.n	8006e08 <UART_DMAError+0x62>
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2b22      	cmp	r3, #34	@ 0x22
 8006df8:	d106      	bne.n	8006e08 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8006e02:	6978      	ldr	r0, [r7, #20]
 8006e04:	f7ff fe59 	bl	8006aba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e0e:	f043 0210 	orr.w	r2, r3, #16
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e18:	6978      	ldr	r0, [r7, #20]
 8006e1a:	f7ff f8cb 	bl	8005fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e1e:	bf00      	nop
 8006e20:	3718      	adds	r7, #24
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}

08006e26 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006e26:	b480      	push	{r7}
 8006e28:	b085      	sub	sp, #20
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d101      	bne.n	8006e3c <HAL_UARTEx_DisableFifoMode+0x16>
 8006e38:	2302      	movs	r3, #2
 8006e3a:	e027      	b.n	8006e8c <HAL_UARTEx_DisableFifoMode+0x66>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2224      	movs	r2, #36	@ 0x24
 8006e48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f022 0201 	bic.w	r2, r2, #1
 8006e62:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006e6a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68fa      	ldr	r2, [r7, #12]
 8006e78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2220      	movs	r2, #32
 8006e7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2200      	movs	r2, #0
 8006e86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3714      	adds	r7, #20
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d101      	bne.n	8006eb0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006eac:	2302      	movs	r3, #2
 8006eae:	e02d      	b.n	8006f0c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2224      	movs	r2, #36	@ 0x24
 8006ebc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	681a      	ldr	r2, [r3, #0]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f022 0201 	bic.w	r2, r2, #1
 8006ed6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	683a      	ldr	r2, [r7, #0]
 8006ee8:	430a      	orrs	r2, r1
 8006eea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 f84f 	bl	8006f90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2220      	movs	r2, #32
 8006efe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d101      	bne.n	8006f2c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006f28:	2302      	movs	r3, #2
 8006f2a:	e02d      	b.n	8006f88 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2224      	movs	r2, #36	@ 0x24
 8006f38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f022 0201 	bic.w	r2, r2, #1
 8006f52:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	683a      	ldr	r2, [r7, #0]
 8006f64:	430a      	orrs	r2, r1
 8006f66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 f811 	bl	8006f90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2220      	movs	r2, #32
 8006f7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b085      	sub	sp, #20
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d108      	bne.n	8006fb2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006fb0:	e031      	b.n	8007016 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006fb2:	2308      	movs	r3, #8
 8006fb4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006fb6:	2308      	movs	r3, #8
 8006fb8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	0e5b      	lsrs	r3, r3, #25
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	f003 0307 	and.w	r3, r3, #7
 8006fc8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	0f5b      	lsrs	r3, r3, #29
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	f003 0307 	and.w	r3, r3, #7
 8006fd8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fda:	7bbb      	ldrb	r3, [r7, #14]
 8006fdc:	7b3a      	ldrb	r2, [r7, #12]
 8006fde:	4911      	ldr	r1, [pc, #68]	@ (8007024 <UARTEx_SetNbDataToProcess+0x94>)
 8006fe0:	5c8a      	ldrb	r2, [r1, r2]
 8006fe2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006fe6:	7b3a      	ldrb	r2, [r7, #12]
 8006fe8:	490f      	ldr	r1, [pc, #60]	@ (8007028 <UARTEx_SetNbDataToProcess+0x98>)
 8006fea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fec:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ff0:	b29a      	uxth	r2, r3
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ff8:	7bfb      	ldrb	r3, [r7, #15]
 8006ffa:	7b7a      	ldrb	r2, [r7, #13]
 8006ffc:	4909      	ldr	r1, [pc, #36]	@ (8007024 <UARTEx_SetNbDataToProcess+0x94>)
 8006ffe:	5c8a      	ldrb	r2, [r1, r2]
 8007000:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007004:	7b7a      	ldrb	r2, [r7, #13]
 8007006:	4908      	ldr	r1, [pc, #32]	@ (8007028 <UARTEx_SetNbDataToProcess+0x98>)
 8007008:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800700a:	fb93 f3f2 	sdiv	r3, r3, r2
 800700e:	b29a      	uxth	r2, r3
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007016:	bf00      	nop
 8007018:	3714      	adds	r7, #20
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	08007104 	.word	0x08007104
 8007028:	0800710c 	.word	0x0800710c

0800702c <memset>:
 800702c:	4402      	add	r2, r0
 800702e:	4603      	mov	r3, r0
 8007030:	4293      	cmp	r3, r2
 8007032:	d100      	bne.n	8007036 <memset+0xa>
 8007034:	4770      	bx	lr
 8007036:	f803 1b01 	strb.w	r1, [r3], #1
 800703a:	e7f9      	b.n	8007030 <memset+0x4>

0800703c <__libc_init_array>:
 800703c:	b570      	push	{r4, r5, r6, lr}
 800703e:	4d0d      	ldr	r5, [pc, #52]	@ (8007074 <__libc_init_array+0x38>)
 8007040:	4c0d      	ldr	r4, [pc, #52]	@ (8007078 <__libc_init_array+0x3c>)
 8007042:	1b64      	subs	r4, r4, r5
 8007044:	10a4      	asrs	r4, r4, #2
 8007046:	2600      	movs	r6, #0
 8007048:	42a6      	cmp	r6, r4
 800704a:	d109      	bne.n	8007060 <__libc_init_array+0x24>
 800704c:	4d0b      	ldr	r5, [pc, #44]	@ (800707c <__libc_init_array+0x40>)
 800704e:	4c0c      	ldr	r4, [pc, #48]	@ (8007080 <__libc_init_array+0x44>)
 8007050:	f000 f826 	bl	80070a0 <_init>
 8007054:	1b64      	subs	r4, r4, r5
 8007056:	10a4      	asrs	r4, r4, #2
 8007058:	2600      	movs	r6, #0
 800705a:	42a6      	cmp	r6, r4
 800705c:	d105      	bne.n	800706a <__libc_init_array+0x2e>
 800705e:	bd70      	pop	{r4, r5, r6, pc}
 8007060:	f855 3b04 	ldr.w	r3, [r5], #4
 8007064:	4798      	blx	r3
 8007066:	3601      	adds	r6, #1
 8007068:	e7ee      	b.n	8007048 <__libc_init_array+0xc>
 800706a:	f855 3b04 	ldr.w	r3, [r5], #4
 800706e:	4798      	blx	r3
 8007070:	3601      	adds	r6, #1
 8007072:	e7f2      	b.n	800705a <__libc_init_array+0x1e>
 8007074:	0800711c 	.word	0x0800711c
 8007078:	0800711c 	.word	0x0800711c
 800707c:	0800711c 	.word	0x0800711c
 8007080:	08007120 	.word	0x08007120

08007084 <memcpy>:
 8007084:	440a      	add	r2, r1
 8007086:	4291      	cmp	r1, r2
 8007088:	f100 33ff 	add.w	r3, r0, #4294967295
 800708c:	d100      	bne.n	8007090 <memcpy+0xc>
 800708e:	4770      	bx	lr
 8007090:	b510      	push	{r4, lr}
 8007092:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007096:	f803 4f01 	strb.w	r4, [r3, #1]!
 800709a:	4291      	cmp	r1, r2
 800709c:	d1f9      	bne.n	8007092 <memcpy+0xe>
 800709e:	bd10      	pop	{r4, pc}

080070a0 <_init>:
 80070a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070a2:	bf00      	nop
 80070a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070a6:	bc08      	pop	{r3}
 80070a8:	469e      	mov	lr, r3
 80070aa:	4770      	bx	lr

080070ac <_fini>:
 80070ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ae:	bf00      	nop
 80070b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070b2:	bc08      	pop	{r3}
 80070b4:	469e      	mov	lr, r3
 80070b6:	4770      	bx	lr
