

================================================================
== Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'
================================================================
* Date:           Sun Apr 16 22:11:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_align_multiple_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.596 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048578|  1048578|  4.194 ms|  4.194 ms|  1048578|  1048578|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_78_1_VITIS_LOOP_79_2  |  1048576|  1048576|         2|          1|          1|  1048576|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     158|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|       64|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       64|     212|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln78_1_fu_112_p2     |         +|   0|  0|  28|          21|           1|
    |add_ln78_fu_121_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln79_fu_200_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln81_fu_189_p2       |         +|   0|  0|  23|          16|          16|
    |cond236_fu_100_p2        |      icmp|   0|  0|   9|           4|           1|
    |cond236_mid1_fu_171_p2   |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln78_fu_106_p2      |      icmp|   0|  0|  15|          21|          22|
    |icmp_ln79_fu_127_p2      |      icmp|   0|  0|  12|          11|          12|
    |select_ln78_1_fu_141_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln78_2_fu_177_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln78_fu_133_p3    |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 158|         103|          70|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_58     |   9|          2|   21|         42|
    |pp_fu_54                 |   9|          2|   11|         22|
    |rr_fu_50                 |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   46|         92|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |dp_matrix_V_addr_reg_249  |  16|   0|   16|          0|
    |indvar_flatten_fu_58      |  21|   0|   21|          0|
    |pp_fu_54                  |  11|   0|   11|          0|
    |rr_fu_50                  |  11|   0|   11|          0|
    |select_ln78_2_reg_245     |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  64|   0|   64|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|dp_matrix_V_address0  |  out|   16|   ap_memory|                                         dp_matrix_V|         array|
|dp_matrix_V_ce0       |  out|    1|   ap_memory|                                         dp_matrix_V|         array|
|dp_matrix_V_we0       |  out|    1|   ap_memory|                                         dp_matrix_V|         array|
|dp_matrix_V_d0        |  out|    9|   ap_memory|                                         dp_matrix_V|         array|
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+

