This block design module is a wrapper around the excellent 'ethernet-in-firmware' from Alex Forencich <alex@alexforencich.com>

    https://github.com/alexforencich/verilog-ethernet
