CAPI=2:
name: uwcse:beehive:eth_lb:0.1
description: Beehive ETH load balancing design components

filesets:
    rtl:
        files:
            - include/eth_rx_tile_pkg.sv
            - include/eth_tx_tile_pkg.sv
            - include/eth_rx_tile_defs.svh: {is_include_file: true}
            - include/eth_tx_tile_defs.svh: {is_include_file: true}
            - eth_rx_noc_out_copy.sv
            - eth_rx_noc_out_ctrl.sv
            - eth_rx_noc_out_datap.sv
            - eth_rx_tile_copy.sv
            - eth_rx_noc_in.sv
            - eth_tx_noc_in.sv
            - eth_tx_noc_in_ctrl.sv
            - eth_tx_noc_in_datap.sv
            - eth_tx_tile.sv
        depend:
            - uwcse:buckfast:includes
            - uwcse:buckfast:frontend
            - uwcse:beehive:openpiton_beehive_noc
            - uwcse:beehive:msgs
            - uwcse:beehive:eth_stats
            - uwcse:beehive:pyhp_generator
            - uwcse:beehive:data_converters
            - uwcse:beehive:common_noc_adapters
        file_type: systemVerilogSource

targets:
    default:
        filesets: [rtl]
        generate: [pyhp_generate]
generate:
    pyhp_generate:
        generator: pyhp_gen
        parameters:
            process_me : [[eth_rx_lb_out_gen.sv.pyv, eth_rx_lb_out_gen.sv],
                [eth_rx_hash_table_init_rom_gen.sv.pyv, eth_rx_hash_table_init_rom_gen.sv],
                [eth_rx_out_cam_multi_gen.sv.pyv, eth_rx_out_cam_multi_gen.sv]]

