#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 25 14:23:38 2023
# Process ID: 14928
# Current directory: D:/Study/Xlinx/FPGA/uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19948 D:\Study\Xlinx\FPGA\uart\uart.xpr
# Log file: D:/Study/Xlinx/FPGA/uart/vivado.log
# Journal file: D:/Study/Xlinx/FPGA/uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Study/Xlinx/FPGA/uart/uart.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SoftWare/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 854.266 ; gain = 167.816
update_compile_order -fileset sources_1
launch_simulation -install_path D:/SoftWare/Modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Xlinx/FPGA/uart/uart.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/SoftWare/Modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/SoftWare/Vivado/Library/modelsim.ini' copied to run dir:'D:/Study/Xlinx/FPGA/uart/uart.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SIM_uart_drive_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Xlinx/FPGA/uart/uart.sim/sim_1/behav/modelsim'
Reading D:/SoftWare/Modelsim/tcl/vsim/pref.tcl

# 10.7

# do {SIM_uart_drive_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 15:20:43 on Jul 25,2023
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../uart.srcs/sources_1/ip/clk_50M" ../../../../uart.srcs/sources_1/new/clk_dev.v ../../../../uart.srcs/sources_1/new/rst_gen.v ../../../../uart.srcs/sources_1/new/uart_drive.v ../../../../uart.srcs/sources_1/new/uart_rx.v ../../../../uart.srcs/sources_1/new/uart_tx.v ../../../../uart.srcs/sim_1/new/SIM_uart_drive_TB.v 
# -- Skipping module clk_div
# -- Skipping module rst_gen
# -- Skipping module uart_drive
# -- Skipping module uart_rx
# -- Compiling module uart_tx
# -- Skipping module SIM_uart_drive_TB
# 
# Top level modules:
# 	SIM_uart_drive_TB
# End time: 15:20:43 on Jul 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 15:20:43 on Jul 25,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:20:43 on Jul 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Study/Xlinx/FPGA/uart/uart.sim/sim_1/behav/modelsim'
Program launched (PID=3564)
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50fgga484-1
Top: uart_top
INFO: [Device 21-403] Loading part xc7s50fgga484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1376.980 ; gain = 175.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_top' [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_top.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 115200 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_50M' [D:/Study/Xlinx/FPGA/uart/.Xil/Vivado-14928-DESKTOP-KSIUFRU/realtime/clk_50M_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_50M' (1#1) [D:/Study/Xlinx/FPGA/uart/.Xil/Vivado-14928-DESKTOP-KSIUFRU/realtime/clk_50M_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_drive' [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_drive.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 115200 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
	Parameter P_CLK_DIV_NUMBER bound to: 434 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/clk_dev.v:23]
	Parameter P_CLK_DIV_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/clk_dev.v:23]
INFO: [Synth 8-6157] synthesizing module 'rst_gen' [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/rst_gen.v:23]
	Parameter P_RST_CYCLE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rst_gen' (3#1) [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/rst_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_rx.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 115200 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ri_uart_rx_reg was removed.  [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_rx.v:65]
WARNING: [Synth 8-6014] Unused sequential element r_rx_check_reg was removed.  [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_rx.v:111]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (4#1) [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_tx.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 115200 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_tx_check_reg was removed.  [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_tx.v:128]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (5#1) [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_drive' (6#1) [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_FIFO' [D:/Study/Xlinx/FPGA/uart/.Xil/Vivado-14928-DESKTOP-KSIUFRU/realtime/UART_FIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_FIFO' (7#1) [D:/Study/Xlinx/FPGA/uart/.Xil/Vivado-14928-DESKTOP-KSIUFRU/realtime/UART_FIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (8#1) [D:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/new/uart_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1421.133 ; gain = 219.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1444.020 ; gain = 242.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1444.020 ; gain = 242.676
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.dcp' for cell 'clk_50M_inst1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/UART_FIFO/UART_FIFO.dcp' for cell 'UART_FIFO_inst3'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M_board.xdc] for cell 'clk_50M_inst1/inst'
Finished Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M_board.xdc] for cell 'clk_50M_inst1/inst'
Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc] for cell 'clk_50M_inst1/inst'
Finished Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc] for cell 'clk_50M_inst1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/UART_FIFO/UART_FIFO.xdc] for cell 'UART_FIFO_inst3/U0'
Finished Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/UART_FIFO/UART_FIFO.xdc] for cell 'UART_FIFO_inst3/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Study/Xlinx/FPGA/uart/uart.srcs/constrs_1/new/top_uart.xdc]
Finished Parsing XDC File [D:/Study/Xlinx/FPGA/uart/uart.srcs/constrs_1/new/top_uart.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1526.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1624.742 ; gain = 423.398
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1624.742 ; gain = 534.941
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 25 19:42:39 2023...
