#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 28 01:29:20 2023
# Process ID: 5132
# Current directory: /media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.runs/synth_1
# Command line: vivado -log axi_fsk_demod.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_fsk_demod.tcl
# Log file: /media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.runs/synth_1/axi_fsk_demod.vds
# Journal file: /media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.runs/synth_1/vivado.jou
# Running On: theo-ubuntu, OS: Linux, CPU Frequency: 2592.000 MHz, CPU Physical cores: 2, Host memory: 8328 MB
#-----------------------------------------------------------
source axi_fsk_demod.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.617 ; gain = 0.023 ; free physical = 3427 ; free virtual = 7759
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_channel_demux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_xadc_sampler_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/theo/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/utils_1/imports/synth_1/axi_fsk_demod.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/utils_1/imports/synth_1/axi_fsk_demod.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top axi_fsk_demod -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5572
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/theo/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1671.449 ; gain = 344.832 ; free physical = 2938 ; free virtual = 7274
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.037; parent = 881.488; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2710.723; parent = 1671.453; children = 1039.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_fsk_demod' [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:23]
INFO: [Synth 8-6157] synthesizing module 'cmult' [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:24]
	Parameter AWIDTH bound to: 32 - type: integer 
	Parameter BWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmult' (0#1) [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:24]
WARNING: [Synth 8-689] width (64) of port connection 'pr' does not match port width (65) of module 'cmult' [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:121]
WARNING: [Synth 8-689] width (64) of port connection 'pi' does not match port width (65) of module 'cmult' [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:122]
WARNING: [Synth 8-689] width (64) of port connection 'pr' does not match port width (65) of module 'cmult' [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:136]
WARNING: [Synth 8-689] width (64) of port connection 'pi' does not match port width (65) of module 'cmult' [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:137]
INFO: [Synth 8-6155] done synthesizing module 'axi_fsk_demod' (0#1) [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:23]
WARNING: [Synth 8-6014] Unused sequential element commonr2_reg was removed.  [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:102]
WARNING: [Synth 8-6014] Unused sequential element sample_reg was removed.  [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:179]
WARNING: [Synth 8-6014] Unused sequential element s_lo_re_reg[1] was removed.  [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:117]
WARNING: [Synth 8-6014] Unused sequential element s_lo_im_reg[1] was removed.  [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:118]
WARNING: [Synth 8-6014] Unused sequential element s_hi_re_reg[1] was removed.  [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:132]
WARNING: [Synth 8-6014] Unused sequential element s_hi_im_reg[1] was removed.  [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v:133]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1762.418 ; gain = 435.801 ; free physical = 3015 ; free virtual = 7357
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.037; parent = 881.488; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2801.691; parent = 1762.422; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1780.230 ; gain = 453.613 ; free physical = 3006 ; free virtual = 7351
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.037; parent = 881.488; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2819.504; parent = 1780.234; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1788.234 ; gain = 461.617 ; free physical = 3006 ; free virtual = 7351
INFO: [Device 21-403] Loading part xc7z020clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.037; parent = 881.488; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2827.508; parent = 1788.238; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1814.055 ; gain = 487.438 ; free physical = 2884 ; free virtual = 7255
Synthesis current peak Physical Memory [PSS] (MB): peak = 1116.639; parent = 911.090; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2853.328; parent = 1814.059; children = 1039.270
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 4     
	   3 Input   33 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 14    
	               64 Bit    Registers := 5     
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 32    
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 102   
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	              32x33  Multipliers := 6     
	              32x32  Multipliers := 4     
	              15x32  Multipliers := 1     
+---Muxes : 
	   3 Input    8 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 123   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element mult0_reg was removed.  [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:78]
DSP Report: Generating DSP mult0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mult0_reg is absorbed into DSP mult0_reg.
DSP Report: register mult0_reg is absorbed into DSP mult0_reg.
DSP Report: register mult0_reg is absorbed into DSP mult0_reg.
DSP Report: register mult0_reg is absorbed into DSP mult0_reg.
DSP Report: operator mult00 is absorbed into DSP mult0_reg.
DSP Report: operator mult00 is absorbed into DSP mult0_reg.
DSP Report: Generating DSP common_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register bi_dd_reg is absorbed into DSP common_reg.
DSP Report: register common_reg is absorbed into DSP common_reg.
DSP Report: register common_reg is absorbed into DSP common_reg.
DSP Report: register mult0_reg is absorbed into DSP common_reg.
DSP Report: operator mult00 is absorbed into DSP common_reg.
DSP Report: operator mult00 is absorbed into DSP common_reg.
DSP Report: Generating DSP mult00, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register addcommon_reg is absorbed into DSP mult00.
DSP Report: register mult0_reg is absorbed into DSP mult00.
DSP Report: register mult00 is absorbed into DSP mult00.
DSP Report: register mult0_reg is absorbed into DSP mult00.
DSP Report: register common_reg is absorbed into DSP mult00.
DSP Report: operator mult00 is absorbed into DSP mult00.
DSP Report: operator mult00 is absorbed into DSP mult00.
DSP Report: Generating DSP commonr1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register addcommon_reg is absorbed into DSP commonr1_reg.
DSP Report: register mult0_reg is absorbed into DSP commonr1_reg.
DSP Report: register bi_dd_reg is absorbed into DSP commonr1_reg.
DSP Report: register mult0_reg is absorbed into DSP commonr1_reg.
DSP Report: register commonr1_reg is absorbed into DSP commonr1_reg.
DSP Report: register common_reg is absorbed into DSP commonr1_reg.
DSP Report: operator mult00 is absorbed into DSP commonr1_reg.
DSP Report: operator mult00 is absorbed into DSP commonr1_reg.
DSP Report: Generating DSP multr0, operation Mode is: A''*B2.
DSP Report: register addr_reg is absorbed into DSP multr0.
DSP Report: register multr0 is absorbed into DSP multr0.
DSP Report: register multr0 is absorbed into DSP multr0.
DSP Report: operator multr0 is absorbed into DSP multr0.
DSP Report: operator multr0 is absorbed into DSP multr0.
DSP Report: Generating DSP multr_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register ar_ddd_reg is absorbed into DSP multr_reg.
DSP Report: register ar_dddd_reg is absorbed into DSP multr_reg.
DSP Report: register addr_reg is absorbed into DSP multr_reg.
DSP Report: register multr_reg is absorbed into DSP multr_reg.
DSP Report: operator multr0 is absorbed into DSP multr_reg.
DSP Report: operator multr0 is absorbed into DSP multr_reg.
DSP Report: Generating DSP multr0, operation Mode is: A2*B''.
DSP Report: register multr0 is absorbed into DSP multr0.
DSP Report: register multr0 is absorbed into DSP multr0.
DSP Report: register multr0 is absorbed into DSP multr0.
DSP Report: operator multr0 is absorbed into DSP multr0.
DSP Report: operator multr0 is absorbed into DSP multr0.
DSP Report: Generating DSP multr_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register ar_ddd_reg is absorbed into DSP multr_reg.
DSP Report: register ar_dddd_reg is absorbed into DSP multr_reg.
DSP Report: register multr_reg is absorbed into DSP multr_reg.
DSP Report: register multr_reg is absorbed into DSP multr_reg.
DSP Report: operator multr0 is absorbed into DSP multr_reg.
DSP Report: operator multr0 is absorbed into DSP multr_reg.
DSP Report: Generating DSP multi0, operation Mode is: A''*B2.
DSP Report: register addi_reg is absorbed into DSP multi0.
DSP Report: register multi0 is absorbed into DSP multi0.
DSP Report: register multi0 is absorbed into DSP multi0.
DSP Report: operator multi0 is absorbed into DSP multi0.
DSP Report: operator multi0 is absorbed into DSP multi0.
DSP Report: Generating DSP multi_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register ai_ddd_reg is absorbed into DSP multi_reg.
DSP Report: register ai_dddd_reg is absorbed into DSP multi_reg.
DSP Report: register addi_reg is absorbed into DSP multi_reg.
DSP Report: register multi_reg is absorbed into DSP multi_reg.
DSP Report: operator multi0 is absorbed into DSP multi_reg.
DSP Report: operator multi0 is absorbed into DSP multi_reg.
DSP Report: Generating DSP multi0, operation Mode is: A2*B''.
DSP Report: register multi0 is absorbed into DSP multi0.
DSP Report: register multi0 is absorbed into DSP multi0.
DSP Report: register multi0 is absorbed into DSP multi0.
DSP Report: operator multi0 is absorbed into DSP multi0.
DSP Report: operator multi0 is absorbed into DSP multi0.
DSP Report: Generating DSP multi_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register ai_ddd_reg is absorbed into DSP multi_reg.
DSP Report: register ai_dddd_reg is absorbed into DSP multi_reg.
DSP Report: register multi_reg is absorbed into DSP multi_reg.
DSP Report: register multi_reg is absorbed into DSP multi_reg.
DSP Report: operator multi0 is absorbed into DSP multi_reg.
DSP Report: operator multi0 is absorbed into DSP multi_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'multi_reg' and it is trimmed from '48' to '17' bits. [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'multi_reg' and it is trimmed from '48' to '31' bits. [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'multi_reg' and it is trimmed from '48' to '17' bits. [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'commonr1_reg' and it is trimmed from '48' to '31' bits. [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'commonr1_reg' and it is trimmed from '48' to '17' bits. [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'commonr1_reg' and it is trimmed from '48' to '17' bits. [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'common_reg' and it is trimmed from '48' to '17' bits. [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:79]
WARNING: [Synth 8-3936] Found unconnected internal register 'multr_reg' and it is trimmed from '48' to '17' bits. [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'multr_reg' and it is trimmed from '48' to '31' bits. [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'multr_reg' and it is trimmed from '48' to '17' bits. [/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.srcs/sources_1/new/cmult.v:89]
DSP Report: Generating DSP multr0, operation Mode is: A''*B2.
DSP Report: register addr_reg is absorbed into DSP multr0.
DSP Report: register multr0 is absorbed into DSP multr0.
DSP Report: register multr0 is absorbed into DSP multr0.
DSP Report: operator multr0 is absorbed into DSP multr0.
DSP Report: operator multr0 is absorbed into DSP multr0.
DSP Report: Generating DSP multr_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register addr_reg is absorbed into DSP multr_reg.
DSP Report: register ar_ddd_reg is absorbed into DSP multr_reg.
DSP Report: register ar_dddd_reg is absorbed into DSP multr_reg.
DSP Report: register multr_reg is absorbed into DSP multr_reg.
DSP Report: operator multr0 is absorbed into DSP multr_reg.
DSP Report: operator multr0 is absorbed into DSP multr_reg.
DSP Report: Generating DSP multr0, operation Mode is: A2*B''.
DSP Report: register multr0 is absorbed into DSP multr0.
DSP Report: register multr0 is absorbed into DSP multr0.
DSP Report: register multr0 is absorbed into DSP multr0.
DSP Report: operator multr0 is absorbed into DSP multr0.
DSP Report: operator multr0 is absorbed into DSP multr0.
DSP Report: Generating DSP multr_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register ar_ddd_reg is absorbed into DSP multr_reg.
DSP Report: register multr_reg is absorbed into DSP multr_reg.
DSP Report: register ar_dddd_reg is absorbed into DSP multr_reg.
DSP Report: register multr_reg is absorbed into DSP multr_reg.
DSP Report: operator multr0 is absorbed into DSP multr_reg.
DSP Report: operator multr0 is absorbed into DSP multr_reg.
DSP Report: Generating DSP mult0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mult0_reg is absorbed into DSP mult0_reg.
DSP Report: register mult0_reg is absorbed into DSP mult0_reg.
DSP Report: register mult0_reg is absorbed into DSP mult0_reg.
DSP Report: register mult0_reg is absorbed into DSP mult0_reg.
DSP Report: operator mult00 is absorbed into DSP mult0_reg.
DSP Report: operator mult00 is absorbed into DSP mult0_reg.
DSP Report: Generating DSP common_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register bi_dd_reg is absorbed into DSP common_reg.
DSP Report: register common_reg is absorbed into DSP common_reg.
DSP Report: register common_reg is absorbed into DSP common_reg.
DSP Report: register mult0_reg is absorbed into DSP common_reg.
DSP Report: operator mult00 is absorbed into DSP common_reg.
DSP Report: operator mult00 is absorbed into DSP common_reg.
DSP Report: Generating DSP mult00, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register addcommon_reg is absorbed into DSP mult00.
DSP Report: register mult0_reg is absorbed into DSP mult00.
DSP Report: register mult00 is absorbed into DSP mult00.
DSP Report: register mult00 is absorbed into DSP mult00.
DSP Report: register common_reg is absorbed into DSP mult00.
DSP Report: operator mult00 is absorbed into DSP mult00.
DSP Report: operator mult00 is absorbed into DSP mult00.
DSP Report: Generating DSP commonr1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register addcommon_reg is absorbed into DSP commonr1_reg.
DSP Report: register mult0_reg is absorbed into DSP commonr1_reg.
DSP Report: register bi_dd_reg is absorbed into DSP commonr1_reg.
DSP Report: register mult0_reg is absorbed into DSP commonr1_reg.
DSP Report: register commonr1_reg is absorbed into DSP commonr1_reg.
DSP Report: register common_reg is absorbed into DSP commonr1_reg.
DSP Report: operator mult00 is absorbed into DSP commonr1_reg.
DSP Report: operator mult00 is absorbed into DSP commonr1_reg.
DSP Report: Generating DSP multi0, operation Mode is: A''*B2.
DSP Report: register addi_reg is absorbed into DSP multi0.
DSP Report: register multi0 is absorbed into DSP multi0.
DSP Report: register multi0 is absorbed into DSP multi0.
DSP Report: operator multi0 is absorbed into DSP multi0.
DSP Report: operator multi0 is absorbed into DSP multi0.
DSP Report: Generating DSP multi_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register addi_reg is absorbed into DSP multi_reg.
DSP Report: register ai_ddd_reg is absorbed into DSP multi_reg.
DSP Report: register ai_dddd_reg is absorbed into DSP multi_reg.
DSP Report: register multi_reg is absorbed into DSP multi_reg.
DSP Report: operator multi0 is absorbed into DSP multi_reg.
DSP Report: operator multi0 is absorbed into DSP multi_reg.
DSP Report: Generating DSP multi0, operation Mode is: A2*B''.
DSP Report: register multi0 is absorbed into DSP multi0.
DSP Report: register multi0 is absorbed into DSP multi0.
DSP Report: register multi0 is absorbed into DSP multi0.
DSP Report: operator multi0 is absorbed into DSP multi0.
DSP Report: operator multi0 is absorbed into DSP multi0.
DSP Report: Generating DSP multi_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register ai_ddd_reg is absorbed into DSP multi_reg.
DSP Report: register multi_reg is absorbed into DSP multi_reg.
DSP Report: register ai_dddd_reg is absorbed into DSP multi_reg.
DSP Report: register multi_reg is absorbed into DSP multi_reg.
DSP Report: operator multi0 is absorbed into DSP multi_reg.
DSP Report: operator multi0 is absorbed into DSP multi_reg.
DSP Report: Generating DSP sample_last_damped_reg, operation Mode is: (A2*(B:0x2eda))'.
DSP Report: register sample_last_damped_reg is absorbed into DSP sample_last_damped_reg.
DSP Report: register sample_last_damped_reg is absorbed into DSP sample_last_damped_reg.
DSP Report: operator sample_last_damped0 is absorbed into DSP sample_last_damped_reg.
DSP Report: Generating DSP s_hi_im_0_sq0, operation Mode is: A2*B.
DSP Report: register s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq0.
DSP Report: operator s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq0.
DSP Report: operator s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq0.
DSP Report: Generating DSP s_hi_im_0_sq_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register s_hi_im_0_sq_reg is absorbed into DSP s_hi_im_0_sq_reg.
DSP Report: operator s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq_reg.
DSP Report: operator s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq_reg.
DSP Report: Generating DSP s_hi_im_0_sq0, operation Mode is: A2*B2.
DSP Report: register s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq0.
DSP Report: register s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq0.
DSP Report: operator s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq0.
DSP Report: operator s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq0.
DSP Report: Generating DSP s_hi_im_0_sq_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register s_hi_im_0_sq_reg is absorbed into DSP s_hi_im_0_sq_reg.
DSP Report: register s_hi_im_0_sq_reg is absorbed into DSP s_hi_im_0_sq_reg.
DSP Report: operator s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq_reg.
DSP Report: operator s_hi_im_0_sq0 is absorbed into DSP s_hi_im_0_sq_reg.
DSP Report: Generating DSP s_hi_re_0_sq0, operation Mode is: A2*B2.
DSP Report: register s_hi_re_reg[0] is absorbed into DSP s_hi_re_0_sq0.
DSP Report: register s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq0.
DSP Report: operator s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq0.
DSP Report: operator s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq0.
DSP Report: Generating DSP s_hi_re_0_sq_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register s_hi_re_reg[0] is absorbed into DSP s_hi_re_0_sq_reg.
DSP Report: register s_hi_re_reg[0] is absorbed into DSP s_hi_re_0_sq_reg.
DSP Report: register s_hi_re_0_sq_reg is absorbed into DSP s_hi_re_0_sq_reg.
DSP Report: operator s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq_reg.
DSP Report: operator s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq_reg.
DSP Report: Generating DSP s_hi_re_0_sq0, operation Mode is: A2*B2.
DSP Report: register s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq0.
DSP Report: register s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq0.
DSP Report: operator s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq0.
DSP Report: operator s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq0.
DSP Report: Generating DSP s_hi_re_0_sq_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register s_hi_re_reg[0] is absorbed into DSP s_hi_re_0_sq_reg.
DSP Report: register s_hi_re_0_sq_reg is absorbed into DSP s_hi_re_0_sq_reg.
DSP Report: register s_hi_re_0_sq_reg is absorbed into DSP s_hi_re_0_sq_reg.
DSP Report: operator s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq_reg.
DSP Report: operator s_hi_re_0_sq0 is absorbed into DSP s_hi_re_0_sq_reg.
DSP Report: Generating DSP s_lo_im_0_sq0, operation Mode is: A2*B.
DSP Report: register s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq0.
DSP Report: operator s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq0.
DSP Report: operator s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq0.
DSP Report: Generating DSP s_lo_im_0_sq_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register s_lo_im_0_sq_reg is absorbed into DSP s_lo_im_0_sq_reg.
DSP Report: operator s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq_reg.
DSP Report: operator s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq_reg.
DSP Report: Generating DSP s_lo_im_0_sq0, operation Mode is: A2*B2.
DSP Report: register s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq0.
DSP Report: register s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq0.
DSP Report: operator s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq0.
DSP Report: operator s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq0.
DSP Report: Generating DSP s_lo_im_0_sq_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register s_lo_im_0_sq_reg is absorbed into DSP s_lo_im_0_sq_reg.
DSP Report: register s_lo_im_0_sq_reg is absorbed into DSP s_lo_im_0_sq_reg.
DSP Report: operator s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq_reg.
DSP Report: operator s_lo_im_0_sq0 is absorbed into DSP s_lo_im_0_sq_reg.
DSP Report: Generating DSP s_lo_re_0_sq0, operation Mode is: A2*B2.
DSP Report: register s_lo_re_reg[0] is absorbed into DSP s_lo_re_0_sq0.
DSP Report: register s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq0.
DSP Report: operator s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq0.
DSP Report: operator s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq0.
DSP Report: Generating DSP s_lo_re_0_sq_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register s_lo_re_reg[0] is absorbed into DSP s_lo_re_0_sq_reg.
DSP Report: register s_lo_re_reg[0] is absorbed into DSP s_lo_re_0_sq_reg.
DSP Report: register s_lo_re_0_sq_reg is absorbed into DSP s_lo_re_0_sq_reg.
DSP Report: operator s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq_reg.
DSP Report: operator s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq_reg.
DSP Report: Generating DSP s_lo_re_0_sq0, operation Mode is: A2*B2.
DSP Report: register s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq0.
DSP Report: register s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq0.
DSP Report: operator s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq0.
DSP Report: operator s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq0.
DSP Report: Generating DSP s_lo_re_0_sq_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register s_lo_re_reg[0] is absorbed into DSP s_lo_re_0_sq_reg.
DSP Report: register s_lo_re_0_sq_reg is absorbed into DSP s_lo_re_0_sq_reg.
DSP Report: register s_lo_re_0_sq_reg is absorbed into DSP s_lo_re_0_sq_reg.
DSP Report: operator s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq_reg.
DSP Report: operator s_lo_re_0_sq0 is absorbed into DSP s_lo_re_0_sq_reg.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[47]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[46]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[45]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[44]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[43]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[42]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[41]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[40]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[39]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[38]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[37]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[36]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[35]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[34]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[33]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[32]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[31]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[30]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[29]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[28]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[27]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[26]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[25]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[24]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[23]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[22]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[21]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[20]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[19]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[18]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[17]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[47]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[46]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[45]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[44]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[43]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[42]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[41]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[40]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[39]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[38]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[37]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[36]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[35]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[34]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[33]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[32]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[31]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[30]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[29]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[28]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[27]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[26]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[25]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[24]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[23]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[22]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[21]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[20]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[19]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[18]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[17]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[14]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[13]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[12]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[11]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[10]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[9]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[8]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[7]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[6]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[5]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[4]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[3]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[2]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[1]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_im_0_sq_reg[0]__0) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[47]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[46]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[45]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[44]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[43]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[42]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[41]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[40]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[39]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[38]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[37]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[36]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[35]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[34]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[33]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[32]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[31]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[30]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[29]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[28]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[27]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[26]) is unused and will be removed from module axi_fsk_demod.
WARNING: [Synth 8-3332] Sequential element (s_hi_re_0_sq_reg[25]) is unused and will be removed from module axi_fsk_demod.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2596 ; free virtual = 6988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.451; parent = 1170.934; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.797; parent = 1980.527; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cmult         | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|cmult         | (PCIN>>17)+(A2*B2)'   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cmult         | PCIN+(A''*B'')'       | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|cmult         | (PCIN>>17)+(A''*B'')' | 16     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cmult         | A''*B2                | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17)+A2*B''     | 16     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17)+A2*B''     | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A''*B2                | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17)+A2*B''     | 16     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17)+A2*B''     | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A''*B2                | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17)+A2*B''     | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17)+A2*B''     | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|cmult         | (PCIN>>17)+(A2*B2)'   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cmult         | PCIN+(A''*B'')'       | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|cmult         | (PCIN>>17)+(A''*B'')' | 16     | 15     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cmult         | A''*B2                | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17)+A2*B''     | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17)+A2*B''     | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | (A2*(B:0x2eda))'      | 17     | 15     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|axi_fsk_demod | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17)+A2*B       | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A2*B2                 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17)+A2*B2      | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17)+A2*B2      | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17)+A2*B       | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A2*B2                 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17)+A2*B2      | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17)+A2*B2      | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2610 ; free virtual = 7003
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.451; parent = 1170.934; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.797; parent = 1980.527; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2611 ; free virtual = 7004
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.451; parent = 1170.934; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.797; parent = 1980.527; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2609 ; free virtual = 7002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.674; parent = 1171.156; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.797; parent = 1980.527; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2609 ; free virtual = 7002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.689; parent = 1171.172; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.797; parent = 1980.527; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2609 ; free virtual = 7002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.838; parent = 1171.320; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.797; parent = 1980.527; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2609 ; free virtual = 7002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.900; parent = 1171.383; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.797; parent = 1980.527; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2609 ; free virtual = 7002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.900; parent = 1171.383; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.797; parent = 1980.527; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2609 ; free virtual = 7002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.900; parent = 1171.383; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.797; parent = 1980.527; children = 1039.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axi_fsk_demod | (A'*B)'                | 15     | 14     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axi_fsk_demod | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axi_fsk_demod | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cmult         | A''*B                  | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17+A*B'')'      | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A*B''                  | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | (A'*B)'                | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cmult         | (PCIN>>17+(A*B')')'    | 0      | 0      | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|cmult         | PCIN+(A*B'')'          | 15     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|cmult         | (PCIN>>17+(A''*B'')')' | 30     | 0      | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cmult         | A''*B'                 | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17+A'*B'')'     | 0      | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A*B''                  | 15     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A''*B                  | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17+A*B'')'      | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A*B''                  | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | (A'*B)'                | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cmult         | (PCIN>>17+(A*B')')'    | 0      | 0      | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|cmult         | PCIN+(A*B'')'          | 15     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|cmult         | (PCIN>>17+(A''*B'')')' | 30     | 0      | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cmult         | A''*B'                 | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17+A'*B'')'     | 0      | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|cmult         | A*B''                  | 15     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|cmult         | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   170|
|3     |DSP48E1 |    41|
|4     |LUT1    |     7|
|5     |LUT2    |   613|
|6     |LUT3    |    37|
|7     |LUT4    |   133|
|8     |LUT5    |    24|
|9     |LUT6    |   460|
|10    |MUXF7   |   208|
|11    |MUXF8   |    96|
|12    |FDRE    |  1750|
|13    |FDSE    |    10|
|14    |IBUF    |    44|
|15    |OBUF    |    66|
+------+--------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |  3660|
|2     |  cmult_hi |cmult   |   623|
|3     |  cmult_lo |cmult_0 |   630|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2609 ; free virtual = 7002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1377.010; parent = 1171.492; children = 205.549
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.797; parent = 1980.527; children = 1039.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 330 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.523 ; gain = 653.906 ; free physical = 2601 ; free virtual = 6994
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.531 ; gain = 653.906 ; free physical = 2601 ; free virtual = 6994
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1986.461 ; gain = 0.000 ; free physical = 2724 ; free virtual = 7120
INFO: [Netlist 29-17] Analyzing 515 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.211 ; gain = 0.000 ; free physical = 2627 ; free virtual = 7036
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: dceef027
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2039.211 ; gain = 712.594 ; free physical = 2818 ; free virtual = 7227
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod/axi_fsk_demod.runs/synth_1/axi_fsk_demod.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_fsk_demod_utilization_synth.rpt -pb axi_fsk_demod_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 01:30:13 2023...
