# VSD Hardware Design Program

Welcome to my journey through the VSD-HDP program! Below are links to my day-wise progress and learnings.

## ðŸ”½ Links to Detailed Logs

| Day # | Topic(s) Covered | Status |
|---|---|---|
| [**Day 0**](Day0/README.md) | **Tools Installation** | **âœ… Done** |
| [**Day 1**](Day1/README.md) | **Introduction to Verilog RTL design and Synthesis** | **âœ… Done** |
| [**Day 2**](Day2/README.md) | **Timing libs, hierarchical vs flat synthesis and efficient flop coding styles** | **âœ… Done** |
| [**Day 3**](Day3/README.md) | **Combinational and sequential optimizations** | **âœ… Done** |
| [**Day 4**](Day4/README.md) | **GLS, blocking vs non-blocking and Synthesis-Simulation mismatch** | **âœ… Done** |
| [**Day 5**](Day5/README.md) | **VSDBabySoC Design and Modeling** | **âœ… Done** |
| [**Day 6**](Day6/README.md) | **VSDBabySoC Post-Synthesis Simulation** | **âœ… Done** |
| [**Day 7**](Day7/README.md) | **Timing Graphs using openSTA** | **âœ… Done** |
| [**Day 8**](Day8/README.md) | **CMOS Circuit Design and SPICE Simulations** | **âœ… Done** |
| [**Day 9**](Day9/README.md) | **Velocity Saturation and basics of CMOS inverter VTC** | **âœ… Done** |
| [**Day 10**](Day10/README.md) | **CMOS Switching threshold and dynamic simulations** | **In Progress** |



