***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46341 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=17.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46341
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46342 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=17.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46342
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46345 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=17.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46345
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46351 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46351
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46352 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46352
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46355 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46355
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46361 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=20.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.1meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46361
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46362 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=20.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.1meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46362
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46365 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=20.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.1meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46365
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46371 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=22.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46371
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46372 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=22.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46372
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46375 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=22.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46375
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46381 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=24meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46381
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46382 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=24meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46382
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46385 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=24meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46385
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46391 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=25.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46391
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46392 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=25.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46392
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46395 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=25.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46395
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46401 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=27.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46401
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46402 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=27.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46402
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46405 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=27.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46405
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46411 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=29.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46411
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46412 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=29.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46412
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46415 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=29.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46415
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46421 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=30.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46421
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46422 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=30.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46422
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46425 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=30.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46425
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46431 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=17.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.8meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46431
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46432 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=17.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.8meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46432
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46435 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=17.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.8meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46435
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46441 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.4meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46441
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46442 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.4meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46442
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46445 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.4meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46445
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46451 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=20meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.2meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46451
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46452 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=20meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.2meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46452
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46455 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=20meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.2meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46455
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46461 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=21meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.9meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46461
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46462 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=21meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.9meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46462
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46465 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=21meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.9meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46465
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46471 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=22meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.6meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46471
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46472 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=22meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.6meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46472
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46475 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=22meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.6meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46475
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx1 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09:	Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46481 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=23.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.3meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46481
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx2 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46482 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=23.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.3meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46482
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD46xx5 series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bd46485 VOUT VDD ER GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=23.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.3meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
.ends bd46485
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4719 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 21.05263meg
R101 16 GND 1.169591meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 1.9
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=270 RC=2190 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.05meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
G1 VDD 668 poly(1) CT GND 4.823e-7 5e-7
G2 VDD GND TABLE {V(CT,GND)} = (0, -4.823e-7) (0.01, 0) (10, 0)
Evdd 29 GND VDD GND 1
.ends bd4719
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4720 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 19.04762meg
R101 16 GND 0.952381meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 2.0
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=247 RC=2200 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.1165meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
G1 VDD 668 poly(1) CT GND 4.233e-7 5e-7
G2 VDD GND TABLE {V(CT,GND)} = (0, -4.233e-7) (0.01, 0) (10, 0)
Evdd 29 GND VDD GND 1
.ends bd4720
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4721 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 17.3913meg
R101 16 GND 0.790514meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 2.1
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=227 RC=2218 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.18175meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
G1 VDD 668 poly(1) CT GND 3.643e-7 5e-7
G2 VDD GND TABLE {V(CT,GND)} = (0, -3.643e-7) (0.01, 0) (10, 0)
Evdd 29 GND VDD GND 1
.ends bd4721
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4722 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 16meg
R101 16 GND 0.6666667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 2.2
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=210 RC=2232 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=10000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.2484meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
G1 VDD 668 poly(1) CT GND 3.058e-7 5e-7
G2 VDD GND TABLE {V(CT,GND)} = (0, -3.058e-7) (0.01, 0) (10, 0)
Evdd 29 GND VDD GND 1
.ends bd4722
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4723 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.814815meg
R101 16 GND 0.5698meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 2.3
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=195.5 RC=2243 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=10000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.3140meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
G1 VDD 668 poly(1) CT GND 2.473e-7 5e-7
G2 VDD GND TABLE {V(CT,GND)} = (0, -2.473e-7) (0.01, 0) (10, 0)
Evdd 29 GND VDD GND 1
.ends bd4723
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4724 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.7931meg
R101 16 GND 0.492611meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 2.4
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=183 RC=2252 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=10000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.3800meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
G1 VDD 668 poly(1) CT GND 1.877e-7 5e-7
G2 VDD GND TABLE {V(CT,GND)} = (0, -1.877e-7) (0.01, 0) (10, 0)
Evdd 29 GND VDD GND 1
.ends bd4724
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4725 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.90323meg
R101 16 GND 0.430108meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 2.5
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=171.4 RC=2260 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.4466meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
G1 VDD 668 poly(1) CT GND 1.292e-7 5e-7
G2 VDD GND TABLE {V(CT,GND)} = (0, -1.292e-7) (0.01, 0) (10, 0)
Evdd 29 GND VDD GND 1
.ends bd4725
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4726 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.121212meg
R101 16 GND 0.378788meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 2.6
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=161.5 RC=2268 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=10000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.5126meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
G1 VDD 668 poly(1) CT GND 7.02e-8 5e-7
G2 VDD GND TABLE {V(CT,GND)} = (0, -7.02e-8) (0.01, 0) (10, 0)
Evdd 29 GND VDD GND 1
.ends bd4726
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4727 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.429meg
R101 16 GND 0.336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 2.7
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=153 RC=2200 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 1.5809meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=8e-6) 
Evdd 29 GND VDD GND 1 
.ends bd4727
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4728 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.81081meg
R101 16 GND 0.3003meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 2.8
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=145 RC=2282 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.6446meg
D1cc 666 GND DA
G1 VDD 668 poly(1) CT GND -5.01e-8 5e-7
G2 VDD GND TABLE {V(CT,GND)}= (0, 5.01e-8) (0.001, 0) (10, 0)
.model DA D(Is=1e-10)
Evdd 29 GND VDD GND 1
.ends bd4728
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4729 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.25641meg
R101 16 GND 0.269906meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 2.9
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=138 RC=2291 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.7100meg
D1cc 666 GND DA
G1 VDD 668 poly(1) CT GND -1.093e-7 5e-7
G2 VDD GND TABLE {V(CT,GND)}= (0, 1.093e-7) (0.001, 0) (10, 0)
.model DA D(Is=1e-10)
Evdd 29 GND VDD GND 1
.ends bd4729
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4730 VDD GND VOUT
***************comp1 block***************
*                      VCC
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.756098meg
R101 16 GND 0.243902meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 3.0
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=131 RC=2294 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.7767meg
D1cc 666 GND DA
G1 VDD 668 poly(1) CT GND -1.679e-7 5e-7
G2 VDD GND TABLE {V(CT,GND)}= (0, 1.679e-7) (0.001, 0) (10, 0)
.model DA D(Is=1e-10)
Evdd 29 GND VDD GND 1
.ends bd4730
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4731 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302326meg
R101 16 GND 0.221484meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 3.1
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=125 RC=2299 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 668 GND CT GND SWVCR1
R1cc VDD 667 1.8426meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
G1 VDD 668 poly(1) CT GND -2.27e-7 5e-7
G2 VDD GND TABLE {V(CT,GND)}= (0, 2.27e-7) (0.001, 0) (10, 0)
Evdd 29 GND VDD GND 1
.ends bd4731
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4732 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.888889meg
R101 16 GND 0.2020202meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 3.2
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=120 RC=2305 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 1.9118meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=180e-18) 
Evdd 29 GND VDD GND 1
.ends bd4732
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4733 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.510638meg
R101 16 GND 0.185014meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 3.3
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=115 RC=2310 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 1.9775meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=2e-18) 
Evdd 29 GND VDD GND 1
.ends bd4733
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4734 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.163265meg
R101 16 GND 0.170068meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 3.4
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=110 RC=2315 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.0440meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=19e-21) 
Evdd 29 GND VDD GND 1
.ends bd4734
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4735 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.843137meg
R101 16 GND 0.156863meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 3.5
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=106 RC=2320 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.1099meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=200e-24) 
Evdd 29 GND VDD GND 1
.ends bd4735
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4736 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.54717meg
R101 16 GND 0.145138meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 3.6
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=102.5 RC=2325 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.1759meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=2e-24) 
Evdd 29 GND VDD GND 1
.ends bd4736
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4737 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.272727meg
R101 16 GND 0.134680meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 3.7
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=99 RC=2329 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.2418meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=20e-27) 
Evdd 29 GND VDD GND 1
.ends bd4737
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4738 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.017544meg
R101 16 GND 0.125313meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 3.8
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=95.5 RC=2333 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.3085meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=200e-30) 
Evdd 29 GND VDD GND 1
.ends bd4738
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4739 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.779661meg
R101 16 GND 0.116891meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 3.9
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=92.5 RC=2337 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.3743meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=2.2e-30) 
Evdd 29 GND VDD GND 1
.ends bd4739
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4740 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.557377meg
R101 16 GND 0.109290meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 4.0
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=89.5 RC=2340 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.4406meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=20.8e-33) 
Evdd 29 GND VDD GND 1
.ends bd4740
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4741 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.349206meg
R101 16 GND 0.102407meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 4.1
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=86.8 RC=2344 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.5065meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=220e-36) 
Evdd 29 GND VDD GND 1
.ends bd4741
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4742 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.153846meg
R101 16 GND 96.1538k
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 4.2
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=84.1 RC=2347 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.573meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=2.3e-36) 
Evdd 29 GND VDD GND 1
.ends bd4742
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4743 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.970149meg
R101 16 GND 90.4568k
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 4.3
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=81.6 RC=2351 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.6388meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=22e-39) 
Evdd 29 GND VDD GND 1
.ends bd4743
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4744 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.79710meg
R101 16 GND 85.2515k
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 4.4
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=79.3 RC=2354 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.705meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=0.23e-39) 
Evdd 29 GND VDD GND 1
.ends bd4744
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4745 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.6338meg
R101 16 GND 80.4857k
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 4.5
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=77.1 RC=2357 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.7705meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=0.0023e-39) 
Evdd 29 GND VDD GND 1
.ends bd4745
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD47xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	04/20/10: 	Created by Duane Pionilla from specifications of Ms. Sho Sai.
*					Modified 52xx series to fit specifications.
*$

.subckt bd4746 VDD GND VOUT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.182)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$

***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.479452meg
R101 16 GND 76.1035k
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 0.001
Rct3 14 CT 10k
Cct CT GND 400p
Rdet1 29 19 1meg
Rdet2 19 GND 19meg
Cdly 2012 GND 138p
X53 CT 2011 2012 29 GND comp1
Vref3 2011 GND 4.6
Cdly1 2014 GND 5n
X54 2012 2013 2014 29 GND comp1
Vref4 2013 GND 0.05
***************TPHL delay block***************
X52 2014 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=20.6u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv GND 333 334 29 PMOS22 l=1u w=10000u
RB 29 334 925
.model SWVCR101 VSWITCH roff=1000meg ron=0.001 von=0.001
.model SWVCR100 VSWITCH roff=0.001 ron=1000meg von=0.001
***************Open collector NPN output block***************
Qout VOUT 334 GND [GND] NPN1 100  
.MODEL NPN1 NPN BF=75.2 RC=2360 
**circuit current
.model SWVCR1 VSWITCH roff=1000meg ron=0.0001 von=0.001
.model SWVCR2 VSWITCH roff=0.0001 ron=1000meg von=0.001
S1 667 666 CT GND SWVCR2
S2 669 GND CT GND SWVCR1
R1cc VDD 667 2.8369meg
D1cc 666 GND DA
.model DA D(Is=1e-10)
R2cc VDD 668 1.985meg 
D2cc 668 669 DB
.model DB D(Is=23e-45) 
Evdd 29 GND VDD GND 1
.ends bd4746
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4823 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13427meg
R101 16 GND 1.2503meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.547u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=1807u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4823
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4824 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.1278meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.5334225u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=1807u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4824
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4825 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.0256meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.519845u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=1807u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4825
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4826 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.9393meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.5062675u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=1807u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4826
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4827 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.8655meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.49269u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4827
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4828 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30927meg
R101 16 GND 0.8018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.4791125u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4828
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4829 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.779951meg
R101 16 GND 0.7463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.465535u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4829
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4830 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302325meg
R101 16 GND 0.6976meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.4519575u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4830
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4831 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.869179meg
R101 16 GND 0.6546meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.43838u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4831
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4832 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.474576meg
R101 16 GND 0.6163meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.4933495u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4832
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4833 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.113590meg
R101 16 GND 0.5820meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.47987205u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4833
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4834 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.782101meg
R101 16 GND 0.5512meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.4663946u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4834
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4837 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.932409meg
R101 16 GND 0.4749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.42596225u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4837
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4838 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688963meg
R101 16 GND 0.4538meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.4124848u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4838
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4839 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.462035meg
R101 16 GND 0.4345meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.39900735u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4839
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4840 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.4166meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.3855299u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4840
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4841 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.051437meg
R101 16 GND 0.4001meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.37205245u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4841
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4842 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.865102meg
R101 16 GND 0.3848meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.358575u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4842
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4843 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.689900meg
R101 16 GND 0.3707meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.37999995u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4843
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4844 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524861meg
R101 16 GND 0.3574meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.36586106u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4844
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4845 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.369127meg
R101 16 GND 0.3451meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.35172217u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4845
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4846 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.221932meg
R101 16 GND 0.3336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.33758328u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4846
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4847 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.082592meg
R101 16 GND 0.3228meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.32344439u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4847
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4848 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.950495meg
R101 16 GND 0.3126meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.3093055u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4848
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4849 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.825090meg
R101 16 GND 0.3031meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.29516661u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4849
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4850 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.705882meg
R101 16 GND 0.2941meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.28102772u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4850
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4851 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.592422meg
R101 16 GND 0.2856meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.26688883u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4851
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4852 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.484304meg
R101 16 GND 0.2775meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.25274994u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4852
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4853 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.381161meg
R101 16 GND 0.2700meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.34544523u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4853
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4854 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.282655meg
R101 16 GND 0.2627meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.33188952u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4854
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4855 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.188481meg
R101 16 GND 0.2559meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.31833381u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4855
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4856 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.098360meg
R101 16 GND 0.2494meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.3047781u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4856
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4857 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.012036meg
R101 16 GND 0.2432meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.29122239u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4857
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4858 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.929273meg
R101 16 GND 0.2373meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.27766668u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4858
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4859 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.849855meg
R101 16 GND 0.2317meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.26411097u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4859
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD48xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4860 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate





***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.773584meg
R101 16 GND 0.2264meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.25055526u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.7)
.ends BD4860
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4923 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13427meg
R101 16 GND 1.2503meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.547u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=1807u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4923
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4924 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.1278meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.5334225u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=1807u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4924
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4925 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.0256meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.519845u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=1807u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4925
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4926 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.9393meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.5062675u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=1807u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4926
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4927 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.8655meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.49269u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4927
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4929 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.779951meg
R101 16 GND 0.7463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.465535u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4929
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4930 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302325meg
R101 16 GND 0.6976meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.4519575u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4930
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4931 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.869179meg
R101 16 GND 0.6546meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.43838u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4931
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4932 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.474576meg
R101 16 GND 0.6163meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.4933495u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4932
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4934 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.782101meg
R101 16 GND 0.5512meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.4663946u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4934
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4935 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.476635meg
R101 16 GND 0.5233meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.45291715u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4935
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4936 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.194244meg
R101 16 GND 0.4980meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.4394397u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4936
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4937 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.932409meg
R101 16 GND 0.4749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.42596225u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4937
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4938 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688963meg
R101 16 GND 0.4538meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.4124848u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4938
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4939 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.462035meg
R101 16 GND 0.4345meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.39900735u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4939
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4940 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.4166meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.3855299u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4940
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4941 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.051437meg
R101 16 GND 0.4001meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.37205245u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4941
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4942 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.865102meg
R101 16 GND 0.3848meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.358575u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=360.255u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4942
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4943 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.689900meg
R101 16 GND 0.3707meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.37999995u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=353.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4943
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4944 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524861meg
R101 16 GND 0.3574meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.36586106u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=353.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4944
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4945 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.369127meg
R101 16 GND 0.3451meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.35172217u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=353.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4945
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4946 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.221932meg
R101 16 GND 0.3336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.33758328u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=353.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4946
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4947 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.082592meg
R101 16 GND 0.3228meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.32344439u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=353.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4947
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4948 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.950495meg
R101 16 GND 0.3126meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.3093055u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=353.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4948
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4949 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.825090meg
R101 16 GND 0.3031meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.29516661u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=353.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4949
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4950 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.705882meg
R101 16 GND 0.2941meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.28102772u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=353.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4950
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4951 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.592422meg
R101 16 GND 0.2856meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.26688883u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=353.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4951
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4952 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.484304meg
R101 16 GND 0.2775meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 9.555meg
.model DZ2A D(Is=0.25274994u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=353.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4952
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4953 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.381161meg
R101 16 GND 0.2700meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.34544523u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=309.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4953
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4954 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.282655meg
R101 16 GND 0.2627meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.33188952u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=309.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4954
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4955 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.188481meg
R101 16 GND 0.2559meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.31833381u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=309.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4955
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4956 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.098360meg
R101 16 GND 0.2494meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.3047781u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=309.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4956
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4957 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.012036meg
R101 16 GND 0.2432meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.29122239u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=309.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4957
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4958 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.929273meg
R101 16 GND 0.2373meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.27766668u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=309.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4958
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4959 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.849855meg
R101 16 GND 0.2317meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.26411097u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=309.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4959
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD49xxG series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 


.subckt BD4960 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.95V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.4755)
.ends comp1


***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2


***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=100000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=100000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate



***************VDET, Hysteresis and Release Block***************
C65 65 GND 1p
C66 66 GND 1p
C68 68 GND 1p
C401 401 GND 1p
C334 334 GND 1p
CVOUT VOUT GND 50p
Cct CT GND 1.35p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.773584meg
R101 16 GND 0.2264meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 20.75meg
Rct3 14 CT 1.246k
***** VCTH circuit *****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=47u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************DRIVER STAGE BLOCK***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***** circuit current *****
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1ccA GND 65 DZ2A
D1ccB GND 68 DZ2B
D2cc 65 66 DZ3
R1cc 66 GND 10meg
.model DZ2A D(Is=0.25055526u)
.model DZ2B D(Is=0.0301655u)
.model DZ3 D(Is=1u)
.MODEL PMOS10 PMOS (level=1 vto=-0.95)
.model SWVCR2 VSWITCH roff=0.0001 ron=100000meg
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.95 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
***************OPEN DRAIN NMOS OUTPUT BLOCK***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2735.5u
.MODEL NMOS3 NMOS (level=1 vto=.95)
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=309.1u
.MODEL PMOS3 PMOS (level=1 vto=-0.95)
.ends BD4960
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5223 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2 
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.99751meg
Rct3 14 CT 2.48957k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 12meg
Rdet2 19 GND 8meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6880733333333meg
.model DZ2A D(Is=0.984731142813476u)
.model DZ2B D(Is=0.712607152891806u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5223
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5224 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.99751meg
Rct3 14 CT 2.48957k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 12meg
Rdet2 19 GND 8meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6879533333333meg
.model DZ2A D(Is=0.975506433398521u)
.model DZ2B D(Is=0.70338244347685u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5224
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5225 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.99751meg
Rct3 14 CT 2.48957k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 12meg
Rdet2 19 GND 8meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6878333333333meg
.model DZ2A D(Is=0.966281295343754u)
.model DZ2B D(Is=0.694157305422083u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5225
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5226 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.99751meg
Rct3 14 CT 2.48957k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 12meg
Rdet2 19 GND 8meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68772meg
.model DZ2A D(Is=0.957055973571723u)
.model DZ2B D(Is=0.684931983650052u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5226
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5227 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6876066666667meg
.model DZ2A D(Is=0.947830231517959u)
.model DZ2B D(Is=0.675706241596289u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5227
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5228 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6875266666667meg
.model DZ2A D(Is=0.938604501990078u)
.model DZ2B D(Is=0.666480512068408u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5228
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5229 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.7799511meg
R101 16 GND 0.7463646895meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=3006.4u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6873866666667meg
.model DZ2A D(Is=0.929377576932472u)
.model DZ2B D(Is=0.657253663061636u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5229
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5230 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68808meg
.model DZ2A D(Is=0.919886506948853u)
.model DZ2B D(Is=0.647762853960935u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5230
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5231 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6879533333333meg
.model DZ2A D(Is=0.910661110023473u)
.model DZ2B D(Is=0.638537457035555u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5231
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5232 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68784meg
.model DZ2A D(Is=0.969466544399723u)
.model DZ2B D(Is=0.697342891411805u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5232
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5233 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68772meg
.model DZ2A D(Is=0.960240556156103u)
.model DZ2B D(Is=0.688116903168185u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5233
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5234 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6876066666667meg
.model DZ2A D(Is=0.951014325163562u)
.model DZ2B D(Is=0.678890672175645u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5234
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5235 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
Cct CT GND 43.9233864p
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6874933333333meg
.model DZ2A D(Is=0.94178776651024u)
.model DZ2B D(Is=0.669664113522322u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5235
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5236 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68738meg
.model DZ2A D(Is=0.93256088018855u)
.model DZ2B D(Is=0.660437227200632u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5236
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5237 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6872733333333meg
.model DZ2A D(Is=0.923333679399222u)
.model DZ2B D(Is=0.651210026411304u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5237
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5238 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6871666666667meg
.model DZ2A D(Is=0.914106251943455u)
.model DZ2B D(Is=0.641982598955537u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5238
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5239 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6871266666667meg
.model DZ2A D(Is=0.904856024182847u)
.model DZ2B D(Is=0.63273237119493u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5239
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5240 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6870133333333meg
.model DZ2A D(Is=0.895627881394998u)
.model DZ2B D(Is=0.62350422840708u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5240
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5241 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6869133333333meg
.model DZ2A D(Is=0.886399748775829u)
.model DZ2B D(Is=0.614276095787911u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5241
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5242 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6872266666667meg
.model DZ2A D(Is=0.87702779384946u)
.model DZ2B D(Is=0.604904140861543u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5242
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5243 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68712meg
.model DZ2A D(Is=0.935830821380237u)
.model DZ2B D(Is=0.66370716839232u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5243
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5244 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6870133333333meg
.model DZ2A D(Is=0.926602616344372u)
.model DZ2B D(Is=0.654478963356454u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5244
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5245 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6869133333333meg
.model DZ2A D(Is=0.917374231417741u)
.model DZ2B D(Is=0.645250578429823u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5245
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5246 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6868066666667meg
.model DZ2A D(Is=0.908145299269654u)
.model DZ2B D(Is=0.636021646281736u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5246
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5247 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
Cct CT GND 43.9233864p
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6867066666667meg
.model DZ2A D(Is=0.898916288239123u)
.model DZ2B D(Is=0.626792635251205u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5247
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5248 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6866066666667meg
.model DZ2A D(Is=0.889686873598885u)
.model DZ2B D(Is=0.617563220610968u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5248
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5249 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.82509meg
R101 16 GND 0.303115meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6865066666667meg
.model DZ2A D(Is=0.880457240628907u)
.model DZ2B D(Is=0.60833358764099u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5249
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5250 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.705882meg
R101 16 GND 0.294118meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6864133333333meg
.model DZ2A D(Is=0.871227457068207u)
.model DZ2B D(Is=0.59910380408029u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5250
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5251 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.592422meg
R101 16 GND 0.285627meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68632meg
.model DZ2A D(Is=0.861997370904169u)
.model DZ2B D(Is=0.589873717916252u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5251
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5252 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.484305meg
R101 16 GND 0.2775998meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6862333333333meg
.model DZ2A D(Is=0.852767243546905u)
.model DZ2B D(Is=0.580643590558988u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5252
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5253 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.381161meg
R101 16 GND 0.270002meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6857866666667meg
.model DZ2A D(Is=0.911689106885942u)
.model DZ2B D(Is=0.639566564662728u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5253
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5254 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.282655meg
R101 16 GND 0.2627995meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6857066666667meg
.model DZ2A D(Is=0.902457824406153u)
.model DZ2B D(Is=0.630335282182939u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5254
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5255 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.188482meg
R101 16 GND 0.255962meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68562meg
.model DZ2A D(Is=0.893225982112508u)
.model DZ2B D(Is=0.621103439889294u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5255
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5256 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.098361meg
R101 16 GND 0.249465meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68554meg
.model DZ2A D(Is=0.88399412368877u)
.model DZ2B D(Is=0.611871581465556u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5256
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5257 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.012036meg
R101 16 GND 0.243283meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68546meg
.model DZ2A D(Is=0.874762072032401u)
.model DZ2B D(Is=0.602639529809187u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5257
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5258 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.929273meg
R101 16 GND 0.237394meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6853733333333meg
.model DZ2A D(Is=0.865529447971103u)
.model DZ2B D(Is=0.593406905747889u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5258
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5259 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.849856meg
R101 16 GND 0.231777meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6852866666667meg
.model DZ2A D(Is=0.856296622283899u)
.model DZ2B D(Is=0.584174080060685u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5259
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD52xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5260 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.773585meg
R101 16 GND 0.226415meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 43.9233864p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6852133333333meg
.model DZ2A D(Is=0.847063999472505u)
.model DZ2B D(Is=0.574941457249291u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5260
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5323 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2 
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.99751meg
Rct3 14 CT 2.48957k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 12meg
Rdet2 19 GND 8meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6880733333333meg
.model DZ2A D(Is=0.984731142813476u)
.model DZ2B D(Is=0.712607152891806u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5323
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5324 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.99751meg
Rct3 14 CT 2.48957k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 12meg
Rdet2 19 GND 8meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6879533333333meg
.model DZ2A D(Is=0.975506433398521u)
.model DZ2B D(Is=0.70338244347685u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5324
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5325 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.99751meg
Rct3 14 CT 2.48957k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 12meg
Rdet2 19 GND 8meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6878333333333meg
.model DZ2A D(Is=0.966281295343754u)
.model DZ2B D(Is=0.694157305422083u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5325
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5327 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6876066666667meg
.model DZ2A D(Is=0.947830231517959u)
.model DZ2B D(Is=0.675706241596289u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5327
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5328 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6875266666667meg
.model DZ2A D(Is=0.938604501990078u)
.model DZ2B D(Is=0.666480512068408u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5328
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5329 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.7799511meg
R101 16 GND 0.7463646895meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=3006.4u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6873866666667meg
.model DZ2A D(Is=0.929377576932472u)
.model DZ2B D(Is=0.657253663061636u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5329
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5330 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68808meg
.model DZ2A D(Is=0.919886506948853u)
.model DZ2B D(Is=0.647762853960935u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5330
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5331 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6879533333333meg
.model DZ2A D(Is=0.910661110023473u)
.model DZ2B D(Is=0.638537457035555u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5331
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5332 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68784meg
.model DZ2A D(Is=0.969466544399723u)
.model DZ2B D(Is=0.697342891411805u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5332
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5333 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68772meg
.model DZ2A D(Is=0.960240556156103u)
.model DZ2B D(Is=0.688116903168185u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5333
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5334 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6876066666667meg
.model DZ2A D(Is=0.951014325163562u)
.model DZ2B D(Is=0.678890672175645u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5334
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5335 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6874933333333meg
.model DZ2A D(Is=0.94178776651024u)
.model DZ2B D(Is=0.669664113522322u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5335
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5336 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68738meg
.model DZ2A D(Is=0.93256088018855u)
.model DZ2B D(Is=0.660437227200632u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5336
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5337 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6872733333333meg
.model DZ2A D(Is=0.923333679399222u)
.model DZ2B D(Is=0.651210026411304u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5337
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5338 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6871666666667meg
.model DZ2A D(Is=0.914106251943455u)
.model DZ2B D(Is=0.641982598955537u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5338
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5339 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6871266666667meg
.model DZ2A D(Is=0.904856024182847u)
.model DZ2B D(Is=0.63273237119493u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5339
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5340 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6870133333333meg
.model DZ2A D(Is=0.895627881394998u)
.model DZ2B D(Is=0.62350422840708u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5340
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5341 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6869133333333meg
.model DZ2A D(Is=0.886399748775829u)
.model DZ2B D(Is=0.614276095787911u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5341
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5342 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=342.45u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6872266666667meg
.model DZ2A D(Is=0.87702779384946u)
.model DZ2B D(Is=0.604904140861543u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5342
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5343 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=339.6u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68712meg
.model DZ2A D(Is=0.935830821380237u)
.model DZ2B D(Is=0.66370716839232u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5343
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5344 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=339.6u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6870133333333meg
.model DZ2A D(Is=0.926602616344372u)
.model DZ2B D(Is=0.654478963356454u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5344
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5345 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=339.6u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6869133333333meg
.model DZ2A D(Is=0.917374231417741u)
.model DZ2B D(Is=0.645250578429823u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5345
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5346 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=339.6u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6868066666667meg
.model DZ2A D(Is=0.908145299269654u)
.model DZ2B D(Is=0.636021646281736u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5346
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5347 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=339.6u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6867066666667meg
.model DZ2A D(Is=0.898916288239123u)
.model DZ2B D(Is=0.626792635251205u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5347
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5348 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=339.6u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6866066666667meg
.model DZ2A D(Is=0.889686873598885u)
.model DZ2B D(Is=0.617563220610968u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5348
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5349 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.82509meg
R101 16 GND 0.303115meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=339.6u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6865066666667meg
.model DZ2A D(Is=0.880457240628907u)
.model DZ2B D(Is=0.60833358764099u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5349
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5350 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.705882meg
R101 16 GND 0.294118meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=339.6u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6864133333333meg
.model DZ2A D(Is=0.871227457068207u)
.model DZ2B D(Is=0.59910380408029u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5350
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5351 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.592422meg
R101 16 GND 0.285627meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=339.6u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68632meg
.model DZ2A D(Is=0.861997370904169u)
.model DZ2B D(Is=0.589873717916252u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5351
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5352 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.484305meg
R101 16 GND 0.2775998meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=339.6u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6862333333333meg
.model DZ2A D(Is=0.852767243546905u)
.model DZ2B D(Is=0.580643590558988u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5352
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5353 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.381161meg
R101 16 GND 0.270002meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=300.53u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6857866666667meg
.model DZ2A D(Is=0.911689106885942u)
.model DZ2B D(Is=0.639566564662728u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5353
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5354 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.282655meg
R101 16 GND 0.2627995meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=300.53u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6857066666667meg
.model DZ2A D(Is=0.902457824406153u)
.model DZ2B D(Is=0.630335282182939u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5354
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5355 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.188482meg
R101 16 GND 0.255962meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=300.53u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68562meg
.model DZ2A D(Is=0.893225982112508u)
.model DZ2B D(Is=0.621103439889294u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5355
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5356 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.098361meg
R101 16 GND 0.249465meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=300.53u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68554meg
.model DZ2A D(Is=0.88399412368877u)
.model DZ2B D(Is=0.611871581465556u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5356
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5357 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.012036meg
R101 16 GND 0.243283meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=300.53u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.68546meg
.model DZ2A D(Is=0.874762072032401u)
.model DZ2B D(Is=0.602639529809187u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5357
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5358 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.929273meg
R101 16 GND 0.237394meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=300.53u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6853733333333meg
.model DZ2A D(Is=0.865529447971103u)
.model DZ2B D(Is=0.593406905747889u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5358
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5359 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.849856meg
R101 16 GND 0.231777meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=300.53u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6852866666667meg
.model DZ2A D(Is=0.856296622283899u)
.model DZ2B D(Is=0.584174080060685u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5359
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BD53xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*version 1.0 - 	09/04/09: 	Created by Duane Pionilla from specifications of Sho Sai.
*version 1.1 -	10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*					and connected to GND. Created GND pin to comp1 and comp2
*					subcircuit. Removed connection to "Global 0".
*    		- 	10/14/09:	Add Revision History
*		-	02/01/10:	Modified IDD current characteristics using equations and less devices.
*					Previous characterization causes a small current even 0volts supply.
*					Added another module (OR gate)
*$

.subckt bd5360 VDD GND VOUT CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=11 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************orgate block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt orgate 1  2  3  4 GND
* in1 in2 out VDD
.model SWVCR1 VSWITCH roff=1000meg ron=0.001 von=0.5
.model SWVCR2 VSWITCH roff=0.001 ron=1000meg von=0.5
S1 4 3 1 GND SWVCR1
S2 4 3 2 GND SWVCR1
S3 3 5 1 GND SWVCR2
S4 5 GND 2 GND SWVCR2
.ends orgate
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 3.773585meg
R101 16 GND 0.226415meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 8.997923meg
Rct3 14 CT 2.076667k
Cct CT GND 53.26066717p
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=32.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3006.4u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=300.53u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 5meg
D1ccA GND 67 DZ2A
D1ccB GND 68 DZ2B
R1cc 65 GND 14.6852133333333meg
.model DZ2A D(Is=0.847063999472505u)
.model DZ2B D(Is=0.574941457249291u)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR1 VSWITCH roff=10000meg ron=0.001
.model SWVCR2 VSWITCH roff=0.001 ron=10000meg
S1 65 67 401 GND SWVCR1
S2 65 68 401 GND SWVCR2
E1 400 GND poly(1) 29 GND 0.951 -1
X53 334 400 401 29 GND orgate
Evdd 29 GND VDD GND 1
.ends bd5360
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4209 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 22.47191meg
R101 16 GND 2.52809meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.9meg
.model DZ2 D(Is=0.203u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4209
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4210 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 18.18182meg
R101 16 GND 1.81818meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.187u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4210
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4211 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 15.26718meg
R101 16 GND 1.39949meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.178u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4211
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4212 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.168u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4212
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4213 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.159u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4213
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4214 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.218u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4214
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4215 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 9.30233meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.209u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4215
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4216 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.200u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4216
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4217 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.190u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4217
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4218 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.181u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4218
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4219 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 6.68896meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.1715u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4219
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4220 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 18.18182meg
R101 16 GND 1.81818meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.162u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4220
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4221 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 16.59751meg
R101 16 GND 1.58431meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.153u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4221
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4222 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 15.26718meg
R101 16 GND 1.39949meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.212u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4222
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4223 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.203u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4223
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4224 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.194u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4224
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4225 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.184u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4225
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4226 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.175u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4226
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4227 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.166u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4227
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4228 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.53meg
.model DZ2 D(Is=0.225u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4228
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4229 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.77995meg
R101 16 GND 0.74636meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.2465k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.6meg
.model DZ2 D(Is=0.223u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.65)
Evdd 29 GND VDD GND 1
.ends bu4229
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4230 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.207u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4230
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4231 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.53meg
.model DZ2 D(Is=0.197u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4231
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4232 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.188u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4232
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4233 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.179u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4233
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4234 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.238u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4234
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4235 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.228u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4235
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4236 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.219u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4236
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4237 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.210u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4237
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4238 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.201u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4238
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4239 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.191u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4239
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4240 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.182u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4240
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4241 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.173u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4241
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4242 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.163u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4242
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4243 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.57meg
.model DZ2 D(Is=0.223u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4243
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4244 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.58meg
.model DZ2 D(Is=0.214u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4244
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4245 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.204u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4245
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4246 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.194u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4246
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4247 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.185u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4247
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU42xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/14/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*$

.subckt bu4248 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=275.7u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.176u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4248
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4309 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 22.47191meg
R101 16 GND 2.52809meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.9meg
.model DZ2 D(Is=0.203u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4309
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4310 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 18.18182meg
R101 16 GND 1.81818meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.187u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4310
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4311 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 15.26718meg
R101 16 GND 1.39949meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.178u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4311
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4312 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.168u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4312
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4313 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.159u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4313
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4314 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.218u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4314
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4315 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 9.30233meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.209u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4315
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4316 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.200u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4316
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4317 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.190u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4317
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4318 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.181u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4318
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4319 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 6.68896meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.1715u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4319
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4320 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 18.18182meg
R101 16 GND 1.81818meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.162u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4320
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4321 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 16.59751meg
R101 16 GND 1.58431meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.153u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4321
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4322 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 15.26718meg
R101 16 GND 1.39949meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.212u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4322
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4323 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.203u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4323
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4324 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.194u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4324
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4325 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.184u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4325
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4326 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.175u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4326
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4327 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.166u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4327
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4328 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.53meg
.model DZ2 D(Is=0.225u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4328
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4329 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.77995meg
R101 16 GND 0.74636meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.2465k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.6meg
.model DZ2 D(Is=0.223u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.65)
Evdd 29 GND VDD GND 1
.ends bu4329
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4330 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.207u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4330
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4331 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.53meg
.model DZ2 D(Is=0.197u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4331
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$
.subckt bu4332 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.188u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4332
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4333 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.179u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4333
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4334 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.238u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4334
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4335 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.228u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4335
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4336 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.219u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4336
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4337 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.210u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4337
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4338 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.201u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4338
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4339 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.191u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4339
*$


***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4340 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.182u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4340
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4341 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.173u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4341
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4342 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.163u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4342
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4343 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.57meg
.model DZ2 D(Is=0.223u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4343
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4344 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.58meg
.model DZ2 D(Is=0.214u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4344
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4345 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.204u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4345
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4346 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.194u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4346
*$

***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4347 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.185u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4347
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU43xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HISTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 09/19/09: 	Modified by Mark Buenavidez. Modified reference points
*			of Circuit Current Block from 0 to GND.
*1.2 - 10/05/09:	Modified by Duane Pionilla. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1 and comp2
*			subcircuit. Removed connection to "Global 0".
*    - 10/09/09:	Add Revision History
*$

.subckt bu4348 VOUT VDD GND CT
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND 
* in1 in2 out VDD GND
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=359.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3905u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.176u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4348
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4809 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 22.47191meg
R101 16 GND 2.52809meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.9meg
.model DZ2 D(Is=0.203u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4809
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4810 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 18.18182meg
R101 16 GND 1.81818meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.187u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4810
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4811 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 15.26718meg
R101 16 GND 1.39949meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.178u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4811
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4812 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.168u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4812
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4813 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.159u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4813
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4814 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.218u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4814
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4815 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 9.30233meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.209u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4815
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4816 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.200u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4816
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4817 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.190u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4817
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4818 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.181u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4818
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4819 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 6.68896meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.1715u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4819
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4820 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 18.18182meg
R101 16 GND 1.81818meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.162u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4820
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4821 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 16.59751meg
R101 16 GND 1.58431meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.153u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4821
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4822 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 15.26718meg
R101 16 GND 1.39949meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.212u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4822
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4823 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.203u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4823
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4824 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.194u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4824
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4825 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.184u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4825
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4826 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.175u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4826
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4827 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.166u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4827
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4828 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.53meg
.model DZ2 D(Is=0.225u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4828
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4829 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.77995meg
R101 16 GND 0.74636meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.2465k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.6meg
.model DZ2 D(Is=0.223u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.65)
Evdd 29 GND VDD GND 1
.ends bu4829
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4830 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.207u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4830
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4831 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.53meg
.model DZ2 D(Is=0.197u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4831
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4832 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.188u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4832
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4833 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.179u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4833
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4834 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.238u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4834
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4835 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.228u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4835
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4836 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.219u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4836
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4837 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.210u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4837
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4838 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.201u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4838
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4839 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.191u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4839
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4840 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.182u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4840
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4841 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.173u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4841
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4842 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.163u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4842
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4843 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.57meg
.model DZ2 D(Is=0.223u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4843
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4844 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.58meg
.model DZ2 D(Is=0.214u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4844
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4845 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.204u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4845
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4846 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.194u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4846
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4847 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.185u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4847
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU48xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4848 VOUT VDD GND 
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.176u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4848
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4909 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 22.47191meg
R101 16 GND 2.52809meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.9meg
.model DZ2 D(Is=0.203u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4909
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4910 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 18.18182meg
R101 16 GND 1.81818meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.187u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4910
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4911 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 15.26718meg
R101 16 GND 1.39949meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.178u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4911
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4912 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.168u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4912
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4913 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.159u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4913
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4914 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.218u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4914
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4915 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 9.30233meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.209u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4915
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4916 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99751meg
Rct3 14 CT 2.494k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3066u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.200u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4916
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4917 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.48meg
.model DZ2 D(Is=0.190u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4917
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4918 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.181u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4918
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4919 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 0.5
R1b 29 11 20meg
R100 11 16 6.68896meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.1715u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4919
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4920 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 18.18182meg
R101 16 GND 1.81818meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.162u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4920
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4921 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 16.59751meg
R101 16 GND 1.58431meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.153u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4921
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4922 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 15.26718meg
R101 16 GND 1.39949meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.212u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4922
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4924 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.194u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4924
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4925 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 11meg
Rdet2 19 GND 9meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.5meg
.model DZ2 D(Is=0.184u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4925
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4926 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4368u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.175u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4926
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4927 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.166u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4927
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4928 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.53meg
.model DZ2 D(Is=0.225u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4928
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4929 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.77995meg
R101 16 GND 0.74636meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.2465k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.6meg
.model DZ2 D(Is=0.223u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.65)
Evdd 29 GND VDD GND 1
.ends bu4929
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4930 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.207u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4930
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4931 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.53meg
.model DZ2 D(Is=0.197u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4931
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4932 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.188u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4932
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4933 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.179u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4933
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4934 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.238u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4934
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4935 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.52meg
.model DZ2 D(Is=0.228u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4935
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4936 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.219u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4936
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4937 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.210u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4937
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4938 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.201u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4938
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4939 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=831.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.191u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4939
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4940 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.182u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4940
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4941 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.173u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4941
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4942 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.163u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4942
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4943 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.57meg
.model DZ2 D(Is=0.223u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4943
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4944 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.58meg
.model DZ2 D(Is=0.214u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4944
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4945 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.204u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4945
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4946 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.54meg
.model DZ2 D(Is=0.194u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4946
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4947 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.55meg
.model DZ2 D(Is=0.185u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4947
*$
***************
*[Disclaimer]
*	This model file is made by typical data, 
*	and the manufacturing dispersions are not included.
*	Moreover, it does not guarantee all of the simulation
*	result of execution by using this. 
*	This model is being supplied as a aid to confirm the validity of
*	a design approach and help to select surrounding component values
*	While it reflects reasonably close to similarity to the actual
*	device in terms of performance, it is not suggested as a
*	replacement for breadboarding.
*	Simulation should be used as a forerunner or a supplement
*	to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component]		BU49xx series
*
*[Manufacturer]		ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09: 	Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/24/09:	Modified by Ryan Ordiales. Removed all connection to 0
*			and connected to GND. Created GND pin to comp1, comp2 and comp3
*			subcircuit. Removed connection to "Global 0".
*$
.subckt bu4948 VOUT VDD GND
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.2145)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
* in1 in2 out VDD
.model DZ D(Is=0.05n rs=0.001 bv=7 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
M7 18 13 GND GND NMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
.MODEL NMOS20 NMOS (level=1 vto=0)
.ends comp2
*$
***************VDET, Hysteresis and Release Block***************
Cct CT GND 5.1p
X1 11 10 18 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M6 15 18 29 29 PMOS22 l=1u w=10000u
M7 14 18 GND GND NMOS22 l=1u w=10000u
.MODEL PMOS22 PMOS (level=1 vto=0)
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 15 14 9.99875meg
Rct3 14 CT 1.246k
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=212u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=4326u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=754.7u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
R1cc 66 GND 4.56meg
.model DZ2 D(Is=0.176u Rs=10)
.model DZ3 D(Is=.4u Rs=10meg bv=20 )
.MODEL PMOS10 PMOS (level=1 vto=-0.58)
Evdd 29 GND VDD GND 1
.ends bu4948
*$
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45231 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=5.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.9meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45231
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45232 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=5.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.9meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45232
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45235 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=5.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.9meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45235
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45241 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=6.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.4meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45241
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45242 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=6.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.4meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45242
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45245 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=6.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.4meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45245
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45251 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=7.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45251
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45252 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=7.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45252
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45255 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=7.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45255
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45261 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45261
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45262 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45262
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45265 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=2652u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45265
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45271 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=10.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.1meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45271
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45272 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=10.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.1meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45272
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45275 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=10.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.1meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45275
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45281 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=11.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45281
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45282 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=11.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45282
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45285 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=11.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45285
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45292 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.77995meg
R101 16 GND 0.74636meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=12.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.2meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45292
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45295 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.77995meg
R101 16 GND 0.74636meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=12.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.2meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45295
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45301 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=13.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.7meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45301
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45302 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=13.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.7meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45302
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45305 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=13.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.7meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45305
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45312 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=15.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.3meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45312
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45315 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=15.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.3meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45315
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45321 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=14meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45321
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45322 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=14meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45322
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45325 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=14meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45325
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45331 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=15.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.28meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45331
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45332 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=15.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.28meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45332
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45335 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=15.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.28meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45335
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45341 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=17.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45341
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45342 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=17.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45342
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45345 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.78210meg
R101 16 GND 0.55123meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=17.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45345
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45351 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45351
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45352 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45352
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45355 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.47664meg
R101 16 GND 0.52336meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45355
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45361 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=20.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.1meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45361
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45362 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=20.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.1meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45362
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45365 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 7.19424meg
R101 16 GND 0.49806meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=20.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.1meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45365
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45371 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=22.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45371
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45372 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=22.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45372
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45375 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.93241meg
R101 16 GND 0.47500meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=22.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45375
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45381 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=24meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45381
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45382 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=24meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45382
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45385 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.688961meg
R101 16 GND 0.45389meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=24meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.5meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45385
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45391 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=25.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45391
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45392 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=25.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45392
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45395 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.46024meg
R101 16 GND 0.43452meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=25.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45395
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45401 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=27.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45401
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45402 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=27.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45402
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45405 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.25meg
R101 16 GND 0.41667meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=27.4meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45405
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45411 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=29.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45411
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45412 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=29.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45412
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45415 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 6.05144meg
R101 16 GND 0.40018meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=29.2meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45415
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************
* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45421 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=30.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45421
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45422 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=30.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45422
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45425 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.86510meg
R101 16 GND 0.38490meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=30.6meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.4meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45425
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45431 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=17.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.8meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45431
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45432 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=17.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.8meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45432
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45435 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.68990meg
R101 16 GND 0.37071meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=17.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.8meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45435
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45442 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.4meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45442
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45445 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.524860meg
R101 16 GND 0.35749meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=19meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.4meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45445
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45451 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=20meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.2meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45451
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45452 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=20meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.2meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45452
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45455 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.36913meg
R101 16 GND 0.34516meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=20meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.2meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45455
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45461 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=21meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.9meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45461
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45462 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=21meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.9meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45462
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45465 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.22193meg
R101 16 GND 0.33362meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=21meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.9meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45465
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45472 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=22meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.6meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45472
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45475 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 5.08259meg
R101 16 GND 0.32281meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=22meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.6meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45475
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/21/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45481 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=23.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.3meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45481
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45482 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=23.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.3meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45482
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD45xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd45485 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 4.95050meg
R101 16 GND 0.31266meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout VOUT 334 GND GND NMOS3 l=10u w=3004u
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.96u Rs=250k)
.model DZ3 D(Is=1u Rs=23.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=6.3meg ron=15meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd45485
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46231 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=5.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.9meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46231
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46232 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=5.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.9meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46232
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46235 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 14.13428meg
R101 16 GND 1.25034meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=5.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.9meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46235
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46241 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=6.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.4meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46241
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46242 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=6.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.4meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46242
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46245 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 13.15789meg
R101 16 GND 1.12782meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=6.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5.4meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46245
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46251 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=7.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46251
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46252 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=7.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46252
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46255 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 12.30769meg
R101 16 GND 1.02564meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=7.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=5meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46255
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46261 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46261
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46262 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46262
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46265 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 11.56069meg
R101 16 GND 0.93931meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=2652u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46265
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46271 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=10.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.1meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46271
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46272 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=10.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.1meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46272
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46275 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.89918meg
R101 16 GND 0.86552meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=10.3meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=4.1meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46275
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46281 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=11.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46281
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46282 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=11.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46282
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46285 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 10.30928meg
R101 16 GND 0.80183meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=11.5meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.6meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46285
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46291 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.77995meg
R101 16 GND 0.74636meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=12.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.2meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46291
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46292 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.77995meg
R101 16 GND 0.74636meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=12.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.2meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46292
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46295 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.77995meg
R101 16 GND 0.74636meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=12.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=3.2meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46295
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46301 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=13.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.7meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46301
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46302 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=13.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.7meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46302
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46305 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 9.302338meg
R101 16 GND 0.69767meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=13.9meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.7meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46305
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46311 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=15.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.3meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46311
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46312 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=15.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.3meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46312
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46315 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.86918meg
R101 16 GND 0.65463meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.84u Rs=250k)
.model DZ3 D(Is=1u Rs=15.1meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=2.3meg ron=8meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46315
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46321 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=14meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46321
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46322 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=14meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46322
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46325 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.47458meg
R101 16 GND 0.61633meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=14meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=8meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46325
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx1 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/22/09: Modified by Ryan Ordiales, Enrico T. Felicilda. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46331 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 14.82n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=49.9u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=15.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.28meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46331
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx2 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46332 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 28.85n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.3u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=15.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.28meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46332
*$

***************
*[Disclaimer]
* This model file is made by typical data, 
* and the manufacturing dispersions are not included.
* Moreover, it does not guarantee all of the simulation
* result of execution by using this. 
* This model is being supplied as a aid to confirm the validity of
* a design approach and help to select surrounding component values
* While it reflects reasonably close to similarity to the actual
* device in terms of performance, it is not suggested as a
* replacement for breadboarding.
* Simulation should be used as a forerunner or a supplement
* to a traditional lab testing.
*
*[Copyright]
*Copyright 2010 ROHM Co., Ltd.
*
*[Component] BD46xx5 series
*
*[Manufacturer] ROHM Co., Ltd.
*
***************

* 

***************VERSION HYSTORY***************
*1.0 - 06/26/09:  Created by Ryan Ordiales from indications of Sho Sai
*1.1 - 10/23/09: Modified by Ryan Ordiales. Removed all connection to 0
* and connected to GND. Created GND pin to comp1, comp2 and comp3
* subcircuit. Removed connection to "Global 0".
*$
.subckt bd46335 VOUT VDD ER GND 
***************VDET, Hysteresis and Release Block***************
Cct CT GND 7.21n
X1 11 10 702 29 GND comp2
Vref 10 GND 1
R1b 29 11 20meg
R100 11 16 8.11359meg
R101 16 GND 0.58206meg
M3 16 18 GND GND NMOS2 l=1u w=1000u
.MODEL NMOS2 NMOS (level=1 vto=.1)
.MODEL PMOS1 PMOS (level=1)
.MODEL NMOS1 NMOS (level=1)
***************TPLH delay block***************
M7 CT 18 GND GND NMOS22 l=1u w=10000u
.MODEL NMOS22 NMOS (level=1 vto=0)
Rct 29 CT 10meg
****VCTH circuit****
Rdet1 29 19 10meg
Rdet2 19 GND 10meg
***************TPHL delay block***************
X52 CT 19 20 29 GND comp1
T1 20 GND 222 GND Z0=1meg TD=53.0u
R500 222 GND 1meg
E500 333 GND poly(2) 20 GND 222 GND 0 0 0 0 2
***************ER block***************
X700 ER 700 701 GND comp3
V700 700 GND 1.43
R700 701 GND 100k
E502 18 GND poly(2) 701 GND 702 GND 0 1 1 0 -0.2
Rercc ER GND 2meg
***************driver stage block***************
Mdrv 29 333 334 GND NMOS10 l=1u w=8000u
Rdrv 334 GND 100k
.MODEL NMOS10 NMOS (level=1 vto=0)
***************Open drain NMOS output block***************
Mout1 VOUT 334 GND GND NMOS3 l=10u w=3004u
Mout2 VOUT 334 VDD VDD PMOS3 l=10u w=509.40u
.MODEL PMOS3 PMOS (level=1 vto=-.5)
.MODEL NMOS3 NMOS (level=1 vto=.5)
**circuit current
M1cc 65 65 VDD VDD PMOS10 l=10u w=100u
R2cc VDD 65 10meg
D1cc GND 65 DZ2
D2cc 65 66 DZ3
.model DZ2 D(Is=0.94u Rs=250k)
.model DZ3 D(Is=1u Rs=15.7meg)
.MODEL PMOS10 PMOS (level=1 vto=-0.9)
.model SWVCR VSWITCH roff=7.28meg ron=20meg
S12 66 67 334 GND SWVCR
R67 67 GND 1
Evdd 29 GND VDD GND 1
***************comp1 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp1 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 10k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M4 18 13 17 17 PMOS2 l=.6u w=8000u
Rpd 18 GND 30k
***vto is set for the computation of VOLP=0.7V
***gate voltage swings from -0.5V to 10V
.MODEL PMOS2 PMOS (level=1 vto=-1.476)
.ends comp1
*$
***************comp2 block***************
*                      VDD
*                   out |
*                in2 |  |
*             in1 |  |  |
*              |  |  |  |
.subckt comp2 11 10 18 17 GND
.model DZ D(Is=0.05n rs=0.001 bv=10 Ibv=1)
E1 12 GND 11 10 100k
R1 12 13 100k
C1 13 GND 100p
D1 GND 13 DZ
M6 18 13 17 17 PMOS20 l=1u w=10000u
.MODEL PMOS20 PMOS (level=1 vto=0)
Rpd 18 GND 30k
.ends comp2
*$
***************comp3 block***************
*                out
*             inn |  
*           inp | |  
*             | | |  
.subckt comp3 1 2 4 GND
.model DZ D(Is=.05u Rs=0.001 bv=5 Ibv=1)
E1 3 GND 1 2 100k
R1 3 4 100k
C1 4 GND 10p
D1 GND 4 DZ
.ends comp3
*$
.ends bd46335
*$

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6210F
		* node    pin   *
		*  1   -  OUT1  *
		*  2   -  VCC   *
		*  3   -  VCC   *
		*  4   -  FIN   *
		*  5   -  RIN   *
		*  6   -  VREF  *
		*  7   -  OUT2  *
		*  8   -  GND   *
.subckt bd6210f 1 2 3 4 5 6 7 8

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-2.3)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=14.3)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=14.3)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 61 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 61 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 3 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 3 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 3 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 3 0 18 0 0 0 0 0 0.3
M1 39 50 1 3 PMOS2 l=1u w=14250u
M2 1 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 7 3 PMOS2 l=1u w=14250u
M4 7 53 42 0 NMOS2 l=1u w=14250u
R9 3 39 .001
R10 42 8 .001
D8 1 39 DX2
D9 42 1 DX2
D10 7 39 DX2
D11 42 7 DX2
Vlogic 23 0 5
X1 3 6 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 3 100 comp
V34 77 0 13.6
R77 77 34 2k
R34 34 78 2k
R78 78 0 317.460317
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 3 37 comp
V36 74 0 4.6
R74 74 36 2k
R36 36 75 2k
R75 75 0 380.95238
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 3 39 0 1
Vocp 95 0 0.6m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 3 86 65 3 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 3 0 0 0 0 0 0.2
M42 3 26 68 3 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 4 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 4 0 100k
Dfin1 0 4 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 6 72 comp
E103 103 0 poly(1) 3 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 6 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 6 0 v15 1

.ends bd6210f

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6210HFP
		* node     pin  *
		*  1   -   VREF *
		*  2   -   OUT1 *
		*  3   -   FIN  *
		*  4   -   GND  *
		*  5   -   RIN  *
		*  6   -   OUT2 *
		*  7   -   VCC  *
.subckt bd6210hfp 1 2 3 4 5 6 7

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-2.3)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=14.3)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=14.3)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 8 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 8 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 7 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 7 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 7 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 7 0 18 0 0 0 0 0 0.3
M1 39 50 2 7 PMOS2 l=1u w=14250u
M2 2 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 6 7 PMOS2 l=1u w=14250u
M4 6 53 42 0 NMOS2 l=1u w=14250u
R9 7 39 .001
R10 42 4 .001
D8 2 39 DX2
D9 42 2 DX2
D10 6 39 DX2
D11 42 6 DX2
Vlogic 23 0 5
X1 7 1 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 7 100 comp
V34 77 0 13.6
R77 77 34 2k
R34 34 78 2k
R78 78 0 317.460317
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 7 37 comp
V36 74 0 4.6
R74 74 36 2k
R36 36 75 2k
R75 75 0 380.95238
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 7 39 0 1
Vocp 95 0 0.6m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 7 86 65 7 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 7 0 0 0 0 0 0.2
M42 7 26 68 7 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 3 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 3 0 100k
Dfin1 0 3 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 1 72 comp
E103 103 0 poly(1) 7 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 1 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 1 0 v15 1

.ends bd6210hfp

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6211F
		* node    pin   *
		*  1   -  OUT1  *
		*  2   -  VCC   *
		*  3   -  VCC   *
		*  4   -  FIN   *
		*  5   -  RIN   *
		*  6   -  VREF  *
		*  7   -  OUT2  *
		*  8   -  GND   *
.subckt bd6211f 1 2 3 4 5 6 7 8

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-2.3)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=14.3)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=14.3)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 61 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 61 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 3 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 3 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 3 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 3 0 18 0 0 0 0 0 0.3
M1 39 50 1 3 PMOS2 l=1u w=14250u
M2 1 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 7 3 PMOS2 l=1u w=14250u
M4 7 53 42 0 NMOS2 l=1u w=14250u
R9 3 39 .001
R10 42 8 .001
D8 1 39 DX2
D9 42 1 DX2
D10 7 39 DX2
D11 42 7 DX2
Vlogic 23 0 5
X1 3 6 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 3 100 comp
V34 77 0 13.6
R77 77 34 2k
R34 34 78 2k
R78 78 0 317.460317
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 3 37 comp
V36 74 0 4.6
R74 74 36 2k
R36 36 75 2k
R75 75 0 380.95238
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 3 39 0 1
Vocp 95 0 1.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 3 86 65 3 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 3 0 0 0 0 0 0.2
M42 3 26 68 3 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 4 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 4 0 100k
Dfin1 0 4 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 6 72 comp
E103 103 0 poly(1) 3 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 6 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 6 0 v15 1

.ends bd6211f

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6211HFP
		* node     pin  *
		*  1   -   VREF *
		*  2   -   OUT1 *
		*  3   -   FIN  *
		*  4   -   GND  *
		*  5   -   RIN  *
		*  6   -   OUT2 *
		*  7   -   VCC  *
.subckt bd6211hfp 1 2 3 4 5 6 7

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-2.3)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=14.3)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=14.3)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 8 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 8 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 7 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 7 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 7 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 7 0 18 0 0 0 0 0 0.3
M1 39 50 2 7 PMOS2 l=1u w=14250u
M2 2 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 6 7 PMOS2 l=1u w=14250u
M4 6 53 42 0 NMOS2 l=1u w=14250u
R9 7 39 .001
R10 42 4 .001
D8 2 39 DX2
D9 42 2 DX2
D10 6 39 DX2
D11 42 6 DX2
Vlogic 23 0 5
X1 7 1 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 7 100 comp
V34 77 0 13.6
R77 77 34 2k
R34 34 78 2k
R78 78 0 317.460317
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 7 37 comp
V36 74 0 4.6
R74 74 36 2k
R36 36 75 2k
R75 75 0 380.95238
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 7 39 0 1
Vocp 95 0 1.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 7 86 65 7 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 7 0 0 0 0 0 0.2
M42 7 26 68 7 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 3 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 3 0 100k
Dfin1 0 3 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 1 72 comp
E103 103 0 poly(1) 7 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 1 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 1 0 v15 1

.ends bd6211hfp

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6212FP
		* node     pin  *
		*  1   -   OUT1 *
		*  2   -   OUT1 *
		*  6   -   GND  *
		*  7   -   RNF  *
		*  8   -   RNF  *
		*  12  -   OUT2 *
		*  13  -   OUT2 *
		*  17  -   VREF *
		*  19  -   RIN  *
		*  20  -   FIN  *
		*  21  -   VCC  *
		*  22  -   VCC  *
		*  23  -   VCC  *
.subckt bd6212fp 1 2 6 7 8 12 13 17 19 20 21 22 23

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-2.3)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=14.3)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=14.3)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 98 inv
X5 63 24 97 and
X6 25 11 98 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 97 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 61 and
X20 25 10 98 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 61 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 22 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 22 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 22 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 22 0 18 0 0 0 0 0 0.3
M1 39 50 2 22 PMOS2 l=1u w=14250u
M2 2 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 12 22 PMOS2 l=1u w=14250u
M4 12 53 42 0 NMOS2 l=1u w=14250u
R9 22 39 .001
R10 42 6 .001
D8 2 39 DX2
D9 42 2 DX2
D10 12 39 DX2
D11 42 12 DX2
Vlogic 99 0 5
X1 22 17 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 99 33 93 99 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 99 31 1u
D7 31 0 DX
X9 34 22 100 comp
V34 77 0 13.6
R77 77 34 2k
R34 34 78 2k
R78 78 0 317.460317
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 99 100 35 99 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 22 37 comp
V36 74 0 4.6
R74 74 36 2k
R36 36 75 2k
R75 75 0 380.95238
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 99 37 76 99 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 22 39 0 1
Vocp 95 0 2.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 99 54 82 99 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 22 86 65 22 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 98 0 22 0 0 0 0 0 0.2
M42 22 26 68 22 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 20 101 comp
Mfi 99 101 59 99 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 19 102 comp
Mri 99 102 63 99 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 20 0 100k
Dfin1 0 20 DZ7
Rrin1 19 0 100k
Drin1 0 19 DZ7
Xref 103 17 72 comp
E103 103 0 poly(1) 22 0 0 1.3
M43 99 72 73 99 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 17 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 17 0 v15 1

.ends bd6212fp

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6212HFP
		* node     pin  *
		*  1   -   VREF *
		*  2   -   OUT1 *
		*  3   -   FIN  *
		*  4   -   GND  *
		*  5   -   RIN  *
		*  6   -   OUT2 *
		*  7   -   VCC  *
.subckt bd6212hfp 1 2 3 4 5 6 7

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-2.3)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=14.3)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=14.3)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 8 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 8 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 7 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 7 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 7 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 7 0 18 0 0 0 0 0 0.3
M1 39 50 2 7 PMOS2 l=1u w=14250u
M2 2 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 6 7 PMOS2 l=1u w=14250u
M4 6 53 42 0 NMOS2 l=1u w=14250u
R9 7 39 .001
R10 42 4 .001
D8 2 39 DX2
D9 42 2 DX2
D10 6 39 DX2
D11 42 6 DX2
Vlogic 23 0 5
X1 7 1 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 7 100 comp
V34 77 0 13.6
R77 77 34 2k
R34 34 78 2k
R78 78 0 317.460
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 7 37 comp
V36 74 0 4.6
R74 74 36 2k
R36 36 75 2k
R75 75 0 380.95238
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 7 39 0 1
Vocp 95 0 2.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 7 86 65 7 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 7 0 0 0 0 0 0.2
M42 7 26 68 7 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 3 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 3 0 100k
Dfin1 0 3 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 1 72 comp
E103 103 0 poly(1) 7 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 1 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 1 0 v15 1

.ends bd6212hfp

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6220F
		* node    pin   *
		*  1   -  OUT1  *
		*  2   -  VCC   *
		*  3   -  VCC   *
		*  4   -  FIN   *
		*  5   -  RIN   *
		*  6   -  VREF  *
		*  7   -  OUT2  *
		*  8   -  GND   *
.subckt bd6220f 1 2 3 4 5 6 7 8

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-5.5)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=37)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=37)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 61 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 61 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 3 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 3 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 3 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 3 0 18 0 0 0 0 0 0.3
M1 39 50 1 3 PMOS2 l=1u w=14250u
M2 1 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 7 3 PMOS2 l=1u w=14250u
M4 7 53 42 0 NMOS2 l=1u w=14250u
R9 3 39 .001
R10 42 8 .001
D8 1 39 DX2
D9 42 1 DX2
D10 7 39 DX2
D11 42 7 DX2
Vlogic 23 0 5
X1 3 6 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 3 100 comp
V34 77 0 50
R77 77 34 2k
R34 34 78 2k
R78 78 0 1k
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 3 37 comp
V36 74 0 10
R74 74 36 2k
R36 36 75 2k
R75 75 0 444.4444
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 3 39 0 1
Vocp 95 0 0.6m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 3 86 65 3 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 3 0 0 0 0 0 0.2
M42 3 26 68 3 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 4 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 4 0 100k
Dfin1 0 4 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 6 72 comp
E103 103 0 poly(1) 3 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 6 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 6 0 v15 1

.ends bd6220f

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6221F
		* node    pin   *
		*  1   -  OUT1  *
		*  2   -  VCC   *
		*  3   -  VCC   *
		*  4   -  FIN   *
		*  5   -  RIN   *
		*  6   -  VREF  *
		*  7   -  OUT2  *
		*  8   -  GND   *
.subckt bd6221f 1 2 3 4 5 6 7 8

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-5.5)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=37)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=37)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 61 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 61 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 3 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 3 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 3 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 3 0 18 0 0 0 0 0 0.3
M1 39 50 1 3 PMOS2 l=1u w=14250u
M2 1 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 7 3 PMOS2 l=1u w=14250u
M4 7 53 42 0 NMOS2 l=1u w=14250u
R9 3 39 .001
R10 42 8 .001
D8 1 39 DX2
D9 42 1 DX2
D10 7 39 DX2
D11 42 7 DX2
Vlogic 23 0 5
X1 3 6 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 3 100 comp
V34 77 0 50
R77 77 34 2k
R34 34 78 2k
R78 78 0 1k
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 3 37 comp
V36 74 0 10
R74 74 36 2k
R36 36 75 2k
R75 75 0 444.4444
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 3 39 0 1
Vocp 95 0 1.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 3 86 65 3 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 3 0 0 0 0 0 0.2
M42 3 26 68 3 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 4 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 4 0 100k
Dfin1 0 4 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 6 72 comp
E103 103 0 poly(1) 3 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 6 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 6 0 v15 1

.ends bd6221f

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6222FP
		* node     pin  *
		*  1   -   OUT1 *
		*  2   -   OUT1 *
		*  6   -   GND  *
		*  7   -   RNF  *
		*  8   -   RNF  *
		*  12  -   OUT2 *
		*  13  -   OUT2 *
		*  17  -   VREF *
		*  19  -   RIN  *
		*  20  -   FIN  *
		*  21  -   VCC  *
		*  22  -   VCC  *
		*  23  -   VCC  *
.subckt bd6222fp 1 2 6 7 8 12 13 17 19 20 21 22 23

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-5.5)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=37)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=37)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 98 inv
X5 63 24 97 and
X6 25 11 98 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 97 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 61 and
X20 25 10 98 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 61 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 22 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 22 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 22 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 22 0 18 0 0 0 0 0 0.3
M1 39 50 2 22 PMOS2 l=1u w=14250u
M2 2 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 12 22 PMOS2 l=1u w=14250u
M4 12 53 42 0 NMOS2 l=1u w=14250u
R9 22 39 .001
R10 42 6 .001
D8 2 39 DX2
D9 42 2 DX2
D10 12 39 DX2
D11 42 12 DX2
Vlogic 99 0 5
X1 22 17 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 99 33 93 99 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 99 31 1u
D7 31 0 DX
X9 34 22 100 comp
V34 77 0 50
R77 77 34 2k
R34 34 78 2k
R78 78 0 1k
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 99 100 35 99 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 22 37 comp
V36 74 0 10
R74 74 36 2k
R36 36 75 2k
R75 75 0 444.4444
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 99 37 76 99 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 22 39 0 1
Vocp 95 0 2.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 99 54 82 99 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 22 86 65 22 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 98 0 22 0 0 0 0 0 0.2
M42 22 26 68 22 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 20 101 comp
Mfi 99 101 59 99 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 19 102 comp
Mri 99 102 63 99 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 20 0 100k
Dfin1 0 20 DZ7
Rrin1 19 0 100k
Drin1 0 19 DZ7
Xref 103 17 72 comp
E103 103 0 poly(1) 22 0 0 1.3
M43 99 72 73 99 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 17 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 17 0 v15 1

.ends bd6222fp

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6222HFP
		* node     pin  *
		*  1   -   VREF *
		*  2   -   OUT1 *
		*  3   -   FIN  *
		*  4   -   GND  *
		*  5   -   RIN  *
		*  6   -   OUT2 *
		*  7   -   VCC  *
.subckt bd6222hfp 1 2 3 4 5 6 7

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-5.5)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=37)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=37)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 8 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 8 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 7 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 7 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 7 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 7 0 18 0 0 0 0 0 0.3
M1 39 50 2 7 PMOS2 l=1u w=14250u
M2 2 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 6 7 PMOS2 l=1u w=14250u
M4 6 53 42 0 NMOS2 l=1u w=14250u
R9 7 39 .001
R10 42 4 .001
D8 2 39 DX2
D9 42 2 DX2
D10 6 39 DX2
D11 42 6 DX2
Vlogic 23 0 5
X1 7 1 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 7 100 comp
V34 77 0 50
R77 77 34 2k
R34 34 78 2k
R78 78 0 1k
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 7 37 comp
V36 74 0 10
R74 74 36 2k
R36 36 75 2k
R75 75 0 444.4444
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 7 39 0 1
Vocp 95 0 2.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 7 86 65 7 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 7 0 0 0 0 0 0.2
M42 7 26 68 7 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 3 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 3 0 100k
Dfin1 0 3 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 1 72 comp
E103 103 0 poly(1) 7 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 1 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 1 0 v15 1

.ends bd6222hfp

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6230F
		* node    pin   *
		*  1   -  OUT1  *
		*  2   -  VCC   *
		*  3   -  VCC   *
		*  4   -  FIN   *
		*  5   -  RIN   *
		*  6   -  VREF  *
		*  7   -  OUT2  *
		*  8   -  GND   *
.subckt bd6230f 1 2 3 4 5 6 7 8

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-5.5)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=54)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=54)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 61 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 61 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 3 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 3 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 3 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 3 0 18 0 0 0 0 0 0.3
M1 39 50 1 3 PMOS2 l=1u w=14250u
M2 1 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 7 3 PMOS2 l=1u w=14250u
M4 7 53 42 0 NMOS2 l=1u w=14250u
R9 3 39 .001
R10 42 8 .001
D8 1 39 DX2
D9 42 1 DX2
D10 7 39 DX2
D11 42 7 DX2
Vlogic 23 0 5
X1 3 6 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 3 100 comp
V34 77 0 80
R77 77 34 2k
R34 34 78 2k
R78 78 0 571.4286
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 3 37 comp
V36 74 0 10
R74 74 36 2k
R36 36 75 2k
R75 75 0 444.4444
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 3 39 0 1
Vocp 95 0 0.6m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 3 86 65 3 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 3 0 0 0 0 0 0.2
M42 3 26 68 3 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 4 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 4 0 100k
Dfin1 0 4 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 6 72 comp
E103 103 0 poly(1) 3 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 6 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 6 0 v15 1

.ends bd6230f

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6231F
		* node    pin   *
		*  1   -  OUT1  *
		*  2   -  VCC   *
		*  3   -  VCC   *
		*  4   -  FIN   *
		*  5   -  RIN   *
		*  6   -  VREF  *
		*  7   -  OUT2  *
		*  8   -  GND   *
.subckt bd6231f 1 2 3 4 5 6 7 8

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-5.5)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=54)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=54)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 61 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 61 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 3 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 3 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 3 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 3 0 18 0 0 0 0 0 0.3
M1 39 50 1 3 PMOS2 l=1u w=14250u
M2 1 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 7 3 PMOS2 l=1u w=14250u
M4 7 53 42 0 NMOS2 l=1u w=14250u
R9 3 39 .001
R10 42 8 .001
D8 1 39 DX2
D9 42 1 DX2
D10 7 39 DX2
D11 42 7 DX2
Vlogic 23 0 5
X1 3 6 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 3 100 comp
V34 77 0 80
R77 77 34 2k
R34 34 78 2k
R78 78 0 571.4286
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 3 37 comp
V36 74 0 10
R74 74 36 2k
R36 36 75 2k
R75 75 0 444.4444
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 3 39 0 1
Vocp 95 0 1.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 3 86 65 3 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 3 0 0 0 0 0 0.2
M42 3 26 68 3 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 4 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 4 0 100k
Dfin1 0 4 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 6 72 comp
E103 103 0 poly(1) 3 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 6 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 6 0 v15 1

.ends bd6231f

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6231HFP
		* node     pin  *
		*  1   -   VREF *
		*  2   -   OUT1 *
		*  3   -   FIN  *
		*  4   -   GND  *
		*  5   -   RIN  *
		*  6   -   OUT2 *
		*  7   -   VCC  *
.subckt bd6231hfp 1 2 3 4 5 6 7

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-5.5)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=54)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=54)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 8 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 8 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 7 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 7 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 7 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 7 0 18 0 0 0 0 0 0.3
M1 39 50 2 7 PMOS2 l=1u w=14250u
M2 2 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 6 7 PMOS2 l=1u w=14250u
M4 6 53 42 0 NMOS2 l=1u w=14250u
R9 7 39 .001
R10 42 4 .001
D8 2 39 DX2
D9 42 2 DX2
D10 6 39 DX2
D11 42 6 DX2
Vlogic 23 0 5
X1 7 1 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 7 100 comp
V34 77 0 80
R77 77 34 2k
R34 34 78 2k
R78 78 0 571.4286
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 7 37 comp
V36 74 0 10
R74 74 36 2k
R36 36 75 2k
R75 75 0 444.4444
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 7 39 0 1
Vocp 95 0 1.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 7 86 65 7 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 7 0 0 0 0 0 0.2
M42 7 26 68 7 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 3 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 3 0 100k
Dfin1 0 3 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 1 72 comp
E103 103 0 poly(1) 7 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 1 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 1 0 v15 1

.ends bd6231hfp

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6232FP
		* node     pin  *
		*  1   -   OUT1 *
		*  2   -   OUT1 *
		*  6   -   GND  *
		*  7   -   RNF  *
		*  8   -   RNF  *
		*  12  -   OUT2 *
		*  13  -   OUT2 *
		*  17  -   VREF *
		*  19  -   RIN  *
		*  20  -   FIN  *
		*  21  -   VCC  *
		*  22  -   VCC  *
		*  23  -   VCC  *
.subckt bd6232fp 1 2 6 7 8 12 13 17 19 20 21 22 23

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-5.5)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=54)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=54)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 98 inv
X5 63 24 97 and
X6 25 11 98 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 97 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 61 and
X20 25 10 98 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 61 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 22 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 22 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 22 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 22 0 18 0 0 0 0 0 0.3
M1 39 50 2 22 PMOS2 l=1u w=14250u
M2 2 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 12 22 PMOS2 l=1u w=14250u
M4 12 53 42 0 NMOS2 l=1u w=14250u
R9 22 39 .001
R10 42 6 .001
D8 2 39 DX2
D9 42 2 DX2
D10 12 39 DX2
D11 42 12 DX2
Vlogic 99 0 5
X1 22 17 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 99 33 93 99 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 99 31 1u
D7 31 0 DX
X9 34 22 100 comp
V34 77 0 80
R77 77 34 2k
R34 34 78 2k
R78 78 0 571.4286
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 99 100 35 99 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 22 37 comp
V36 74 0 10
R74 74 36 2k
R36 36 75 2k
R75 75 0 444.4444
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 99 37 76 99 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 22 39 0 1
Vocp 95 0 2.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 99 54 82 99 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 22 86 65 22 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 98 0 22 0 0 0 0 0 0.2
M42 22 26 68 22 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 20 101 comp
Mfi 99 101 59 99 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 19 102 comp
Mri 99 102 63 99 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 20 0 100k
Dfin1 0 20 DZ7
Rrin1 19 0 100k
Drin1 0 19 DZ7
Xref 103 17 72 comp
E103 103 0 poly(1) 22 0 0 1.3
M43 99 72 73 99 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 17 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 17 0 v15 1

.ends bd6232fp

************************************************************
* NOTICE:
*   This model file is made by typical data, 
*   and the manufacturing dispersions are not included.
*   Moreover, it does not guarantee all of the simulation
*   result of execution by using this. 
*   (C) ROHM Co.,Ltd.
************************************************************

		* BD6232HFP
		* node     pin  *
		*  1   -   VREF *
		*  2   -   OUT1 *
		*  3   -   FIN  *
		*  4   -   GND  *
		*  5   -   RIN  *
		*  6   -   OUT2 *
		*  7   -   VCC  *
.subckt bd6232hfp 1 2 3 4 5 6 7

.subckt osc 6 8 7
.model DZ D(Is=.05p Rs=0.001 bv=5 Ibv=1)
.MODEL NMOS1 NMOS(vto=1)
.MODEL PMOS1 PMOS (vto=-1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 10p
D1 0 4 DZ
V2 5 0 pulse (0 1 0 20u 20u 10n 40u)
E2 1 0 poly(2) 5 0 6 0 0 0 0 0 1
X2 4 7 inv
M1 8 16 2 8 PMOS1 l=1u w=10000u
M2 2 10 9 0 NMOS1 l=1u w=10000u
V3 9 0 1.5
X3 9 8 10 comp
X4 8 12 11 comp
M3 6 17 2 0 NMOS1 l=1u w=10000u
E6 12 0 poly(1) 6 0 -1 1
V4 13 0 5
M4 14 10 0 0 NMOS1 l=1u w=10000u
M5 14 11 0 0 NMOS1 l=1u w=10000u
R3 13 14 100k
X1 14 15 inv
E7 16 0 poly(2) 15 0 8 0 0 0 0 0 0.25
E8 17 0 poly(2) 11 0 6 0 0 0 0 0 1
.ends osc

.subckt comp 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 10k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp

.subckt comp2 1 2 4
.model DZ D(Is=0.05n Rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 .13u
D1 0 4 DZ
.ends comp2

.subckt comp3 1 2 4
.model DZ D(Is=.05n Rs=0.00001 bv=5 Ibv=1)
E1 3 0 1 2 100Meg
R1 3 4 1Meg
C1 4 0 10p
D1 0 4 DZ
.ends comp3

.subckt comp4 1 2 4
.model DZ D(Is=0.05n rs=0.001 bv=5 Ibv=1)
E1 3 0 1 2 100k
R1 3 4 100k
C1 4 0 100p
D1 0 4 DZ
.ends comp4

.subckt or 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 10 10
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 1000
D3 0 10 DZ
Vth 7 0 1
.ends or

.subckt or4 1 2 3 4 5
X1 1 2 6 or
X2 3 4 7 or
X3 6 7 5 or
.ends or4

.subckt and 1 5 10
.model DZ D(Is=.000005u Rs=0 bv=5 Ibv=1)
E1 3 0 1 7 10
E2 4 0 5 7 10
E3 6 0 poly(2) 8 0 9 0 0 0 0 0 1
R1 3 8 1000
C1 8 0 10p
R2 4 9 1000
C2 9 0 10p
D1 0 8 DZ
D2 0 9 DZ
R3 6 10 100k
D3 0 10 DZ
Vth 7 0 1
.ends and

.subckt inv 1 2
.model DZ D(Is=.05n Rs=.00001 bv=5 Ibv=1)
E1 3 0 4 1 100k
R1 3 2 1000k
C1 2 0 10f
D1 0 2 DZ
V1 4 0 1
.ends inv


.MODEL PMOS2 PMOS (level=1 vto=-1)
.MODEL NMOS2 NMOS (level=1 vto=1)
.MODEL PMOS3 PMOS (level=1 vto=-5.5)
.model DX D(IS=1E-18)
.model DX2 D(IS=0.02E-12)
.model DZ2 D(Is=0.5m Rs=0.0001 bv=54)
.model DZ3 D(Is=0.5m Rs=28.142k bv=0)
.model DZ4 D(Is=100n Rs=.01)
.model DZ5 D(Is=100n Rs=0.0001 bv=54)
.model DZ6 D(Is=10n Rs=0.01 bv=5)
.model DZ7 D(Is=.1n Rs=88500 bv=5)

X4 59 63 25 and
X2 59 0 10 comp2
X3 63 0 11 comp2
X7 10 11 26 or
X32 26 12 inv
X5 63 24 8 and
X6 25 11 12 46 90 or4
M10 11 59 0 0 NMOS2 l=1u w=10000u
X8 25 55 14 or
M17 14 46 0 0 NMOS2 l=1u w=10000u
Rd2 8 55 1800000
Cd2 55 0 0.8p
M51 55 59 0 0 NMOS2 l=1u w=10000u
X21 59 24 17 and
X20 25 10 12 46 16 or4
M11 10 63 0 0 NMOS2 l=1u w=10000u
X22 25 60 18 or
M26 18 46 0 0 NMOS2 l=1u w=10000u
Rd4 17 60 1800000
Cd4 60 0 0.8p
M52 60 63 0 0 NMOS2 l=1u w=10000u
C5 25 0 10p
E6 50 0 poly(2) 7 0 90 0 0 0 0 0 0.3
E7 51 0 poly(2) 7 0 14 0 0 0 0 0 0.3
E8 52 0 poly(2) 7 0 16 0 0 0 0 0 0.3
E9 53 0 poly(2) 7 0 18 0 0 0 0 0 0.3
M1 39 50 2 7 PMOS2 l=1u w=14250u
M2 2 51 42 0 NMOS2 l=1u w=14250u
M3 39 52 6 7 PMOS2 l=1u w=14250u
M4 6 53 42 0 NMOS2 l=1u w=14250u
R9 7 39 .001
R10 42 4 .001
D8 2 39 DX2
D9 42 2 DX2
D10 6 39 DX2
D11 42 6 DX2
Vlogic 23 0 5
X1 7 1 24 osc
X12 32 31 33 comp3
Vtsd 91 0 937.25m
Rts1 91 32 1k
Rts2 32 92 1k
Rts3 92 0 220
Mts1 92 93 0 0 NMOS2 l=10u w=10000u
Mts2 23 33 93 23 PMOS2 l=1u w=10000u
Rts4 93 0 1Meg
itsd 23 31 1u
D7 31 0 DX
X9 34 7 100 comp
V34 77 0 80
R77 77 34 2k
R34 34 78 2k
R78 78 0 571.4286
M27 78 35 0 0 NMOS2 l=10u w=10000u
Mov 23 100 35 23 PMOS2 l=1u w=10000u
Rov 35 0 100k
Xuvlo 36 7 37 comp
V36 74 0 10
R74 74 36 2k
R36 36 75 2k
R75 75 0 444.4444
M28 75 76 0 0 NMOS2 l=10u w=10000u
Muv 23 37 76 23 PMOS2 l=1u w=100u
Ruv 76 0 100k
E11 94 0 poly(1) 7 39 0 1
Vocp 95 0 2.1m
Xocp1 94 95 41 comp4
Xocp2 42 95 44 comp4
X28 41 44 83 or
X29 83 48 inv
R79 83 79 1Meg
C79 79 0 38p
M35 79 48 0 0 NMOS2 l=10u w=10000u
R81 82 57 1000
C81 57 0 1210n
M36 57 54 0 0 NMOS2 l=1u w=10000u
Mocp3 23 54 82 23 PMOS2 l=1u w=10000u
Rocp3 82 0 1Meg
X24 56 79 700 or
X25 700 54 inv
X26 54 57 9 or
X27 9 56 inv
.ic V(56)=0
.ic V(57)=0
X23 35 37 33 56 46 or4
M41 7 86 65 7 PMOS3 l=1u w=10000u
D1 0 65 DZ2
D2 65 0 DZ3
E41 86 0 poly(2) 12 0 7 0 0 0 0 0 0.2
M42 7 26 68 7 PMOS2 l=1u w=10000u
D3 0 68 DZ5
Vth 87 0 2.4
Rt1 87 58 2k
Rt2 58 88 1k
Rt3 88 0 9k
Mt1 88 59 0 0 NMOS2 l=1u w=10000u
X10 58 3 101 comp
Mfi 23 101 59 23 PMOS2 l=1u w=10000u
Rfi 59 0 100k
Rt4 87 62 2k
Rt5 62 89 1k
Rt6 89 0 9k
Mt2 89 63 0 0 NMOS2 l=1u w=10000u
X11 62 5 102 comp
Mri 23 102 63 23 PMOS2 l=1u w=10000u
Rri 63 0 100k
Rfin1 3 0 100k
Dfin1 0 3 DZ7
Rrin1 5 0 100k
Drin1 0 5 DZ7
Xref 103 1 72 comp
E103 103 0 poly(1) 7 0 0 1.3
M43 23 72 73 23 PMOS2 l=1u w=10000u
R103 73 0 100k
E15 104 0 poly(2) 73 0 1 103 0 0 0 0 1
V15 104 105 0
D4 0 105 DZ6
F1 1 0 v15 1

.ends bd6232hfp

