0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/i9481/Desktop/FPGA/ALU/ALU.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/i9481/Desktop/FPGA/ALU/ALU.srcs/sim_1/new/ALU_tb.v,1494809020,verilog,,,,ALU_tb,,,,,,,,
C:/Users/i9481/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v,1494807898,verilog,,,,ALU,,,,,,,,
