Target Part: M1A3P1000L_FBGA484_STD
Report for cell transceiver_integration.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    18      1.0       18.0
              AND3    36      1.0       36.0
               AO1    29      1.0       29.0
              AO1A    26      1.0       26.0
              AO1B     4      1.0        4.0
              AO1C     3      1.0        3.0
              AO1D     3      1.0        3.0
              AOI1     5      1.0        5.0
             AOI1B    11      1.0       11.0
              AX1A     1      1.0        1.0
              AX1C    10      1.0       10.0
              AX1E     1      1.0        1.0
             AXOI7     1      1.0        1.0
            CLKINT     5      0.0        0.0
               GND     9      0.0        0.0
               INV     1      1.0        1.0
               MX2    31      1.0       31.0
              MX2A     1      1.0        1.0
              MX2C     1      1.0        1.0
              NOR2    50      1.0       50.0
             NOR2A    82      1.0       82.0
             NOR2B   100      1.0      100.0
              NOR3    18      1.0       18.0
             NOR3A    30      1.0       30.0
             NOR3B    37      1.0       37.0
             NOR3C    39      1.0       39.0
               OA1    23      1.0       23.0
              OA1A    10      1.0       10.0
              OA1B    11      1.0       11.0
              OA1C     6      1.0        6.0
              OAI1     2      1.0        2.0
               OR2    38      1.0       38.0
              OR2A    27      1.0       27.0
              OR2B     6      1.0        6.0
               OR3    60      1.0       60.0
              OR3A    14      1.0       14.0
              OR3B     2      1.0        2.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     9      0.0        0.0
               XA1    17      1.0       17.0
             XNOR2     5      1.0        5.0
              XO1A     1      1.0        1.0
              XOR2    50      1.0       50.0


            DFN0C0    20      1.0       20.0
          DFN0E1C0     9      1.0        9.0
          DFN0E1P0     3      1.0        3.0
            DFN0P0     6      1.0        6.0
            DFN1C0    73      1.0       73.0
          DFN1E0C0    38      1.0       38.0
          DFN1E0P0     2      1.0        2.0
            DFN1E1     3      1.0        3.0
          DFN1E1C0    27      1.0       27.0
            DFN1P0     6      1.0        6.0
              DLN1     2      1.0        2.0
          DLN1P1C1     1      2.0        2.0
                   -----          ----------
             TOTAL  1025              1001.0


  IO Cell usage:
              cell count
             INBUF     3
            OUTBUF    11
                   -----
             TOTAL    14


Core Cells         : 1001 of 24576 (4%)
IO Cells           : 14

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

