/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 384 160)
	(text "memory_manager" (rect 5 0 81 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "address[ADDR_SPACE-1..0]" (rect 0 0 123 12)(font "Arial" ))
		(text "address[ADDR_SPACE-1..0]" (rect 21 27 144 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "wren_in" (rect 0 0 30 12)(font "Arial" ))
		(text "wren_in" (rect 21 43 51 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 59 31 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 368 64)
		(output)
		(text "core_address[CORE_WIDTH-1..0]" (rect 0 0 145 12)(font "Arial" ))
		(text "core_address[CORE_WIDTH-1..0]" (rect 202 59 347 71)(font "Arial" ))
		(line (pt 368 64)(pt 352 64)(line_width 3))
	)
	(port
		(pt 368 80)
		(output)
		(text "wren_out" (rect 0 0 36 12)(font "Arial" ))
		(text "wren_out" (rect 311 75 347 87)(font "Arial" ))
		(line (pt 368 80)(pt 352 80)(line_width 1))
	)
	(port
		(pt 368 96)
		(output)
		(text "reg_en[NUM_REGS-1..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "reg_en[NUM_REGS-1..0]" (rect 241 91 347 103)(font "Arial" ))
		(line (pt 368 96)(pt 352 96)(line_width 3))
	)
	(port
		(pt 368 112)
		(output)
		(text "core_en[NUM_CORES-1..0]" (rect 0 0 118 12)(font "Arial" ))
		(text "core_en[NUM_CORES-1..0]" (rect 229 107 347 119)(font "Arial" ))
		(line (pt 368 112)(pt 352 112)(line_width 3))
	)
	(port
		(pt 368 32)
		(bidir)
		(text "data[DATA_WIDTH-1..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "data[DATA_WIDTH-1..0]" (rect 241 27 347 39)(font "Arial" ))
		(line (pt 368 32)(pt 352 32)(line_width 3))
	)
	(port
		(pt 368 48)
		(bidir)
		(text "core_data[CORE_WIDTH-1..0]" (rect 0 0 129 12)(font "Arial" ))
		(text "core_data[CORE_WIDTH-1..0]" (rect 218 43 347 55)(font "Arial" ))
		(line (pt 368 48)(pt 352 48)(line_width 3))
	)
	(parameter
		"CORE_WIDTH"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"DATA_WIDTH"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_SPACE"
		"23"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"NUM_CORES"
		"64"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"NUM_REGS"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REGS_CODIND"
		"3"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"CORE_CODIND"
		"6"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 352 128)(line_width 1))
	)
	(annotation_block (parameter)(rect 384 -64 484 16))
)
