0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/RCA_d_delay/RCA_d_delay.sim/sim_1/impl/timing/xsim/RC_sim_time_impl.v,1667433707,verilog,,,,RC_adder;glbl,,uvm,,,,,,
C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/RCA_d_delay/RCA_d_delay.srcs/sim_1/imports/new/RC_sim.sv,1667194136,systemVerilog,,,,RC_sim,,uvm,,,,,,
