--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu_top.twx cpu_top.ncd -o cpu_top.twr cpu_top.pcf -ucf
cpu_top.ucf

Design file:              cpu_top.ncd
Physical constraint file: cpu_top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock MCLK
---------------------+------------+------------+------------------+--------+
                     |Max Setup to|Max Hold to |                  | Clock  |
Source               | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------------+--------+
register_selection<0>|    8.819(R)|   -2.619(R)|MCLK_BUFGP        |   0.000|
register_selection<1>|    8.550(R)|   -2.457(R)|MCLK_BUFGP        |   0.000|
reset_clk            |    3.694(R)|   -0.599(R)|MCLK_BUFGP        |   0.000|
wwd_enable           |    6.314(R)|   -1.213(R)|MCLK_BUFGP        |   0.000|
---------------------+------------+------------+------------------+--------+

Clock MCLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ANODE<0>    |    9.431(R)|MCLK_BUFGP        |   0.000|
ANODE<1>    |    8.379(R)|MCLK_BUFGP        |   0.000|
ANODE<2>    |    8.379(R)|MCLK_BUFGP        |   0.000|
ANODE<3>    |    8.379(R)|MCLK_BUFGP        |   0.000|
SEG<1>      |    9.622(R)|MCLK_BUFGP        |   0.000|
SEG<2>      |   10.027(R)|MCLK_BUFGP        |   0.000|
SEG<3>      |    9.622(R)|MCLK_BUFGP        |   0.000|
SEG<4>      |    9.660(R)|MCLK_BUFGP        |   0.000|
SEG<5>      |   10.274(R)|MCLK_BUFGP        |   0.000|
SEG<6>      |    9.973(R)|MCLK_BUFGP        |   0.000|
SEG<7>      |   10.308(R)|MCLK_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock MCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MCLK           |    6.699|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 19 18:40:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



