Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 16:14:26 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_1/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 1648        0.005        0.000                      0                 1648        1.974        0.000                       0                  1649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.249}        4.498           222.321         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.000        0.000                      0                 1648        0.005        0.000                      0                 1648        1.974        0.000                       0                  1649  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 demux/sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.249ns period=4.498ns})
  Destination:            demux/sel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.249ns period=4.498ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.498ns  (vclock rise@4.498ns - vclock rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.893ns (43.033%)  route 2.506ns (56.967%))
  Logic Levels:           17  (CARRY8=9 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 6.276 - 4.498 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.171ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.155ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1648, routed)        1.286     2.232    demux/CLK
    SLICE_X108Y492       FDRE                                         r  demux/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y492       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  demux/sel_reg[3]/Q
                         net (fo=33, routed)          0.236     2.546    demux/sel[3]
    SLICE_X108Y490       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     2.746 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=42, routed)          0.292     3.038    p_1_in[6]
    SLICE_X110Y490       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.163 r  sel[8]_i_239/O
                         net (fo=1, routed)           0.015     3.178    demux/sel[8]_i_196[3]
    SLICE_X110Y490       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.295 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     3.321    demux/sel_reg[8]_i_200_n_0
    SLICE_X110Y491       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.398 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=31, routed)          0.216     3.614    demux_n_9
    SLICE_X111Y489       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.161     3.775 r  sel[8]_i_137/O
                         net (fo=2, routed)           0.149     3.924    sel[8]_i_137_n_0
    SLICE_X111Y489       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.047 r  sel[8]_i_144/O
                         net (fo=1, routed)           0.011     4.058    demux/sel[8]_i_73_0[4]
    SLICE_X111Y489       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.213 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.239    demux/sel_reg[8]_i_81_n_0
    SLICE_X111Y490       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.321 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, routed)           0.270     4.591    demux_n_87
    SLICE_X109Y489       LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     4.658 r  sel[8]_i_30/O
                         net (fo=2, routed)           0.190     4.848    sel[8]_i_30_n_0
    SLICE_X109Y489       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.938 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.010     4.948    demux/sel[8]_i_25_0[7]
    SLICE_X109Y489       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.063 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.089    demux/sel_reg[8]_i_19_n_0
    SLICE_X109Y490       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.145 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.373     5.518    demux_n_104
    SLICE_X107Y490       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     5.583 r  sel_reg[8]_i_18/O[0]
                         net (fo=1, routed)           0.169     5.752    sel_reg[8]_i_18_n_15
    SLICE_X107Y491       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.803 r  sel[8]_i_12/O
                         net (fo=1, routed)           0.025     5.828    demux/sel_reg[0]_9[2]
    SLICE_X107Y491       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.012 r  demux/sel_reg[8]_i_3/O[5]
                         net (fo=3, routed)           0.240     6.252    demux/sel_reg[8]_i_3_n_10
    SLICE_X108Y492       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     6.289 r  demux/sel[8]_i_5/O
                         net (fo=7, routed)           0.217     6.506    demux/sel[8]_i_5_n_0
    SLICE_X106Y490       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     6.616 r  demux/sel[6]_i_1/O
                         net (fo=1, routed)           0.015     6.631    demux/sel20_in[6]
    SLICE_X106Y490       FDRE                                         r  demux/sel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.498     4.498 r  
    AP13                                              0.000     4.498 r  clk (IN)
                         net (fo=0)                   0.000     4.498    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.843 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.843    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.843 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.130    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.154 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1648, routed)        1.122     6.276    demux/CLK
    SLICE_X106Y490       FDRE                                         r  demux/sel_reg[6]/C
                         clock pessimism              0.366     6.641    
                         clock uncertainty           -0.035     6.606    
    SLICE_X106Y490       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.631    demux/sel_reg[6]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 demux/genblk1[148].z_reg[148][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.249ns period=4.498ns})
  Destination:            genblk1[148].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.249ns period=4.498ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.046ns (routing 0.155ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.171ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1648, routed)        1.046     1.702    demux/CLK
    SLICE_X120Y483       FDRE                                         r  demux/genblk1[148].z_reg[148][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y483       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.760 r  demux/genblk1[148].z_reg[148][3]/Q
                         net (fo=1, routed)           0.067     1.827    genblk1[148].reg_in/D[3]
    SLICE_X120Y484       FDRE                                         r  genblk1[148].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1648, routed)        1.226     2.172    genblk1[148].reg_in/CLK
    SLICE_X120Y484       FDRE                                         r  genblk1[148].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.413     1.759    
    SLICE_X120Y484       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.821    genblk1[148].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.005    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.249 }
Period(ns):         4.498
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.498       3.208      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.249       1.974      SLICE_X113Y487  demux/genblk1[13].z_reg[13][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.249       1.974      SLICE_X124Y479  demux/genblk1[131].z_reg[131][7]/C



