// Seed: 168717487
module module_0 ();
  integer id_1 = id_1 > 1 + -1;
  parameter id_2 = -1;
  assign id_1 = id_1 * id_2;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd48,
    parameter id_3  = 32'd72,
    parameter id_8  = 32'd59
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5[id_8 : id_3],
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  input logic [7:0] id_12;
  input wire _id_11;
  inout logic [7:0] id_10;
  module_0 modCall_1 ();
  input wire id_9;
  inout wire _id_8;
  output wire id_7;
  inout tri1 id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = 1;
  logic id_15 = 1;
  assign id_15 = id_5;
  assign id_13 = id_15;
  logic id_16;
  assign id_6 = id_6;
  xnor primCall (id_1, id_10, id_12, id_5, id_6, id_9);
  wire [1 : id_11] id_17;
endmodule
